// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLDebugModuleInner(
  input         clock,
                reset,
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmi_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_dmi_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_dmi_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_dmi_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_dmi_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmi_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmi_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_dmi_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_dmi_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_dmactive,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_valid,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_resumereq,	// src/main/scala/devices/debug/Debug.scala:796:16
  input  [9:0]  io_innerCtrl_bits_hartsel,	// src/main/scala/devices/debug/Debug.scala:796:16
  input         io_innerCtrl_bits_ackhavereset,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hasel,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hamask_0,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hrmask_0,	// src/main/scala/devices/debug/Debug.scala:796:16
  output        io_hgDebugInt_0,	// src/main/scala/devices/debug/Debug.scala:796:16
  input         io_hartIsInReset_0,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_tl_clock,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_tl_reset	// src/main/scala/devices/debug/Debug.scala:796:16
);

  reg  [1:0]         ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:1725:27
  wire [1:0]         out_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         out_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         in_1_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               in_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]         out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]         in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [31:0]        haltedStatus_0;	// src/main/scala/devices/debug/Debug.scala:1152:30
  wire               auto_tl_in_a_valid_0 = auto_tl_in_a_valid;
  wire [2:0]         auto_tl_in_a_bits_opcode_0 = auto_tl_in_a_bits_opcode;
  wire [2:0]         auto_tl_in_a_bits_param_0 = auto_tl_in_a_bits_param;
  wire [1:0]         auto_tl_in_a_bits_size_0 = auto_tl_in_a_bits_size;
  wire [8:0]         auto_tl_in_a_bits_source_0 = auto_tl_in_a_bits_source;
  wire [11:0]        auto_tl_in_a_bits_address_0 = auto_tl_in_a_bits_address;
  wire [7:0]         auto_tl_in_a_bits_mask_0 = auto_tl_in_a_bits_mask;
  wire [63:0]        auto_tl_in_a_bits_data_0 = auto_tl_in_a_bits_data;
  wire               auto_tl_in_a_bits_corrupt_0 = auto_tl_in_a_bits_corrupt;
  wire               auto_tl_in_d_ready_0 = auto_tl_in_d_ready;
  wire               auto_dmi_in_a_valid_0 = auto_dmi_in_a_valid;
  wire [2:0]         auto_dmi_in_a_bits_opcode_0 = auto_dmi_in_a_bits_opcode;
  wire [2:0]         auto_dmi_in_a_bits_param_0 = auto_dmi_in_a_bits_param;
  wire [1:0]         auto_dmi_in_a_bits_size_0 = auto_dmi_in_a_bits_size;
  wire               auto_dmi_in_a_bits_source_0 = auto_dmi_in_a_bits_source;
  wire [8:0]         auto_dmi_in_a_bits_address_0 = auto_dmi_in_a_bits_address;
  wire [3:0]         auto_dmi_in_a_bits_mask_0 = auto_dmi_in_a_bits_mask;
  wire [31:0]        auto_dmi_in_a_bits_data_0 = auto_dmi_in_a_bits_data;
  wire               auto_dmi_in_a_bits_corrupt_0 = auto_dmi_in_a_bits_corrupt;
  wire               auto_dmi_in_d_ready_0 = auto_dmi_in_d_ready;
  wire               io_dmactive_0 = io_dmactive;
  wire               io_innerCtrl_valid_0 = io_innerCtrl_valid;
  wire               io_innerCtrl_bits_resumereq_0 = io_innerCtrl_bits_resumereq;
  wire [9:0]         io_innerCtrl_bits_hartsel_0 = io_innerCtrl_bits_hartsel;
  wire               io_innerCtrl_bits_ackhavereset_0 = io_innerCtrl_bits_ackhavereset;
  wire               io_innerCtrl_bits_hasel_0 = io_innerCtrl_bits_hasel;
  wire               io_innerCtrl_bits_hamask_0_0 = io_innerCtrl_bits_hamask_0;
  wire               io_innerCtrl_bits_hrmask_0_0 = io_innerCtrl_bits_hrmask_0;
  wire               io_hartIsInReset_0_0 = io_hartIsInReset_0;
  wire               io_tl_clock_0 = io_tl_clock;
  wire               io_tl_reset_0 = io_tl_reset;
  wire [4:0]         ABSTRACTCSReset_progbufsize = 5'h10;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [4:0]         ABSTRACTCSRdData_progbufsize = 5'h10;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [4:0]         out_prepend_41 = 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]         out_prepend_65 = 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]         DMCS2RdData_haltgroup = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire [4:0]         DMCS2WrData_haltgroup = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire [4:0]         ABSTRACTCSWrData_progbufsize = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [4:0]         jalAbstract_rd = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [4:0]         jalAbstract_imm0_hi = 5'h0;	// src/main/scala/util/package.scala:37:27
  wire [4:0]         jalAbstract_imm1_lo = 5'h0;	// src/main/scala/util/package.scala:37:27
  wire [4:0]         jalAbstract_imm1_hi = 5'h0;	// src/main/scala/util/package.scala:37:27
  wire [4:0]         nop_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [4:0]         nop_rd = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [4:0]         isa_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [4:0]         isa_rd = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [4:0]         abstractGeneratedMem_0_inst_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1582:22
  wire [4:0]         abstractGeneratedMem_0_inst_1_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire [4:0]         abstractGeneratedMem_0_inst_1_immlo = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire               io_innerCtrl_ready = 1'h1;
  wire               hamaskFull_0 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:896:30
  wire               DMSTATUSRdData_authenticated = 1'h1;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMSTATUSRdData_hasresethaltreq = 1'h1;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               out_rifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_wifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_rofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_wofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_iready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_oready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               immBits_3 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_4 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_5 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               out_rifireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rifireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_wifireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wifireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_rofireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rofireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_wofireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wofireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire               out_iready_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_oready_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]         DMCS2RdData_exttrigger = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire [3:0]         DMCS2WrData_exttrigger = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire [3:0]         ABSTRACTCSReset_reserved3 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [3:0]         ABSTRACTCSWrData_reserved3 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [3:0]         ABSTRACTCSWrData_datacount = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [3:0]         ABSTRACTCSRdData_reserved3 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [3:0]         ABSTRACTAUTOReset_reserved0 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1227:41
  wire [3:0]         ABSTRACTAUTOWrData_reserved0 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1229:41
  wire [3:0]         ABSTRACTAUTORdData_reserved0 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1230:41
  wire [3:0]         jalAbstract_imm2_lo = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]         jalAbstract_imm2_hi = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]         DMSTATUSRdData_version = 4'h2;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire [3:0]         ABSTRACTCSReset_datacount = 4'h2;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [3:0]         ABSTRACTCSRdData_datacount = 4'h2;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire               auto_custom_in_addr = 1'h0;
  wire               auto_custom_in_ready = 1'h0;
  wire               auto_custom_in_valid = 1'h0;
  wire               auto_tl_in_d_bits_sink = 1'h0;
  wire               auto_tl_in_d_bits_denied = 1'h0;
  wire               auto_tl_in_d_bits_corrupt = 1'h0;
  wire               auto_dmi_in_d_bits_sink = 1'h0;
  wire               auto_dmi_in_d_bits_denied = 1'h0;
  wire               auto_dmi_in_d_bits_corrupt = 1'h0;
  wire               io_debugUnavail_0 = 1'h0;
  wire               dmiNodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               customNodeIn_addr = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               customNodeIn_ready = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               customNodeIn_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               hrReset_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:938:30
  wire               DMSTATUSRdData_impebreak = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMSTATUSRdData_allnonexistent = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMSTATUSRdData_anynonexistent = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMSTATUSRdData_anyunavail = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMSTATUSRdData_authbusy = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMSTATUSRdData_confstrptrvalid = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire               DMCS2RdData_hgwrite = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire               DMCS2RdData_hgselect = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire               DMCS2WrData_hgwrite = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire               DMCS2WrData_hgselect = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire               hgselectWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1020:34
  wire               hgwriteWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1021:34
  wire               haltgroupWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1022:34
  wire               exttriggerWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1023:34
  wire               hgDebugInt_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1024:34
  wire               ABSTRACTCSReset_busy = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire               ABSTRACTCSReset_reserved2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire               ABSTRACTCSWrData_busy = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire               ABSTRACTCSWrData_reserved2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire               ABSTRACTCSRdData_reserved2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire               ABSTRACTCSRdEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1180:34
  wire               ABSTRACTAUTORdEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1232:36
  wire               authRdEnMaybe = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1349:33
  wire               authWrEnMaybe = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1350:33
  wire               dmiNodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire               dmiNodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire               dmiNodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire               jalAbstract_imm3 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire               jalAbstract_imm1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire               immBits_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_6 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_7 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_8 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_9 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_10 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_11 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_12 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_13 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_14 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_15 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_16 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_17 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_18 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_19 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               immBits_20 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire               flags_1_resume = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1510:25
  wire               flags_1_go = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1510:25
  wire               componentSel = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1516:34
  wire               tlNodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire               tlNodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire               tlNodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [10:0]        ABSTRACTCSReset_reserved1 = 11'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [10:0]        ABSTRACTCSWrData_reserved1 = 11'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [10:0]        ABSTRACTCSRdData_reserved1 = 11'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [2:0]         ABSTRACTCSReset_reserved0 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [2:0]         ABSTRACTCSReset_cmderr = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [2:0]         ABSTRACTCSWrData_reserved0 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [2:0]         ABSTRACTCSRdData_reserved0 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [2:0]         dmiNodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [2:0]         jalAbstract_imm0_hi_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]         jalAbstract_imm1_lo_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]         jalAbstract_imm1_hi_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]         nop_funct3 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [2:0]         isa_funct3 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [2:0]         tlNodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]         auto_tl_in_d_bits_param = 2'h0;
  wire [1:0]         auto_dmi_in_d_bits_param = 2'h0;
  wire [1:0]         dmiNodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         tlNodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         DMSTATUSRdData_reserved1 = 2'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire [1:0]         dmiNodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]         jalAbstract_imm0_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm0_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm0_hi_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm1_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm1_lo_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm1_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm1_hi_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm2_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm2_lo_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm2_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm2_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         tlNodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0]        tlNodeIn_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0]        out_prepend_310 = 64'h100026237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_553 = 64'h7B20247310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_820 = 64'hF140247330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1002 = 64'h100022237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_219 = 64'h4086300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_352 = 64'hFE0408E300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_602 = 64'h4004440310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_904 = 64'hF14024737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_163 = 64'hFF0000F0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_472 = 64'h380006F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1001 = 56'h22237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1000 = 48'h22237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_999 = 40'h237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_998 = 32'h7B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_997 = 24'h202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_903 = 56'h4024737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_902 = 48'h24737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_901 = 40'h737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_900 = 32'h7B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_899 = 24'h241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_819 = 56'h40247330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_818 = 48'h247330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_817 = 40'h7330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_816 = 32'h30000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_815 = 24'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_601 = 56'h4440310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_600 = 48'h440310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_599 = 40'h310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_598 = 32'h10802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_597 = 24'h802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_552 = 56'h20247310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_551 = 48'h247310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_550 = 40'h7310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_549 = 32'h10802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_548 = 24'h802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_496 = 32'h100073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_495 = 24'h100073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_471 = 56'h80006F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_470 = 48'h6F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_469 = 40'h6F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_468 = 32'hC0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_467 = 24'hC0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_351 = 56'h408E300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_350 = 48'h8E300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_349 = 40'hE300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_348 = 32'h347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_347 = 24'h347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_309 = 56'h26237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_308 = 48'h26237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_307 = 40'h237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_306 = 32'h7B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_305 = 24'h200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_218 = 56'h4086300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_217 = 48'h86300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_216 = 40'h6300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_215 = 32'h147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_214 = 24'h147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_162 = 56'hF0000F0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_161 = 48'hF0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_160 = 40'hF0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_159 = 32'h440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_158 = 24'h40006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         out_maskMatch_1 = 9'h100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]        hi = 12'h38;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [10:0]        hi_hi = 11'h1C;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [19:0]        lo = 20'h6F;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [12:0]        lo_hi = 13'h0;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [19:0]        abstractGeneratedMem_0_hi_2 = 20'h0;	// src/main/scala/devices/debug/Debug.scala:1635:15
  wire [19:0]        abstractGeneratedMem_1_hi = 20'h0;	// src/main/scala/devices/debug/Debug.scala:1638:15
  wire [16:0]        abstractGeneratedMem_0_hi_hi_2 = 17'h0;	// src/main/scala/devices/debug/Debug.scala:1635:15
  wire [16:0]        abstractGeneratedMem_1_hi_hi = 17'h0;	// src/main/scala/devices/debug/Debug.scala:1638:15
  wire [11:0]        abstractGeneratedMem_0_lo_2 = 12'h13;	// src/main/scala/devices/debug/Debug.scala:1635:15
  wire [11:0]        abstractGeneratedMem_1_lo = 12'h13;	// src/main/scala/devices/debug/Debug.scala:1638:15
  wire [6:0]         abstractGeneratedMem_0_inst_1_opcode = 7'h23;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire [6:0]         abstractGeneratedMem_0_inst_1_immhi = 7'h1C;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire [16:0]        abstractGeneratedMem_0_hi_hi = 17'h7000;	// src/main/scala/devices/debug/Debug.scala:1590:12
  wire [6:0]         abstractGeneratedMem_0_inst_opcode = 7'h3;	// src/main/scala/devices/debug/Debug.scala:1582:22
  wire [11:0]        ABSTRACTAUTOReset_autoexecdata = 12'h0;	// src/main/scala/devices/debug/Debug.scala:1227:41
  wire [11:0]        nop_imm = 12'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [11:0]        isa_imm = 12'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [5:0]         flags_0_reserved = 6'h0;	// src/main/scala/devices/debug/Debug.scala:1510:25
  wire [5:0]         flags_1_reserved = 6'h0;	// src/main/scala/devices/debug/Debug.scala:1510:25
  wire [7:0]         COMMANDReset_cmdtype = 8'h0;	// src/main/scala/devices/debug/Debug.scala:1269:32
  wire [7:0]         jalAbstract_imm2 = 8'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [9:0]         jalAbstract_imm0 = 10'h1C;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [4:0]         jalAbstract_imm0_lo = 5'h1C;	// src/main/scala/util/package.scala:37:27
  wire [2:0]         jalAbstract_imm0_lo_hi = 3'h7;	// src/main/scala/util/package.scala:37:27
  wire [1:0]         jalAbstract_imm0_lo_hi_hi = 2'h3;	// src/main/scala/util/package.scala:37:27
  wire [7:0]         out_prepend_44 = 8'hA2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]         out_prepend_43 = 7'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]         out_prepend_42 = 6'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]         out_maskMatch = 7'h50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         hartHaltedIdIndex = 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [1:0]         hartResumingIdIndex = 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [23:0]        COMMANDReset_control = 24'h0;	// src/main/scala/devices/debug/Debug.scala:1269:32
  wire [15:0]        ABSTRACTAUTOReset_autoexecprogbuf = 16'h0;	// src/main/scala/devices/debug/Debug.scala:1227:41
  wire [15:0]        out_prepend_996 = 16'h2473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_898 = 16'h1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_814 = 16'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_596 = 16'h2023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_547 = 16'h2423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [32:0]        out_prepend_381 = 33'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [32:0]        out_prepend_539 = 33'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_304 = 16'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_494 = 16'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_213 = 16'h7413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_346 = 16'h7413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_157 = 16'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_466 = 16'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]        abstractGeneratedMem_0_inst_imm = 12'h380;	// src/main/scala/devices/debug/Debug.scala:1582:22
  wire [20:0]        immWire = 21'h38;	// src/main/scala/devices/debug/Debug.scala:1567:31
  wire [8:0]         DMSTATUSRdData_reserved0 = 9'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire [6:0]         isa_opcode = 7'h1B;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [6:0]         nop_opcode = 7'h13;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [6:0]         jalAbstract_opcode = 7'h6F;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [31:0]        dmiNodeIn_d_bits_d_data = 32'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [20:0]        DMCS2RdData_reserved0 = 21'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire [20:0]        DMCS2WrData_reserved0 = 21'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire               tlNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_a_valid = auto_tl_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         tlNodeIn_a_bits_opcode = auto_tl_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         tlNodeIn_a_bits_param = auto_tl_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         tlNodeIn_a_bits_size = auto_tl_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         tlNodeIn_a_bits_source = auto_tl_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [11:0]        tlNodeIn_a_bits_address = auto_tl_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]         tlNodeIn_a_bits_mask = auto_tl_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]        tlNodeIn_a_bits_data = auto_tl_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_a_bits_corrupt = auto_tl_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_d_ready = auto_tl_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               tlNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         tlNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         tlNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         tlNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]        tlNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_a_valid = auto_dmi_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         dmiNodeIn_a_bits_opcode = auto_dmi_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         dmiNodeIn_a_bits_param = auto_dmi_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         dmiNodeIn_a_bits_size = auto_dmi_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_a_bits_source = auto_dmi_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         dmiNodeIn_a_bits_address = auto_dmi_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]         dmiNodeIn_a_bits_mask = auto_dmi_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]        dmiNodeIn_a_bits_data = auto_dmi_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_a_bits_corrupt = auto_dmi_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_d_ready = auto_dmi_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         dmiNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         dmiNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]        dmiNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               hrDebugInt_0;	// src/main/scala/devices/debug/Debug.scala:939:26
  wire               in_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               auto_dmi_in_a_ready_0 = dmiNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               in_valid = dmiNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]         in_bits_extra_tlrr_extra_size = dmiNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               in_bits_extra_tlrr_extra_source = dmiNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [3:0]         in_bits_mask = dmiNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [31:0]        in_bits_data = dmiNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               out_ready = dmiNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               auto_dmi_in_d_valid_0 = dmiNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         auto_dmi_in_d_bits_opcode_0 = dmiNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         dmiNodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]         auto_dmi_in_d_bits_size_0 = dmiNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               dmiNodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire               auto_dmi_in_d_bits_source_0 = dmiNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]        out_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        auto_dmi_in_d_bits_data_0 = dmiNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               in_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               auto_tl_in_a_ready_0 = tlNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               in_1_valid = tlNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]         in_1_bits_extra_tlrr_extra_size = tlNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [8:0]         in_1_bits_extra_tlrr_extra_source = tlNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [7:0]         in_1_bits_mask = tlNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [63:0]        in_1_bits_data = tlNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               out_1_ready = tlNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_1_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               auto_tl_in_d_valid_0 = tlNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         auto_tl_in_d_bits_opcode_0 = tlNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         tlNodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]         auto_tl_in_d_bits_size_0 = tlNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         tlNodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [8:0]         auto_tl_in_d_bits_source_0 = tlNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]        out_1_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        auto_tl_in_d_bits_data_0 = tlNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  reg                haltedBitRegs;	// src/main/scala/devices/debug/Debug.scala:854:31
  wire               hartHalted = haltedBitRegs;	// src/main/scala/devices/debug/Debug.scala:854:31, :1727:37
  reg                resumeReqRegs;	// src/main/scala/devices/debug/Debug.scala:856:31
  wire               flags_0_resume = resumeReqRegs;	// src/main/scala/devices/debug/Debug.scala:856:31, :1510:25
  reg                haveResetBitRegs;	// src/main/scala/devices/debug/Debug.scala:858:31
  wire               out_f_woready_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               dmiProgramBufferAccessLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:881:47, :1725:27, :1735:44
  wire               out_f_woready_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               dmiAbstractDataAccessLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:885:46, :1725:27, :1735:44
  wire               out_f_woready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               hamaskWrSel_0 = io_innerCtrl_bits_hartsel_0 == 10'h0;	// src/main/scala/devices/debug/Debug.scala:926:31, :928:61
  wire               io_hgDebugInt_0_0 = hrDebugInt_0;	// src/main/scala/devices/debug/Debug.scala:939:26
  reg                hrmaskReg_0;	// src/main/scala/devices/debug/Debug.scala:940:29
  reg                hrDebugIntReg_0;	// src/main/scala/devices/debug/Debug.scala:954:34
  assign hrDebugInt_0 = hrDebugIntReg_0;	// src/main/scala/devices/debug/Debug.scala:939:26, :954:34
  wire               resumereq = io_innerCtrl_valid_0 & io_innerCtrl_bits_resumereq_0;	// src/main/scala/devices/debug/Debug.scala:976:39
  wire               DMSTATUSRdData_anyhalted =
    ~DMSTATUSRdData_allnonexistent & haltedBitRegs & hamaskFull_0;	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :986:{13,45}, :988:37, src/main/scala/util/package.scala:66:72
  wire               DMSTATUSRdData_anyrunning =
    ~DMSTATUSRdData_allnonexistent & ~haltedBitRegs & hamaskFull_0;	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :986:{13,45}, :989:37, src/main/scala/util/package.scala:66:72, :71:37
  wire               DMSTATUSRdData_anyhavereset =
    ~DMSTATUSRdData_allnonexistent & haveResetBitRegs & hamaskFull_0;	// src/main/scala/devices/debug/Debug.scala:858:31, :896:30, :971:34, :986:{13,45}, :990:37, src/main/scala/util/package.scala:66:72
  wire               resumeAcks;	// src/main/scala/devices/debug/Debug.scala:862:32
  wire               DMSTATUSRdData_anyresumeack =
    ~DMSTATUSRdData_allnonexistent & resumeAcks & hamaskFull_0;	// src/main/scala/devices/debug/Debug.scala:862:32, :896:30, :971:34, :986:{13,45}, :991:37, src/main/scala/util/package.scala:66:72
  wire               _GEN =
    ~DMSTATUSRdData_allnonexistent & ~DMSTATUSRdData_anynonexistent;	// src/main/scala/devices/debug/Debug.scala:971:34, :986:{13,45}, :992:{15,47}, :993:39
  wire               DMSTATUSRdData_allunavail = _GEN & ~hamaskFull_0;	// src/main/scala/devices/debug/Debug.scala:896:30, :971:34, :986:45, :992:47, :993:39, src/main/scala/util/package.scala:71:37
  wire               DMSTATUSRdData_allhalted = _GEN & (haltedBitRegs | ~hamaskFull_0);	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :986:45, :992:47, :993:39, :994:39, src/main/scala/util/package.scala:67:75, :71:37
  wire               DMSTATUSRdData_allrunning = _GEN & (~haltedBitRegs | ~hamaskFull_0);	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :986:45, :992:47, :993:39, :995:39, src/main/scala/util/package.scala:67:75, :71:37
  wire               DMSTATUSRdData_allhavereset =
    _GEN & (haveResetBitRegs | ~hamaskFull_0);	// src/main/scala/devices/debug/Debug.scala:858:31, :896:30, :971:34, :986:45, :992:47, :993:39, :996:39, src/main/scala/util/package.scala:67:75, :71:37
  wire               DMSTATUSRdData_allresumeack = _GEN & (resumeAcks | ~hamaskFull_0);	// src/main/scala/devices/debug/Debug.scala:862:32, :896:30, :971:34, :986:45, :992:47, :993:39, :997:39, src/main/scala/util/package.scala:67:75, :71:37
  wire [31:0]        selectedHaltedStatus = haltedStatus_0;	// src/main/scala/devices/debug/Debug.scala:1152:30, :1165:35
  assign haltedStatus_0 = {31'h0, haltedBitRegs};	// src/main/scala/devices/debug/Debug.scala:854:31, :1152:30, :1156:26
  wire               haltedSummary = |haltedStatus_0;	// src/main/scala/devices/debug/Debug.scala:1152:30, :1162:48
  wire [31:0]        HALTSUM1RdData_haltsum1 = {31'h0, haltedSummary};	// src/main/scala/devices/debug/Debug.scala:1162:48, :1163:48
  wire [31:0]        HALTSUM0RdData_haltsum0 = selectedHaltedStatus;	// src/main/scala/devices/debug/Debug.scala:1165:35, :1166:55
  reg  [2:0]         ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34
  wire [2:0]         ABSTRACTCSRdData_cmderr = ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1178:39
  wire               abstractCommandBusy;	// src/main/scala/devices/debug/Debug.scala:1213:39
  wire               out_f_woready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               ABSTRACTCSWrEnLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1183:39, :1725:27, :1735:44
  wire               ABSTRACTCSWrEnMaybe;	// src/main/scala/devices/debug/Debug.scala:1181:39
  wire               ABSTRACTCSWrEn = ABSTRACTCSWrEnMaybe & ABSTRACTCSWrEnLegal;	// src/main/scala/devices/debug/Debug.scala:1181:39, :1183:39, :1184:51
  wire               ABSTRACTCSRdData_busy = abstractCommandBusy;	// src/main/scala/devices/debug/Debug.scala:1178:39, :1213:39
  reg  [15:0]        ABSTRACTAUTOReg_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36
  wire [15:0]        ABSTRACTAUTORdData_autoexecprogbuf = ABSTRACTAUTOReg_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36, :1230:41
  reg  [11:0]        ABSTRACTAUTOReg_autoexecdata;	// src/main/scala/devices/debug/Debug.scala:1228:36
  wire [11:0]        ABSTRACTAUTORdData_autoexecdata = ABSTRACTAUTOReg_autoexecdata;	// src/main/scala/devices/debug/Debug.scala:1228:36, :1230:41
  wire               out_f_woready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               ABSTRACTAUTOWrEnLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1236:41, :1725:27, :1735:44
  wire               dmiAbstractDataRdEn_0;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_0;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataRdEn_1;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_1;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_0 =
    dmiAbstractDataWrEnMaybe_0 | dmiAbstractDataRdEn_0;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataRdEn_2;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_2;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_1 =
    dmiAbstractDataWrEnMaybe_1 | dmiAbstractDataRdEn_1;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataRdEn_3;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_3;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_2 =
    dmiAbstractDataWrEnMaybe_2 | dmiAbstractDataRdEn_2;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataRdEn_4;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_4;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_3 =
    dmiAbstractDataWrEnMaybe_3 | dmiAbstractDataRdEn_3;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataRdEn_5;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_5;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_4 =
    dmiAbstractDataWrEnMaybe_4 | dmiAbstractDataRdEn_4;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataRdEn_6;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_6;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_5 =
    dmiAbstractDataWrEnMaybe_5 | dmiAbstractDataRdEn_5;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataRdEn_7;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire               dmiAbstractDataWrEnMaybe_7;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire               dmiAbstractDataAccessVec_6 =
    dmiAbstractDataWrEnMaybe_6 | dmiAbstractDataRdEn_6;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiAbstractDataAccessVec_7 =
    dmiAbstractDataWrEnMaybe_7 | dmiAbstractDataRdEn_7;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire               dmiProgramBufferRdEn_0;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_0;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferRdEn_1;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_1;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_0 =
    dmiProgramBufferWrEnMaybe_0 | dmiProgramBufferRdEn_0;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_2;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_2;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_1 =
    dmiProgramBufferWrEnMaybe_1 | dmiProgramBufferRdEn_1;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_3;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_3;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_2 =
    dmiProgramBufferWrEnMaybe_2 | dmiProgramBufferRdEn_2;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_4;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_4;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_3 =
    dmiProgramBufferWrEnMaybe_3 | dmiProgramBufferRdEn_3;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_5;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_5;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_4 =
    dmiProgramBufferWrEnMaybe_4 | dmiProgramBufferRdEn_4;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_6;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_6;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_5 =
    dmiProgramBufferWrEnMaybe_5 | dmiProgramBufferRdEn_5;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_7;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_7;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_6 =
    dmiProgramBufferWrEnMaybe_6 | dmiProgramBufferRdEn_6;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_8;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_8;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_7 =
    dmiProgramBufferWrEnMaybe_7 | dmiProgramBufferRdEn_7;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_9;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_9;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_8 =
    dmiProgramBufferWrEnMaybe_8 | dmiProgramBufferRdEn_8;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_10;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_10;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_9 =
    dmiProgramBufferWrEnMaybe_9 | dmiProgramBufferRdEn_9;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_11;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_11;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_10 =
    dmiProgramBufferWrEnMaybe_10 | dmiProgramBufferRdEn_10;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_12;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_12;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_11 =
    dmiProgramBufferWrEnMaybe_11 | dmiProgramBufferRdEn_11;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_13;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_13;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_12 =
    dmiProgramBufferWrEnMaybe_12 | dmiProgramBufferRdEn_12;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_14;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_14;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_13 =
    dmiProgramBufferWrEnMaybe_13 | dmiProgramBufferRdEn_13;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_15;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_15;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_14 =
    dmiProgramBufferWrEnMaybe_14 | dmiProgramBufferRdEn_14;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_16;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_16;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_15 =
    dmiProgramBufferWrEnMaybe_15 | dmiProgramBufferRdEn_15;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_17;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_17;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_16 =
    dmiProgramBufferWrEnMaybe_16 | dmiProgramBufferRdEn_16;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_18;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_18;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_17 =
    dmiProgramBufferWrEnMaybe_17 | dmiProgramBufferRdEn_17;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_19;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_19;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_18 =
    dmiProgramBufferWrEnMaybe_18 | dmiProgramBufferRdEn_18;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_20;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_20;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_19 =
    dmiProgramBufferWrEnMaybe_19 | dmiProgramBufferRdEn_19;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_21;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_21;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_20 =
    dmiProgramBufferWrEnMaybe_20 | dmiProgramBufferRdEn_20;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_22;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_22;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_21 =
    dmiProgramBufferWrEnMaybe_21 | dmiProgramBufferRdEn_21;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_23;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_23;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_22 =
    dmiProgramBufferWrEnMaybe_22 | dmiProgramBufferRdEn_22;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_24;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_24;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_23 =
    dmiProgramBufferWrEnMaybe_23 | dmiProgramBufferRdEn_23;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_25;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_25;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_24 =
    dmiProgramBufferWrEnMaybe_24 | dmiProgramBufferRdEn_24;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_26;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_26;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_25 =
    dmiProgramBufferWrEnMaybe_25 | dmiProgramBufferRdEn_25;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_27;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_27;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_26 =
    dmiProgramBufferWrEnMaybe_26 | dmiProgramBufferRdEn_26;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_28;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_28;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_27 =
    dmiProgramBufferWrEnMaybe_27 | dmiProgramBufferRdEn_27;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_29;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_29;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_28 =
    dmiProgramBufferWrEnMaybe_28 | dmiProgramBufferRdEn_28;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_30;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_30;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_29 =
    dmiProgramBufferWrEnMaybe_29 | dmiProgramBufferRdEn_29;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_31;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_31;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_30 =
    dmiProgramBufferWrEnMaybe_30 | dmiProgramBufferRdEn_30;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_32;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_32;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_31 =
    dmiProgramBufferWrEnMaybe_31 | dmiProgramBufferRdEn_31;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_33;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_33;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_32 =
    dmiProgramBufferWrEnMaybe_32 | dmiProgramBufferRdEn_32;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_34;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_34;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_33 =
    dmiProgramBufferWrEnMaybe_33 | dmiProgramBufferRdEn_33;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_35;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_35;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_34 =
    dmiProgramBufferWrEnMaybe_34 | dmiProgramBufferRdEn_34;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_36;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_36;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_35 =
    dmiProgramBufferWrEnMaybe_35 | dmiProgramBufferRdEn_35;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_37;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_37;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_36 =
    dmiProgramBufferWrEnMaybe_36 | dmiProgramBufferRdEn_36;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_38;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_38;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_37 =
    dmiProgramBufferWrEnMaybe_37 | dmiProgramBufferRdEn_37;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_39;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_39;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_38 =
    dmiProgramBufferWrEnMaybe_38 | dmiProgramBufferRdEn_38;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_40;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_40;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_39 =
    dmiProgramBufferWrEnMaybe_39 | dmiProgramBufferRdEn_39;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_41;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_41;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_40 =
    dmiProgramBufferWrEnMaybe_40 | dmiProgramBufferRdEn_40;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_42;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_42;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_41 =
    dmiProgramBufferWrEnMaybe_41 | dmiProgramBufferRdEn_41;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_43;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_43;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_42 =
    dmiProgramBufferWrEnMaybe_42 | dmiProgramBufferRdEn_42;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_44;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_44;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_43 =
    dmiProgramBufferWrEnMaybe_43 | dmiProgramBufferRdEn_43;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_45;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_45;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_44 =
    dmiProgramBufferWrEnMaybe_44 | dmiProgramBufferRdEn_44;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_46;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_46;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_45 =
    dmiProgramBufferWrEnMaybe_45 | dmiProgramBufferRdEn_45;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_47;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_47;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_46 =
    dmiProgramBufferWrEnMaybe_46 | dmiProgramBufferRdEn_46;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_48;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_48;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_47 =
    dmiProgramBufferWrEnMaybe_47 | dmiProgramBufferRdEn_47;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_49;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_49;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_48 =
    dmiProgramBufferWrEnMaybe_48 | dmiProgramBufferRdEn_48;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_50;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_50;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_49 =
    dmiProgramBufferWrEnMaybe_49 | dmiProgramBufferRdEn_49;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_51;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_51;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_50 =
    dmiProgramBufferWrEnMaybe_50 | dmiProgramBufferRdEn_50;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_52;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_52;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_51 =
    dmiProgramBufferWrEnMaybe_51 | dmiProgramBufferRdEn_51;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_53;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_53;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_52 =
    dmiProgramBufferWrEnMaybe_52 | dmiProgramBufferRdEn_52;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_54;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_54;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_53 =
    dmiProgramBufferWrEnMaybe_53 | dmiProgramBufferRdEn_53;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_55;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_55;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_54 =
    dmiProgramBufferWrEnMaybe_54 | dmiProgramBufferRdEn_54;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_56;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_56;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_55 =
    dmiProgramBufferWrEnMaybe_55 | dmiProgramBufferRdEn_55;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_57;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_57;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_56 =
    dmiProgramBufferWrEnMaybe_56 | dmiProgramBufferRdEn_56;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_58;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_58;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_57 =
    dmiProgramBufferWrEnMaybe_57 | dmiProgramBufferRdEn_57;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_59;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_59;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_58 =
    dmiProgramBufferWrEnMaybe_58 | dmiProgramBufferRdEn_58;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_60;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_60;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_59 =
    dmiProgramBufferWrEnMaybe_59 | dmiProgramBufferRdEn_59;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_61;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_61;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_60 =
    dmiProgramBufferWrEnMaybe_60 | dmiProgramBufferRdEn_60;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_62;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_62;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_61 =
    dmiProgramBufferWrEnMaybe_61 | dmiProgramBufferRdEn_61;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferRdEn_63;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire               dmiProgramBufferWrEnMaybe_63;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire               dmiProgramBufferAccessVec_62 =
    dmiProgramBufferWrEnMaybe_62 | dmiProgramBufferRdEn_62;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiProgramBufferAccessVec_63 =
    dmiProgramBufferWrEnMaybe_63 | dmiProgramBufferRdEn_63;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire               dmiAbstractDataAccess =
    dmiAbstractDataAccessVec_0 | dmiAbstractDataAccessVec_1 | dmiAbstractDataAccessVec_2
    | dmiAbstractDataAccessVec_3 | dmiAbstractDataAccessVec_4 | dmiAbstractDataAccessVec_5
    | dmiAbstractDataAccessVec_6 | dmiAbstractDataAccessVec_7;	// src/main/scala/devices/debug/Debug.scala:1250:45, :1256:68
  wire               dmiProgramBufferAccess =
    dmiProgramBufferAccessVec_0 | dmiProgramBufferAccessVec_1
    | dmiProgramBufferAccessVec_2 | dmiProgramBufferAccessVec_3
    | dmiProgramBufferAccessVec_4 | dmiProgramBufferAccessVec_5
    | dmiProgramBufferAccessVec_6 | dmiProgramBufferAccessVec_7
    | dmiProgramBufferAccessVec_8 | dmiProgramBufferAccessVec_9
    | dmiProgramBufferAccessVec_10 | dmiProgramBufferAccessVec_11
    | dmiProgramBufferAccessVec_12 | dmiProgramBufferAccessVec_13
    | dmiProgramBufferAccessVec_14 | dmiProgramBufferAccessVec_15
    | dmiProgramBufferAccessVec_16 | dmiProgramBufferAccessVec_17
    | dmiProgramBufferAccessVec_18 | dmiProgramBufferAccessVec_19
    | dmiProgramBufferAccessVec_20 | dmiProgramBufferAccessVec_21
    | dmiProgramBufferAccessVec_22 | dmiProgramBufferAccessVec_23
    | dmiProgramBufferAccessVec_24 | dmiProgramBufferAccessVec_25
    | dmiProgramBufferAccessVec_26 | dmiProgramBufferAccessVec_27
    | dmiProgramBufferAccessVec_28 | dmiProgramBufferAccessVec_29
    | dmiProgramBufferAccessVec_30 | dmiProgramBufferAccessVec_31
    | dmiProgramBufferAccessVec_32 | dmiProgramBufferAccessVec_33
    | dmiProgramBufferAccessVec_34 | dmiProgramBufferAccessVec_35
    | dmiProgramBufferAccessVec_36 | dmiProgramBufferAccessVec_37
    | dmiProgramBufferAccessVec_38 | dmiProgramBufferAccessVec_39
    | dmiProgramBufferAccessVec_40 | dmiProgramBufferAccessVec_41
    | dmiProgramBufferAccessVec_42 | dmiProgramBufferAccessVec_43
    | dmiProgramBufferAccessVec_44 | dmiProgramBufferAccessVec_45
    | dmiProgramBufferAccessVec_46 | dmiProgramBufferAccessVec_47
    | dmiProgramBufferAccessVec_48 | dmiProgramBufferAccessVec_49
    | dmiProgramBufferAccessVec_50 | dmiProgramBufferAccessVec_51
    | dmiProgramBufferAccessVec_52 | dmiProgramBufferAccessVec_53
    | dmiProgramBufferAccessVec_54 | dmiProgramBufferAccessVec_55
    | dmiProgramBufferAccessVec_56 | dmiProgramBufferAccessVec_57
    | dmiProgramBufferAccessVec_58 | dmiProgramBufferAccessVec_59
    | dmiProgramBufferAccessVec_60 | dmiProgramBufferAccessVec_61
    | dmiProgramBufferAccessVec_62 | dmiProgramBufferAccessVec_63;	// src/main/scala/devices/debug/Debug.scala:1253:46, :1257:69
  wire               autoexecData_0 =
    dmiAbstractDataAccessVec_0 & ABSTRACTAUTOReg_autoexecdata[0];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1250:45, :1260:33, :1262:{54,140}
  wire               autoexecData_1 =
    dmiAbstractDataAccessVec_4 & ABSTRACTAUTOReg_autoexecdata[1];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1250:45, :1260:33, :1262:{54,140}
  wire               autoexecProg_0 =
    dmiProgramBufferAccessVec_0 & ABSTRACTAUTOReg_autoexecprogbuf[0];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_1 =
    dmiProgramBufferAccessVec_4 & ABSTRACTAUTOReg_autoexecprogbuf[1];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_2 =
    dmiProgramBufferAccessVec_8 & ABSTRACTAUTOReg_autoexecprogbuf[2];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_3 =
    dmiProgramBufferAccessVec_12 & ABSTRACTAUTOReg_autoexecprogbuf[3];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_4 =
    dmiProgramBufferAccessVec_16 & ABSTRACTAUTOReg_autoexecprogbuf[4];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_5 =
    dmiProgramBufferAccessVec_20 & ABSTRACTAUTOReg_autoexecprogbuf[5];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_6 =
    dmiProgramBufferAccessVec_24 & ABSTRACTAUTOReg_autoexecprogbuf[6];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_7 =
    dmiProgramBufferAccessVec_28 & ABSTRACTAUTOReg_autoexecprogbuf[7];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_8 =
    dmiProgramBufferAccessVec_32 & ABSTRACTAUTOReg_autoexecprogbuf[8];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_9 =
    dmiProgramBufferAccessVec_36 & ABSTRACTAUTOReg_autoexecprogbuf[9];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_10 =
    dmiProgramBufferAccessVec_40 & ABSTRACTAUTOReg_autoexecprogbuf[10];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_11 =
    dmiProgramBufferAccessVec_44 & ABSTRACTAUTOReg_autoexecprogbuf[11];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_12 =
    dmiProgramBufferAccessVec_48 & ABSTRACTAUTOReg_autoexecprogbuf[12];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_13 =
    dmiProgramBufferAccessVec_52 & ABSTRACTAUTOReg_autoexecprogbuf[13];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_14 =
    dmiProgramBufferAccessVec_56 & ABSTRACTAUTOReg_autoexecprogbuf[14];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexecProg_15 =
    dmiProgramBufferAccessVec_60 & ABSTRACTAUTOReg_autoexecprogbuf[15];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire               autoexec =
    autoexecData_0 | autoexecData_1 | autoexecProg_0 | autoexecProg_1 | autoexecProg_2
    | autoexecProg_3 | autoexecProg_4 | autoexecProg_5 | autoexecProg_6 | autoexecProg_7
    | autoexecProg_8 | autoexecProg_9 | autoexecProg_10 | autoexecProg_11
    | autoexecProg_12 | autoexecProg_13 | autoexecProg_14 | autoexecProg_15;	// src/main/scala/devices/debug/Debug.scala:1260:33, :1261:33, :1265:{42,48,73}
  reg  [7:0]         COMMANDReg_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25
  wire [7:0]         accessRegisterCommandReg_cmdtype = COMMANDReg_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:44
  reg  [23:0]        COMMANDReg_control;	// src/main/scala/devices/debug/Debug.scala:1270:25
  wire [31:0]        COMMANDWrDataVal;	// src/main/scala/devices/debug/Debug.scala:1272:39
  wire [23:0]        COMMANDWrData_control = COMMANDWrDataVal[23:0];	// src/main/scala/devices/debug/Debug.scala:1272:39, :1273:{39,65}
  wire [7:0]         COMMANDWrData_cmdtype = COMMANDWrDataVal[31:24];	// src/main/scala/devices/debug/Debug.scala:1272:39, :1273:{39,65}
  wire [7:0]         accessRegisterCommandWr_cmdtype = COMMANDWrData_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:44
  wire               out_f_woready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               COMMANDWrEnLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1275:39, :1725:27, :1735:44
  wire               out_f_roready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               COMMANDWrEnMaybe;	// src/main/scala/devices/debug/Debug.scala:1274:39
  wire               COMMANDWrEn = COMMANDWrEnMaybe & COMMANDWrEnLegal;	// src/main/scala/devices/debug/Debug.scala:1274:39, :1275:39, :1278:40
  reg  [7:0]         abstractDataMem_0;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_1;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_2;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_3;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_4;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_5;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_6;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         abstractDataMem_7;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]         programBufferMem_0;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_1;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_2;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_3;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_4;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_5;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_6;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_7;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_8;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_9;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_10;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_11;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_12;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_13;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_14;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_15;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_16;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_17;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_18;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_19;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_20;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_21;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_22;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_23;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_24;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_25;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_26;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_27;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_28;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_29;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_30;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_31;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_32;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_33;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_34;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_35;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_36;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_37;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_38;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_39;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_40;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_41;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_42;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_43;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_44;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_45;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_46;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_47;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_48;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_49;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_50;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_51;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_52;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_53;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_54;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_55;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_56;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_57;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_58;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_59;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_60;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_61;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_62;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]         programBufferMem_63;	// src/main/scala/devices/debug/Debug.scala:1299:34
  wire [1023:0]      hartselIndex = 1024'h1 << io_innerCtrl_bits_hartsel_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  assign resumeAcks = resumereq ? ~resumeReqRegs & ~hamaskWrSel_0 : ~resumeReqRegs;	// src/main/scala/devices/debug/Debug.scala:856:31, :862:32, :926:31, :976:39, :1340:24, :1342:{20,24,39,41}, :1344:{20,23}
  wire               out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_a_ready = in_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               out_front_valid = in_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire               out_front_bits_read = in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [6:0]         out_front_bits_index = in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [31:0]        out_front_bits_data = in_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [3:0]         out_front_bits_mask = in_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire               out_front_bits_extra_tlrr_extra_source =
    in_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]         out_front_bits_extra_tlrr_extra_size = in_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_bits_read = dmiNodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_bits_index = dmiNodeIn_a_bits_address[8:2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18
  assign out_front_ready = out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_valid = out_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_data = out_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_d_source = out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_d_size = out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_ready = out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign out_valid = out_front_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_bits_read = out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_extra_tlrr_extra_source = out_front_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_extra_tlrr_extra_size = out_front_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]         _GEN_0 = out_front_bits_index & 7'h50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]         out_findex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_findex = _GEN_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]         out_bindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bindex = _GEN_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_44 = out_findex == 7'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_45 = out_bindex == 7'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_46 = out_findex == 7'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_47 = out_bindex == 7'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_28 = out_findex == 7'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_29 = out_bindex == 7'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_frontMask_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_frontMask_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_frontMask = {out_frontMask_hi, out_frontMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_backMask_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_backMask_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_backMask = {out_backMask_hi, out_backMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid = out_rivalid_0 & out_rimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready = out_roready_0 & out_romask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_4 = out_f_roready;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid = out_wivalid_0 & out_wimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready = out_woready_0 & out_womask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_4 = out_f_woready;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_4 =
    out_f_woready ? out_front_bits_data[7:0] : abstractDataMem_4;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1 = out_rivalid_1 & out_rimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_1 = out_roready_1 & out_romask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_5 = out_f_roready_1;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1 = out_wivalid_1 & out_wimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_1 = out_woready_1 & out_womask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_5 = out_f_woready_1;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_5 =
    out_f_woready_1 ? out_front_bits_data[15:8] : abstractDataMem_5;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend = {abstractDataMem_5, abstractDataMem_4};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_2 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_2 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_2 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_2 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_2 = out_rivalid_2 & out_rimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_2 = out_roready_2 & out_romask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_6 = out_f_roready_2;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_2 = out_wivalid_2 & out_wimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_2 = out_woready_2 & out_womask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_6 = out_f_woready_2;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_6 =
    out_f_woready_2 ? out_front_bits_data[23:16] : abstractDataMem_6;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1 = {abstractDataMem_6, out_prepend};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_3 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_3 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_3 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_3 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_3 = out_rivalid_3 & out_rimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_3 = out_roready_3 & out_romask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_7 = out_f_roready_3;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_3 = out_wivalid_3 & out_wimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_3 = out_woready_3 & out_womask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_7 = out_f_woready_3;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_7 =
    out_f_woready_3 ? out_front_bits_data[31:24] : abstractDataMem_7;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_2 = {abstractDataMem_7, out_prepend_1};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_4 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_4 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_4 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_4 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_4 = out_rivalid_4 & out_rimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_4 = out_roready_4 & out_romask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_56 = out_f_roready_4;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_4 = out_wivalid_4 & out_wimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_4 = out_woready_4 & out_womask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_56 = out_f_woready_4;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_56 =
    out_f_woready_4 ? out_front_bits_data[7:0] : programBufferMem_56;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_5 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_5 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_5 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_5 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_5 = out_rivalid_5 & out_rimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_5 = out_roready_5 & out_romask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_57 = out_f_roready_5;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_5 = out_wivalid_5 & out_wimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_5 = out_woready_5 & out_womask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_57 = out_f_woready_5;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_57 =
    out_f_woready_5 ? out_front_bits_data[15:8] : programBufferMem_57;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_1 = {programBufferMem_57, programBufferMem_56};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_3 = _GEN_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_1073 = _GEN_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_6 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_6 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_6 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_6 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_6 = out_rivalid_6 & out_rimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_6 = out_roready_6 & out_romask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_58 = out_f_roready_6;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_6 = out_wivalid_6 & out_wimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_6 = out_woready_6 & out_womask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_58 = out_f_woready_6;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_58 =
    out_f_woready_6 ? out_front_bits_data[23:16] : programBufferMem_58;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_4 = {programBufferMem_58, out_prepend_3};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_7 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_7 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_7 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_7 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_7 = out_rivalid_7 & out_rimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_7 = out_roready_7 & out_romask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_59 = out_f_roready_7;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_7 = out_wivalid_7 & out_wimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_7 = out_woready_7 & out_womask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_59 = out_f_woready_7;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_59 =
    out_f_woready_7 ? out_front_bits_data[31:24] : programBufferMem_59;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_5 = {programBufferMem_59, out_prepend_4};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_8 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_8 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_8 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_8 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_8 = out_rivalid_8 & out_rimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_8 = out_roready_8 & out_romask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_36 = out_f_roready_8;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_8 = out_wivalid_8 & out_wimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_8 = out_woready_8 & out_womask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_36 = out_f_woready_8;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_36 =
    out_f_woready_8 ? out_front_bits_data[7:0] : programBufferMem_36;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_9 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_9 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_9 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_9 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_9 = out_rivalid_9 & out_rimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_9 = out_roready_9 & out_romask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_37 = out_f_roready_9;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_9 = out_wivalid_9 & out_wimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_9 = out_woready_9 & out_womask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_37 = out_f_woready_9;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_37 =
    out_f_woready_9 ? out_front_bits_data[15:8] : programBufferMem_37;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_6 = {programBufferMem_37, programBufferMem_36};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_10 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_10 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_10 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_10 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_10 = out_rivalid_10 & out_rimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_10 = out_roready_10 & out_romask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_38 = out_f_roready_10;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_10 = out_wivalid_10 & out_wimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_10 = out_woready_10 & out_womask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_38 = out_f_woready_10;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_38 =
    out_f_woready_10 ? out_front_bits_data[23:16] : programBufferMem_38;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_7 = {programBufferMem_38, out_prepend_6};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_11 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_11 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_11 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_11 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_11 = out_rivalid_11 & out_rimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_11 = out_roready_11 & out_romask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_39 = out_f_roready_11;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_11 = out_wivalid_11 & out_wimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_11 = out_woready_11 & out_womask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_39 = out_f_woready_11;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_39 =
    out_f_woready_11 ? out_front_bits_data[31:24] : programBufferMem_39;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_8 = {programBufferMem_39, out_prepend_7};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_12 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_12 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_12 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_12 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_12 = out_rivalid_12 & out_rimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_12 = out_roready_12 & out_romask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_28 = out_f_roready_12;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_12 = out_wivalid_12 & out_wimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_12 = out_woready_12 & out_womask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_28 = out_f_woready_12;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_28 =
    out_f_woready_12 ? out_front_bits_data[7:0] : programBufferMem_28;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_13 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_13 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_13 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_13 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_13 = out_rivalid_13 & out_rimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_13 = out_roready_13 & out_romask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_29 = out_f_roready_13;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_13 = out_wivalid_13 & out_wimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_13 = out_woready_13 & out_womask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_29 = out_f_woready_13;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_29 =
    out_f_woready_13 ? out_front_bits_data[15:8] : programBufferMem_29;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_9 = {programBufferMem_29, programBufferMem_28};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_14 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_14 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_14 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_14 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_14 = out_rivalid_14 & out_rimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_14 = out_roready_14 & out_romask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_30 = out_f_roready_14;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_14 = out_wivalid_14 & out_wimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_14 = out_woready_14 & out_womask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_30 = out_f_woready_14;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_30 =
    out_f_woready_14 ? out_front_bits_data[23:16] : programBufferMem_30;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_10 = {programBufferMem_30, out_prepend_9};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_15 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_15 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_15 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_15 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_15 = out_rivalid_15 & out_rimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_15 = out_roready_15 & out_romask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_31 = out_f_roready_15;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_15 = out_wivalid_15 & out_wimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_15 = out_woready_15 & out_womask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_31 = out_f_woready_15;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_31 =
    out_f_woready_15 ? out_front_bits_data[31:24] : programBufferMem_31;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_11 = {programBufferMem_31, out_prepend_10};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_16 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_16 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_16 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_16 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_16 = out_rivalid_16 & out_rimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_16 = out_roready_16 & out_romask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_12 = out_f_roready_16;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_16 = out_wivalid_16 & out_wimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_16 = out_woready_16 & out_womask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_12 = out_f_woready_16;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_12 =
    out_f_woready_16 ? out_front_bits_data[7:0] : programBufferMem_12;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_17 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_17 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_17 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_17 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_17 = out_rivalid_17 & out_rimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_17 = out_roready_17 & out_romask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_13 = out_f_roready_17;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_17 = out_wivalid_17 & out_wimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_17 = out_woready_17 & out_womask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_13 = out_f_woready_17;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_13 =
    out_f_woready_17 ? out_front_bits_data[15:8] : programBufferMem_13;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_12 = {programBufferMem_13, programBufferMem_12};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_18 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_18 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_18 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_18 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_18 = out_rivalid_18 & out_rimask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_18 = out_roready_18 & out_romask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_14 = out_f_roready_18;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_18 = out_wivalid_18 & out_wimask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_18 = out_woready_18 & out_womask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_14 = out_f_woready_18;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_14 =
    out_f_woready_18 ? out_front_bits_data[23:16] : programBufferMem_14;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_13 = {programBufferMem_14, out_prepend_12};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_19 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_19 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_19 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_19 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_19 = out_rivalid_19 & out_rimask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_19 = out_roready_19 & out_romask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_15 = out_f_roready_19;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_19 = out_wivalid_19 & out_wimask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_19 = out_woready_19 & out_womask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_15 = out_f_woready_19;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_15 =
    out_f_woready_19 ? out_front_bits_data[31:24] : programBufferMem_15;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_14 = {programBufferMem_15, out_prepend_13};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_20 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_20 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_20 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_20 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_20 = out_rivalid_20 & out_rimask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_20 = out_roready_20 & out_romask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_44 = out_f_roready_20;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_20 = out_wivalid_20 & out_wimask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_20 = out_woready_20 & out_womask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_44 = out_f_woready_20;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_44 =
    out_f_woready_20 ? out_front_bits_data[7:0] : programBufferMem_44;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_21 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_21 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_21 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_21 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_21 = out_rivalid_21 & out_rimask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_21 = out_roready_21 & out_romask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_45 = out_f_roready_21;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_21 = out_wivalid_21 & out_wimask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_21 = out_woready_21 & out_womask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_45 = out_f_woready_21;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_45 =
    out_f_woready_21 ? out_front_bits_data[15:8] : programBufferMem_45;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_15 = {programBufferMem_45, programBufferMem_44};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_22 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_22 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_22 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_22 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_22 = out_rivalid_22 & out_rimask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_22 = out_roready_22 & out_romask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_46 = out_f_roready_22;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_22 = out_wivalid_22 & out_wimask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_22 = out_woready_22 & out_womask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_46 = out_f_woready_22;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_46 =
    out_f_woready_22 ? out_front_bits_data[23:16] : programBufferMem_46;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_16 = {programBufferMem_46, out_prepend_15};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_23 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_23 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_23 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_23 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_23 = out_rivalid_23 & out_rimask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_23 = out_roready_23 & out_romask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_47 = out_f_roready_23;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_23 = out_wivalid_23 & out_wimask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_23 = out_woready_23 & out_womask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_47 = out_f_woready_23;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_47 =
    out_f_woready_23 ? out_front_bits_data[31:24] : programBufferMem_47;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_17 = {programBufferMem_47, out_prepend_16};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_24 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_24 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_24 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_24 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_24 = out_rivalid_24 & out_rimask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_24 = out_roready_24 & out_romask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_0 = out_f_roready_24;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_24 = out_wivalid_24 & out_wimask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_24 = out_woready_24 & out_womask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_0 = out_f_woready_24;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_0 =
    out_f_woready_24 ? out_front_bits_data[7:0] : abstractDataMem_0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_25 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_25 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_25 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_25 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_25 = out_rivalid_25 & out_rimask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_25 = out_roready_25 & out_romask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_1 = out_f_roready_25;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_25 = out_wivalid_25 & out_wimask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_25 = out_woready_25 & out_womask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_1 = out_f_woready_25;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_1 =
    out_f_woready_25 ? out_front_bits_data[15:8] : abstractDataMem_1;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_2 = {abstractDataMem_1, abstractDataMem_0};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_18 = _GEN_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_786 = _GEN_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_26 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_26 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_26 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_26 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_26 = out_rivalid_26 & out_rimask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_26 = out_roready_26 & out_romask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_2 = out_f_roready_26;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_26 = out_wivalid_26 & out_wimask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_26 = out_woready_26 & out_womask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_2 = out_f_woready_26;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_2 =
    out_f_woready_26 ? out_front_bits_data[23:16] : abstractDataMem_2;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_19 = {abstractDataMem_2, out_prepend_18};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_27 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_27 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_27 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_27 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_27 = out_rivalid_27 & out_rimask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_27 = out_roready_27 & out_romask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_3 = out_f_roready_27;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_27 = out_wivalid_27 & out_wimask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_27 = out_woready_27 & out_womask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_3 = out_f_woready_27;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         abstractDataNxt_3 =
    out_f_woready_27 ? out_front_bits_data[31:24] : abstractDataMem_3;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_20 = {abstractDataMem_3, out_prepend_19};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_28 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_28 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_28 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_28 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_28 = out_rivalid_28 & out_rimask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_28 = out_roready_28 & out_romask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_60 = out_f_roready_28;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_28 = out_wivalid_28 & out_wimask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_28 = out_woready_28 & out_womask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_60 = out_f_woready_28;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_60 =
    out_f_woready_28 ? out_front_bits_data[7:0] : programBufferMem_60;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_29 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_29 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_29 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_29 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_29 = out_rivalid_29 & out_rimask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_29 = out_roready_29 & out_romask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_61 = out_f_roready_29;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_29 = out_wivalid_29 & out_wimask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_29 = out_woready_29 & out_womask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_61 = out_f_woready_29;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_61 =
    out_f_woready_29 ? out_front_bits_data[15:8] : programBufferMem_61;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_21 = {programBufferMem_61, programBufferMem_60};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_30 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_30 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_30 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_30 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_30 = out_rivalid_30 & out_rimask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_30 = out_roready_30 & out_romask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_62 = out_f_roready_30;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_30 = out_wivalid_30 & out_wimask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_30 = out_woready_30 & out_womask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_62 = out_f_woready_30;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_62 =
    out_f_woready_30 ? out_front_bits_data[23:16] : programBufferMem_62;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_22 = {programBufferMem_62, out_prepend_21};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_31 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_31 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_31 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_31 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_31 = out_rivalid_31 & out_rimask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_31 = out_roready_31 & out_romask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_63 = out_f_roready_31;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_31 = out_wivalid_31 & out_wimask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_31 = out_woready_31 & out_womask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_63 = out_f_woready_31;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_63 =
    out_f_woready_31 ? out_front_bits_data[31:24] : programBufferMem_63;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_23 = {programBufferMem_63, out_prepend_22};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_32 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_32 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_32 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_32 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_32 = out_rivalid_32 & out_rimask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_32 = out_roready_32 & out_romask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_40 = out_f_roready_32;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_32 = out_wivalid_32 & out_wimask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_32 = out_woready_32 & out_womask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_40 = out_f_woready_32;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_40 =
    out_f_woready_32 ? out_front_bits_data[7:0] : programBufferMem_40;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_33 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_33 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_33 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_33 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_33 = out_rivalid_33 & out_rimask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_33 = out_roready_33 & out_romask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_41 = out_f_roready_33;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_33 = out_wivalid_33 & out_wimask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_33 = out_woready_33 & out_womask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_41 = out_f_woready_33;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_41 =
    out_f_woready_33 ? out_front_bits_data[15:8] : programBufferMem_41;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_3 = {programBufferMem_41, programBufferMem_40};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_24 = _GEN_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_459 = _GEN_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_34 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_34 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_34 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_34 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_34 = out_rivalid_34 & out_rimask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_34 = out_roready_34 & out_romask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_42 = out_f_roready_34;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_34 = out_wivalid_34 & out_wimask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_34 = out_woready_34 & out_womask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_42 = out_f_woready_34;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_42 =
    out_f_woready_34 ? out_front_bits_data[23:16] : programBufferMem_42;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_25 = {programBufferMem_42, out_prepend_24};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_35 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_35 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_35 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_35 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_35 = out_rivalid_35 & out_rimask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_35 = out_roready_35 & out_romask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_43 = out_f_roready_35;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_35 = out_wivalid_35 & out_wimask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_35 = out_woready_35 & out_womask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_43 = out_f_woready_35;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_43 =
    out_f_woready_35 ? out_front_bits_data[31:24] : programBufferMem_43;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_26 = {programBufferMem_43, out_prepend_25};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_36 = |(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_36 = &(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_36 = |(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_36 = &(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_36 = out_rivalid_36 & out_rimask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_36 = out_roready_36 & out_romask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_36 = out_wivalid_36 & out_wimask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_36 = out_woready_36 & out_womask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               autoexecdataWrEnMaybe = out_f_woready_36;	// src/main/scala/devices/debug/Debug.scala:1233:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]        ABSTRACTAUTOWrData_autoexecdata = {10'h0, out_front_bits_data[1:0]};	// src/main/scala/devices/debug/Debug.scala:305:12, :1229:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_37 = |(out_frontMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_37 = &(out_frontMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_37 = |(out_backMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_37 = &(out_backMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_37 = out_rivalid_37 & out_rimask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_37 = out_roready_37 & out_romask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_37 = out_wivalid_37 & out_wimask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_37 = out_woready_37 & out_womask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]         out_prepend_27 = {1'h0, ABSTRACTAUTORdData_autoexecdata[1:0]};	// src/main/scala/devices/debug/Debug.scala:1230:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_38 = |(out_frontMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_38 = &(out_frontMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_38 = |(out_backMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_38 = &(out_backMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_38 = out_rivalid_38 & out_rimask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_38 = out_roready_38 & out_romask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_38 = out_wivalid_38 & out_wimask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_38 = out_woready_38 & out_womask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               autoexecprogbufWrEnMaybe = out_f_woready_38;	// src/main/scala/devices/debug/Debug.scala:1234:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        ABSTRACTAUTOWrData_autoexecprogbuf = out_front_bits_data[31:16];	// src/main/scala/devices/debug/Debug.scala:1229:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_28 =
    {ABSTRACTAUTORdData_autoexecprogbuf, 13'h0, out_prepend_27};	// src/main/scala/devices/debug/Debug.scala:1230:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_39 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_39 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_39 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_39 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_39 = out_rivalid_39 & out_rimask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_39 = out_roready_39 & out_romask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_20 = out_f_roready_39;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_39 = out_wivalid_39 & out_wimask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_39 = out_woready_39 & out_womask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_20 = out_f_woready_39;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_20 =
    out_f_woready_39 ? out_front_bits_data[7:0] : programBufferMem_20;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_40 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_40 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_40 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_40 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_40 = out_rivalid_40 & out_rimask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_40 = out_roready_40 & out_romask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_21 = out_f_roready_40;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_40 = out_wivalid_40 & out_wimask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_40 = out_woready_40 & out_womask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_21 = out_f_woready_40;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_21 =
    out_f_woready_40 ? out_front_bits_data[15:8] : programBufferMem_21;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_29 = {programBufferMem_21, programBufferMem_20};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_41 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_41 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_41 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_41 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_41 = out_rivalid_41 & out_rimask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_41 = out_roready_41 & out_romask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_22 = out_f_roready_41;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_41 = out_wivalid_41 & out_wimask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_41 = out_woready_41 & out_womask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_22 = out_f_woready_41;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_22 =
    out_f_woready_41 ? out_front_bits_data[23:16] : programBufferMem_22;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_30 = {programBufferMem_22, out_prepend_29};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_42 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_42 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_42 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_42 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_42 = out_rivalid_42 & out_rimask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_42 = out_roready_42 & out_romask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_23 = out_f_roready_42;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_42 = out_wivalid_42 & out_wimask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_42 = out_woready_42 & out_womask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_23 = out_f_woready_42;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_23 =
    out_f_woready_42 ? out_front_bits_data[31:24] : programBufferMem_23;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_31 = {programBufferMem_23, out_prepend_30};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_43 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_43 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_43 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_43 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_43 = out_rivalid_43 & out_rimask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_43 = out_roready_43 & out_romask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_24 = out_f_roready_43;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_43 = out_wivalid_43 & out_wimask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_43 = out_woready_43 & out_womask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_24 = out_f_woready_43;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_24 =
    out_f_woready_43 ? out_front_bits_data[7:0] : programBufferMem_24;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_44 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_44 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_44 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_44 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_44 = out_rivalid_44 & out_rimask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_44 = out_roready_44 & out_romask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_25 = out_f_roready_44;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_44 = out_wivalid_44 & out_wimask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_44 = out_woready_44 & out_womask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_25 = out_f_woready_44;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_25 =
    out_f_woready_44 ? out_front_bits_data[15:8] : programBufferMem_25;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_4 = {programBufferMem_25, programBufferMem_24};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_32 = _GEN_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_1010 = _GEN_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_45 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_45 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_45 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_45 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_45 = out_rivalid_45 & out_rimask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_45 = out_roready_45 & out_romask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_26 = out_f_roready_45;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_45 = out_wivalid_45 & out_wimask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_45 = out_woready_45 & out_womask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_26 = out_f_woready_45;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_26 =
    out_f_woready_45 ? out_front_bits_data[23:16] : programBufferMem_26;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_33 = {programBufferMem_26, out_prepend_32};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_46 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_46 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_46 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_46 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_46 = out_rivalid_46 & out_rimask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_46 = out_roready_46 & out_romask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_27 = out_f_roready_46;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_46 = out_wivalid_46 & out_wimask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_46 = out_woready_46 & out_womask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_27 = out_f_woready_46;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_27 =
    out_f_woready_46 ? out_front_bits_data[31:24] : programBufferMem_27;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_34 = {programBufferMem_27, out_prepend_33};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_47 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_47 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_47 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_47 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_47 = out_rivalid_47 & out_rimask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_47 = out_roready_47 & out_romask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_4 = out_f_roready_47;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_47 = out_wivalid_47 & out_wimask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_47 = out_woready_47 & out_womask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_4 = out_f_woready_47;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_4 =
    out_f_woready_47 ? out_front_bits_data[7:0] : programBufferMem_4;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_48 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_48 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_48 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_48 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_48 = out_rivalid_48 & out_rimask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_48 = out_roready_48 & out_romask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_5 = out_f_roready_48;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_48 = out_wivalid_48 & out_wimask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_48 = out_woready_48 & out_womask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_5 = out_f_woready_48;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_5 =
    out_f_woready_48 ? out_front_bits_data[15:8] : programBufferMem_5;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_35 = {programBufferMem_5, programBufferMem_4};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_49 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_49 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_49 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_49 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_49 = out_rivalid_49 & out_rimask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_49 = out_roready_49 & out_romask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_6 = out_f_roready_49;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_49 = out_wivalid_49 & out_wimask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_49 = out_woready_49 & out_womask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_6 = out_f_woready_49;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_6 =
    out_f_woready_49 ? out_front_bits_data[23:16] : programBufferMem_6;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_36 = {programBufferMem_6, out_prepend_35};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_50 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_50 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_50 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_50 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_50 = out_rivalid_50 & out_rimask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_50 = out_roready_50 & out_romask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_7 = out_f_roready_50;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_50 = out_wivalid_50 & out_wimask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_50 = out_woready_50 & out_womask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_7 = out_f_woready_50;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_7 =
    out_f_woready_50 ? out_front_bits_data[31:24] : programBufferMem_7;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_37 = {programBufferMem_7, out_prepend_36};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_51 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_51 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_51 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_51 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_51 = out_rivalid_51 & out_rimask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_51 = out_roready_51 & out_romask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_52 = out_f_roready_51;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_51 = out_wivalid_51 & out_wimask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_51 = out_woready_51 & out_womask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_52 = out_f_woready_51;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_52 =
    out_f_woready_51 ? out_front_bits_data[7:0] : programBufferMem_52;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_52 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_52 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_52 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_52 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_52 = out_rivalid_52 & out_rimask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_52 = out_roready_52 & out_romask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_53 = out_f_roready_52;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_52 = out_wivalid_52 & out_wimask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_52 = out_woready_52 & out_womask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_53 = out_f_woready_52;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_53 =
    out_f_woready_52 ? out_front_bits_data[15:8] : programBufferMem_53;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_38 = {programBufferMem_53, programBufferMem_52};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_53 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_53 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_53 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_53 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_53 = out_rivalid_53 & out_rimask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_53 = out_roready_53 & out_romask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_54 = out_f_roready_53;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_53 = out_wivalid_53 & out_wimask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_53 = out_woready_53 & out_womask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_54 = out_f_woready_53;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_54 =
    out_f_woready_53 ? out_front_bits_data[23:16] : programBufferMem_54;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_39 = {programBufferMem_54, out_prepend_38};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_54 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_54 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_54 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_54 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_54 = out_rivalid_54 & out_rimask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_54 = out_roready_54 & out_romask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_55 = out_f_roready_54;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_54 = out_wivalid_54 & out_wimask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_54 = out_woready_54 & out_womask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_55 = out_f_woready_54;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_55 =
    out_f_woready_54 ? out_front_bits_data[31:24] : programBufferMem_55;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_40 = {programBufferMem_55, out_prepend_39};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_55 = |out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_55 = &out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_55 = |out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_55 = &out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_55 = out_rivalid_55 & out_rimask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_55 = out_roready_55 & out_romask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_55 = out_wivalid_55 & out_wimask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_55 = out_woready_55 & out_womask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_56 = |(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_56 = &(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_56 = |(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_56 = &(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_56 = out_rivalid_56 & out_rimask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_56 = out_roready_56 & out_romask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_56 = out_wivalid_56 & out_wimask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_56 = out_woready_56 & out_womask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_57 = out_frontMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_57 = out_frontMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_57 = out_backMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_57 = out_backMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_57 = out_rivalid_57 & out_rimask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_57 = out_roready_57 & out_romask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_57 = out_wivalid_57 & out_wimask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_57 = out_woready_57 & out_womask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_58 = out_frontMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_58 = out_frontMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_58 = out_backMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_58 = out_backMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_58 = out_rivalid_58 & out_rimask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_58 = out_roready_58 & out_romask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_58 = out_wivalid_58 & out_wimask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_58 = out_woready_58 & out_womask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_59 = out_frontMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_59 = out_frontMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_59 = out_backMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_59 = out_backMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_59 = out_rivalid_59 & out_rimask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_59 = out_roready_59 & out_romask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_59 = out_wivalid_59 & out_wimask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_59 = out_woready_59 & out_womask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_60 = out_frontMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_60 = out_frontMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_60 = out_backMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_60 = out_backMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_60 = out_rivalid_60 & out_rimask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_60 = out_roready_60 & out_romask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_60 = out_wivalid_60 & out_wimask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_60 = out_woready_60 & out_womask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_61 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_61 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_61 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_61 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_61 = out_rivalid_61 & out_rimask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_61 = out_roready_61 & out_romask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_61 = out_wivalid_61 & out_wimask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_61 = out_woready_61 & out_womask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         out_prepend_45 = {DMSTATUSRdData_anyhalted, 8'hA2};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_62 = out_frontMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_62 = out_frontMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_62 = out_backMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_62 = out_backMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_62 = out_rivalid_62 & out_rimask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_62 = out_roready_62 & out_romask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_62 = out_wivalid_62 & out_wimask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_62 = out_woready_62 & out_womask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]         out_prepend_46 = {DMSTATUSRdData_allhalted, out_prepend_45};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_63 = out_frontMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_63 = out_frontMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_63 = out_backMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_63 = out_backMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_63 = out_rivalid_63 & out_rimask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_63 = out_roready_63 & out_romask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_63 = out_wivalid_63 & out_wimask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_63 = out_woready_63 & out_womask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [10:0]        out_prepend_47 = {DMSTATUSRdData_anyrunning, out_prepend_46};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_64 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_64 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_86 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_86 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_64 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_64 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_86 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_86 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_64 = out_rivalid_64 & out_rimask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_64 = out_roready_64 & out_romask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_64 = out_wivalid_64 & out_wimask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_64 = out_woready_64 & out_womask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]        out_prepend_48 = {DMSTATUSRdData_allrunning, out_prepend_47};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_65 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_65 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_87 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_87 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_65 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_65 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_87 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_87 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_65 = out_rivalid_65 & out_rimask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_65 = out_roready_65 & out_romask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_65 = out_wivalid_65 & out_wimask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_65 = out_woready_65 & out_womask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]        out_prepend_49 = {1'h0, out_prepend_48};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_66 = out_frontMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_66 = out_frontMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_66 = out_backMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_66 = out_backMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_66 = out_rivalid_66 & out_rimask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_66 = out_roready_66 & out_romask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_66 = out_wivalid_66 & out_wimask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_66 = out_woready_66 & out_womask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [13:0]        out_prepend_50 = {DMSTATUSRdData_allunavail, out_prepend_49};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_67 = out_frontMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_67 = out_frontMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_67 = out_backMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_67 = out_backMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_67 = out_rivalid_67 & out_rimask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_67 = out_roready_67 & out_romask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_67 = out_wivalid_67 & out_wimask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_67 = out_woready_67 & out_womask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [14:0]        out_prepend_51 = {DMSTATUSRdData_anynonexistent, out_prepend_50};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_68 = out_frontMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_68 = out_frontMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_68 = out_backMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_68 = out_backMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_68 = out_rivalid_68 & out_rimask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_68 = out_roready_68 & out_romask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_68 = out_wivalid_68 & out_wimask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_68 = out_woready_68 & out_womask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_52 = {DMSTATUSRdData_allnonexistent, out_prepend_51};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_69 = out_frontMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_69 = out_frontMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_69 = out_backMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_69 = out_backMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_69 = out_rivalid_69 & out_rimask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_69 = out_roready_69 & out_romask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_69 = out_wivalid_69 & out_wimask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_69 = out_woready_69 & out_womask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [16:0]        out_prepend_53 = {DMSTATUSRdData_anyresumeack, out_prepend_52};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_70 = out_frontMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_70 = out_frontMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_70 = out_backMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_70 = out_backMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_70 = out_rivalid_70 & out_rimask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_70 = out_roready_70 & out_romask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_70 = out_wivalid_70 & out_wimask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_70 = out_woready_70 & out_womask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [17:0]        out_prepend_54 = {DMSTATUSRdData_allresumeack, out_prepend_53};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_71 = out_frontMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_71 = out_frontMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_71 = out_backMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_71 = out_backMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_71 = out_rivalid_71 & out_rimask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_71 = out_roready_71 & out_romask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_71 = out_wivalid_71 & out_wimask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_71 = out_woready_71 & out_womask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [18:0]        out_prepend_55 = {DMSTATUSRdData_anyhavereset, out_prepend_54};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_72 = out_frontMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_72 = out_frontMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_72 = out_backMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_72 = out_backMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_72 = out_rivalid_72 & out_rimask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_72 = out_roready_72 & out_romask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_72 = out_wivalid_72 & out_wimask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_72 = out_woready_72 & out_womask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [19:0]        out_prepend_56 = {DMSTATUSRdData_allhavereset, out_prepend_55};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_73 = |(out_frontMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_73 = &(out_frontMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_73 = |(out_backMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_73 = &(out_backMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_73 = out_rivalid_73 & out_rimask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_73 = out_roready_73 & out_romask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_73 = out_wivalid_73 & out_wimask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_73 = out_woready_73 & out_womask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [20:0]        out_prepend_57 = {1'h0, out_prepend_56};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_74 = out_frontMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_74 = out_frontMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_74 = out_backMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_74 = out_backMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_74 = out_rivalid_74 & out_rimask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_74 = out_roready_74 & out_romask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_74 = out_wivalid_74 & out_wimask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_74 = out_woready_74 & out_womask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [22:0]        out_prepend_58 = {2'h0, out_prepend_57};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_75 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_75 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_75 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_75 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_75 = out_rivalid_75 & out_rimask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_75 = out_roready_75 & out_romask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_0 = out_f_roready_75;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_75 = out_wivalid_75 & out_wimask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_75 = out_woready_75 & out_womask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_0 = out_f_woready_75;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_0 =
    out_f_woready_75 ? out_front_bits_data[7:0] : programBufferMem_0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_76 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_76 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_76 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_76 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_76 = out_rivalid_76 & out_rimask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_76 = out_roready_76 & out_romask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_1 = out_f_roready_76;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_76 = out_wivalid_76 & out_wimask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_76 = out_woready_76 & out_womask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_1 = out_f_woready_76;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_1 =
    out_f_woready_76 ? out_front_bits_data[15:8] : programBufferMem_1;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_5 = {programBufferMem_1, programBufferMem_0};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_59 = _GEN_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_877 = _GEN_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_77 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_77 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_77 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_77 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_77 = out_rivalid_77 & out_rimask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_77 = out_roready_77 & out_romask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_2 = out_f_roready_77;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_77 = out_wivalid_77 & out_wimask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_77 = out_woready_77 & out_womask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_2 = out_f_woready_77;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_2 =
    out_f_woready_77 ? out_front_bits_data[23:16] : programBufferMem_2;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_60 = {programBufferMem_2, out_prepend_59};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_78 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_78 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_78 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_78 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_78 = out_rivalid_78 & out_rimask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_78 = out_roready_78 & out_romask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_3 = out_f_roready_78;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_78 = out_wivalid_78 & out_wimask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_78 = out_woready_78 & out_womask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_3 = out_f_woready_78;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_3 =
    out_f_woready_78 ? out_front_bits_data[31:24] : programBufferMem_3;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_61 = {programBufferMem_3, out_prepend_60};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_79 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_79 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_79 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_79 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_79 = out_rivalid_79 & out_rimask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_79 = out_roready_79 & out_romask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_8 = out_f_roready_79;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_79 = out_wivalid_79 & out_wimask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_79 = out_woready_79 & out_womask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_8 = out_f_woready_79;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_8 =
    out_f_woready_79 ? out_front_bits_data[7:0] : programBufferMem_8;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_80 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_80 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_80 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_80 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_80 = out_rivalid_80 & out_rimask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_80 = out_roready_80 & out_romask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_9 = out_f_roready_80;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_80 = out_wivalid_80 & out_wimask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_80 = out_woready_80 & out_womask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_9 = out_f_woready_80;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_9 =
    out_f_woready_80 ? out_front_bits_data[15:8] : programBufferMem_9;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_6 = {programBufferMem_9, programBufferMem_8};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_62 = _GEN_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_518 = _GEN_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_81 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_81 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_81 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_81 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_81 = out_rivalid_81 & out_rimask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_81 = out_roready_81 & out_romask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_10 = out_f_roready_81;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_81 = out_wivalid_81 & out_wimask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_81 = out_woready_81 & out_womask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_10 = out_f_woready_81;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_10 =
    out_f_woready_81 ? out_front_bits_data[23:16] : programBufferMem_10;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_63 = {programBufferMem_10, out_prepend_62};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_82 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_82 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_82 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_82 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_82 = out_rivalid_82 & out_rimask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_82 = out_roready_82 & out_romask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_11 = out_f_roready_82;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_82 = out_wivalid_82 & out_wimask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_82 = out_woready_82 & out_womask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_11 = out_f_woready_82;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_11 =
    out_f_woready_82 ? out_front_bits_data[31:24] : programBufferMem_11;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_64 = {programBufferMem_11, out_prepend_63};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_83 = |(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_83 = &(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_83 = |(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_83 = &(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_83 = out_rivalid_83 & out_rimask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_83 = out_roready_83 & out_romask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_83 = out_wivalid_83 & out_wimask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_83 = out_woready_83 & out_womask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_84 = |(out_frontMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_84 = &(out_frontMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_84 = |(out_backMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_84 = &(out_backMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_84 = out_rivalid_84 & out_rimask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_84 = out_roready_84 & out_romask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_84 = out_wivalid_84 & out_wimask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_84 = out_woready_84 & out_womask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_85 = |(out_frontMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_85 = &(out_frontMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_85 = |(out_backMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_85 = &(out_backMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_85 = out_rivalid_85 & out_rimask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_85 = out_roready_85 & out_romask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_85 = out_wivalid_85 & out_wimask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_85 = out_woready_85 & out_womask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign ABSTRACTCSWrEnMaybe = out_f_woready_85;	// src/main/scala/devices/debug/Debug.scala:1181:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]         ABSTRACTCSWrData_cmderr = out_front_bits_data[10:8];	// src/main/scala/devices/debug/Debug.scala:1177:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [10:0]        out_prepend_66 = {ABSTRACTCSRdData_cmderr, 8'h2};	// src/main/scala/devices/debug/Debug.scala:1178:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_86 = out_rivalid_86 & out_rimask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_86 = out_roready_86 & out_romask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_86 = out_wivalid_86 & out_wimask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_86 = out_woready_86 & out_womask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]        out_prepend_67 = {1'h0, out_prepend_66};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_87 = out_rivalid_87 & out_rimask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_87 = out_roready_87 & out_romask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_87 = out_wivalid_87 & out_wimask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_87 = out_woready_87 & out_womask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]        out_prepend_68 = {ABSTRACTCSRdData_busy, out_prepend_67};	// src/main/scala/devices/debug/Debug.scala:1178:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_88 = |(out_frontMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_88 = &(out_frontMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_88 = |(out_backMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_88 = &(out_backMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_88 = out_rivalid_88 & out_rimask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_88 = out_roready_88 & out_romask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_88 = out_wivalid_88 & out_wimask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_88 = out_woready_88 & out_womask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [13:0]        out_prepend_69 = {1'h0, out_prepend_68};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_89 = |(out_frontMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_89 = &(out_frontMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_89 = |(out_backMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_89 = &(out_backMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_89 = out_rivalid_89 & out_rimask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_89 = out_roready_89 & out_romask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_89 = out_wivalid_89 & out_wimask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_89 = out_woready_89 & out_womask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [28:0]        out_prepend_70 = {15'h4000, out_prepend_69};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_90 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_90 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_90 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_90 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_90 = out_rivalid_90 & out_rimask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_90 = out_roready_90 & out_romask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_48 = out_f_roready_90;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_90 = out_wivalid_90 & out_wimask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_90 = out_woready_90 & out_womask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_48 = out_f_woready_90;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_48 =
    out_f_woready_90 ? out_front_bits_data[7:0] : programBufferMem_48;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_91 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_91 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_91 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_91 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_91 = out_rivalid_91 & out_rimask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_91 = out_roready_91 & out_romask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_49 = out_f_roready_91;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_91 = out_wivalid_91 & out_wimask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_91 = out_woready_91 & out_womask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_49 = out_f_woready_91;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_49 =
    out_f_woready_91 ? out_front_bits_data[15:8] : programBufferMem_49;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_7 = {programBufferMem_49, programBufferMem_48};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_71 = _GEN_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_171 = _GEN_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_92 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_92 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_92 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_92 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_92 = out_rivalid_92 & out_rimask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_92 = out_roready_92 & out_romask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_50 = out_f_roready_92;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_92 = out_wivalid_92 & out_wimask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_92 = out_woready_92 & out_womask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_50 = out_f_woready_92;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_50 =
    out_f_woready_92 ? out_front_bits_data[23:16] : programBufferMem_50;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_72 = {programBufferMem_50, out_prepend_71};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_93 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_93 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_93 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_93 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_93 = out_rivalid_93 & out_rimask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_93 = out_roready_93 & out_romask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_51 = out_f_roready_93;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_93 = out_wivalid_93 & out_wimask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_93 = out_woready_93 & out_womask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_51 = out_f_woready_93;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_51 =
    out_f_woready_93 ? out_front_bits_data[31:24] : programBufferMem_51;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_73 = {programBufferMem_51, out_prepend_72};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_94 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_94 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_94 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_94 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_94 = out_rivalid_94 & out_rimask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_94 = out_roready_94 & out_romask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_32 = out_f_roready_94;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_94 = out_wivalid_94 & out_wimask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_94 = out_woready_94 & out_womask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_32 = out_f_woready_94;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_32 =
    out_f_woready_94 ? out_front_bits_data[7:0] : programBufferMem_32;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_95 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_95 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_95 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_95 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_95 = out_rivalid_95 & out_rimask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_95 = out_roready_95 & out_romask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_33 = out_f_roready_95;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_95 = out_wivalid_95 & out_wimask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_95 = out_woready_95 & out_womask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_33 = out_f_woready_95;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_33 =
    out_f_woready_95 ? out_front_bits_data[15:8] : programBufferMem_33;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_8 = {programBufferMem_33, programBufferMem_32};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_74 = _GEN_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_702 = _GEN_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_96 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_96 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_96 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_96 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_96 = out_rivalid_96 & out_rimask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_96 = out_roready_96 & out_romask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_34 = out_f_roready_96;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_96 = out_wivalid_96 & out_wimask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_96 = out_woready_96 & out_womask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_34 = out_f_woready_96;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_34 =
    out_f_woready_96 ? out_front_bits_data[23:16] : programBufferMem_34;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_75 = {programBufferMem_34, out_prepend_74};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_97 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_97 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_97 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_97 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_97 = out_rivalid_97 & out_rimask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_97 = out_roready_97 & out_romask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_35 = out_f_roready_97;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_97 = out_wivalid_97 & out_wimask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_97 = out_woready_97 & out_womask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_35 = out_f_woready_97;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_35 =
    out_f_woready_97 ? out_front_bits_data[31:24] : programBufferMem_35;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_76 = {programBufferMem_35, out_prepend_75};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_98 = |out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_98 = &out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_98 = |out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_98 = &out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_98 = out_rivalid_98 & out_rimask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_98 = out_roready_98 & out_romask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               COMMANDRdEn = out_f_roready_98;	// src/main/scala/devices/debug/Debug.scala:1276:32, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_98 = out_wivalid_98 & out_wimask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_98 = out_woready_98 & out_womask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign COMMANDWrEnMaybe = out_f_woready_98;	// src/main/scala/devices/debug/Debug.scala:1274:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign COMMANDWrDataVal = out_f_woready_98 ? out_front_bits_data : 32'h0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1272:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_99 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_99 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_99 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_99 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_99 = out_rivalid_99 & out_rimask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_99 = out_roready_99 & out_romask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_16 = out_f_roready_99;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_99 = out_wivalid_99 & out_wimask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_99 = out_woready_99 & out_womask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_16 = out_f_woready_99;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_16 =
    out_f_woready_99 ? out_front_bits_data[7:0] : programBufferMem_16;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_100 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_100 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_100 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_100 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_100 = out_rivalid_100 & out_rimask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_100 = out_roready_100 & out_romask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_17 = out_f_roready_100;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_100 = out_wivalid_100 & out_wimask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_100 = out_woready_100 & out_womask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_17 = out_f_woready_100;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_17 =
    out_f_woready_100 ? out_front_bits_data[15:8] : programBufferMem_17;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        _GEN_9 = {programBufferMem_17, programBufferMem_16};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_77 = _GEN_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_241 = _GEN_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_101 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_101 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_101 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_101 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_101 = out_rivalid_101 & out_rimask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_101 = out_roready_101 & out_romask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_18 = out_f_roready_101;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_101 = out_wivalid_101 & out_wimask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_101 = out_woready_101 & out_womask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_18 = out_f_woready_101;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_18 =
    out_f_woready_101 ? out_front_bits_data[23:16] : programBufferMem_18;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_78 = {programBufferMem_18, out_prepend_77};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_102 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_102 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_102 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_102 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_102 = out_rivalid_102 & out_rimask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_102 = out_roready_102 & out_romask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_19 = out_f_roready_102;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_102 = out_wivalid_102 & out_wimask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_102 = out_woready_102 & out_womask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_19 = out_f_woready_102;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         programBufferNxt_19 =
    out_f_woready_102 ? out_front_bits_data[31:24] : programBufferMem_19;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_79 = {programBufferMem_19, out_prepend_78};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_103 = |out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_103 = &out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_103 = |out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_103 = &out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_103 = out_rivalid_103 & out_rimask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_103 = out_roready_103 & out_romask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_103 = out_wivalid_103 & out_wimask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_103 = out_woready_103 & out_womask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_iindex_lo = out_front_bits_index[1:0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_oindex_lo = out_front_bits_index[1:0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         _GEN_10 = {out_front_bits_index[5], out_front_bits_index[3]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_iindex_hi_hi;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_iindex_hi_hi = _GEN_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_oindex_hi_hi;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_oindex_hi_hi = _GEN_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]         out_iindex_hi = {out_iindex_hi_hi, out_front_bits_index[2]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]         out_iindex = {out_iindex_hi, out_iindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]         out_oindex_hi = {out_oindex_hi_hi, out_front_bits_index[2]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]         out_oindex = {out_oindex_hi, out_oindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_0 = out_iindex == 5'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_1 = out_iindex == 5'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_2 = out_iindex == 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_3 = out_iindex == 5'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_4 = out_iindex == 5'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_5 = out_iindex == 5'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_6 = out_iindex == 5'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_7 = out_iindex == 5'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_8 = out_iindex == 5'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_9 = out_iindex == 5'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_10 = out_iindex == 5'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_11 = out_iindex == 5'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_12 = out_iindex == 5'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_13 = out_iindex == 5'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_14 = out_iindex == 5'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_15 = out_iindex == 5'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_16 = out_iindex == 5'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_17 = out_iindex == 5'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_18 = out_iindex == 5'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_19 = out_iindex == 5'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_20 = out_iindex == 5'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_21 = out_iindex == 5'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_22 = out_iindex == 5'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_23 = out_iindex == 5'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_24 = out_iindex == 5'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_25 = out_iindex == 5'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_26 = out_iindex == 5'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_27 = out_iindex == 5'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_28 = out_iindex == 5'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_29 = out_iindex == 5'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_30 = out_iindex == 5'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_31 = &out_iindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_0 = out_oindex == 5'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_1 = out_oindex == 5'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_2 = out_oindex == 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_3 = out_oindex == 5'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_4 = out_oindex == 5'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_5 = out_oindex == 5'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_6 = out_oindex == 5'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_7 = out_oindex == 5'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_8 = out_oindex == 5'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_9 = out_oindex == 5'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_10 = out_oindex == 5'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_11 = out_oindex == 5'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_12 = out_oindex == 5'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_13 = out_oindex == 5'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_14 = out_oindex == 5'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_15 = out_oindex == 5'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_16 = out_oindex == 5'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_17 = out_oindex == 5'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_18 = out_oindex == 5'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_19 = out_oindex == 5'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_20 = out_oindex == 5'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_21 = out_oindex == 5'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_22 = out_oindex == 5'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_23 = out_oindex == 5'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_24 = out_oindex == 5'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_25 = out_oindex == 5'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_26 = out_oindex == 5'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_27 = out_oindex == 5'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_28 = out_oindex == 5'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_29 = out_oindex == 5'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_30 = out_oindex == 5'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_31 = &out_oindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T = in_valid & out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire               _out_rifireMux_T_1 = _out_wifireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_55 = _out_rifireMux_T_1 & out_frontSel_0 & _out_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_7 = _out_rifireMux_T_1 & out_frontSel_1 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_56 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_57 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_58 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_59 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_60 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_61 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_62 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_63 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_64 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_65 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_66 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_67 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_68 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_69 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_70 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_71 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_72 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_73 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_74 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_103 = _out_rifireMux_T_1 & out_frontSel_3 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_19 =
    _out_rifireMux_T_1 & out_frontSel_4 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_24 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_25 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_26 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_27 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_23 =
    _out_rifireMux_T_1 & out_frontSel_5 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_0 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_2 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_3 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_27 =
    _out_rifireMux_T_1 & out_frontSel_6 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_83 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_84 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_85 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_86 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_87 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_88 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_89 = _out_rifireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_98 = _out_rifireMux_T_1 & out_frontSel_7 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_35 =
    _out_rifireMux_T_1 & out_frontSel_8 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_36 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_37 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_38 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_67 =
    _out_rifireMux_T_1 & out_frontSel_16 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_75 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_76 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_77 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_78 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_71 =
    _out_rifireMux_T_1 & out_frontSel_17 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_47 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_48 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_49 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_50 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_75 =
    _out_rifireMux_T_1 & out_frontSel_18 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_79 = _out_rifireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_80 = _out_rifireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_81 = _out_rifireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_82 = _out_rifireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_79 =
    _out_rifireMux_T_1 & out_frontSel_19 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_16 = _out_rifireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_17 = _out_rifireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_18 = _out_rifireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_19 = _out_rifireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_83 =
    _out_rifireMux_T_1 & out_frontSel_20 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_99 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_100 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_101 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_102 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_87 =
    _out_rifireMux_T_1 & out_frontSel_21 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_39 = _out_rifireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_40 = _out_rifireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_41 = _out_rifireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_42 = _out_rifireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_91 =
    _out_rifireMux_T_1 & out_frontSel_22 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_43 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_44 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_45 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_46 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_95 =
    _out_rifireMux_T_1 & out_frontSel_23 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_12 = _out_rifireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_13 = _out_rifireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_14 = _out_rifireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_15 = _out_rifireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_99 =
    _out_rifireMux_T_1 & out_frontSel_24 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_94 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_95 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_96 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_97 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_103 =
    _out_rifireMux_T_1 & out_frontSel_25 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_8 = _out_rifireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_9 = _out_rifireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_10 = _out_rifireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_11 = _out_rifireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_107 =
    _out_rifireMux_T_1 & out_frontSel_26 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_32 = _out_rifireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_33 = _out_rifireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_34 = _out_rifireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_35 = _out_rifireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_111 =
    _out_rifireMux_T_1 & out_frontSel_27 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_20 = _out_rifireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_21 = _out_rifireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_22 = _out_rifireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_23 = _out_rifireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_115 =
    _out_rifireMux_T_1 & out_frontSel_28 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_90 = _out_rifireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_91 = _out_rifireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_92 = _out_rifireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_93 = _out_rifireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_119 =
    _out_rifireMux_T_1 & out_frontSel_29 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_51 = _out_rifireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_52 = _out_rifireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_53 = _out_rifireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_54 = _out_rifireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_123 =
    _out_rifireMux_T_1 & out_frontSel_30 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_4 = _out_rifireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_5 = _out_rifireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_6 = _out_rifireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_7 = _out_rifireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_127 =
    _out_rifireMux_T_1 & out_frontSel_31 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_28 = _out_rifireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_29 = _out_rifireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_30 = _out_rifireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_31 = _out_rifireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_2 = _out_wifireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_55 = _out_wifireMux_T_2 & out_frontSel_0 & _out_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_8 = _out_wifireMux_T_2 & out_frontSel_1 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_56 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_57 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_58 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_59 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_60 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_61 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_62 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_63 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_64 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_65 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_66 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_67 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_68 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_69 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_70 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_71 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_72 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_73 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_74 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_103 = _out_wifireMux_T_2 & out_frontSel_3 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_20 =
    _out_wifireMux_T_2 & out_frontSel_4 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_24 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_25 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_26 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_27 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_24 =
    _out_wifireMux_T_2 & out_frontSel_5 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_0 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_2 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_3 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_28 =
    _out_wifireMux_T_2 & out_frontSel_6 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_83 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_84 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_85 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_86 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_87 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_88 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_89 = _out_wifireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_98 = _out_wifireMux_T_2 & out_frontSel_7 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_36 =
    _out_wifireMux_T_2 & out_frontSel_8 & _out_T_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_36 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_37 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_38 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_68 =
    _out_wifireMux_T_2 & out_frontSel_16 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_75 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_76 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_77 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_78 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_72 =
    _out_wifireMux_T_2 & out_frontSel_17 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_47 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_48 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_49 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_50 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_76 =
    _out_wifireMux_T_2 & out_frontSel_18 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_79 = _out_wifireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_80 = _out_wifireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_81 = _out_wifireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_82 = _out_wifireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_80 =
    _out_wifireMux_T_2 & out_frontSel_19 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_16 = _out_wifireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_17 = _out_wifireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_18 = _out_wifireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_19 = _out_wifireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_84 =
    _out_wifireMux_T_2 & out_frontSel_20 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_99 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_100 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_101 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_102 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_88 =
    _out_wifireMux_T_2 & out_frontSel_21 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_39 = _out_wifireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_40 = _out_wifireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_41 = _out_wifireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_42 = _out_wifireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_92 =
    _out_wifireMux_T_2 & out_frontSel_22 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_43 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_44 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_45 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_46 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_96 =
    _out_wifireMux_T_2 & out_frontSel_23 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_12 = _out_wifireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_13 = _out_wifireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_14 = _out_wifireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_15 = _out_wifireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_100 =
    _out_wifireMux_T_2 & out_frontSel_24 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_94 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_95 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_96 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_97 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_104 =
    _out_wifireMux_T_2 & out_frontSel_25 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_8 = _out_wifireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_9 = _out_wifireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_10 = _out_wifireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_11 = _out_wifireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_108 =
    _out_wifireMux_T_2 & out_frontSel_26 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_32 = _out_wifireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_33 = _out_wifireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_34 = _out_wifireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_35 = _out_wifireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_112 =
    _out_wifireMux_T_2 & out_frontSel_27 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_20 = _out_wifireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_21 = _out_wifireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_22 = _out_wifireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_23 = _out_wifireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_116 =
    _out_wifireMux_T_2 & out_frontSel_28 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_90 = _out_wifireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_91 = _out_wifireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_92 = _out_wifireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_93 = _out_wifireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_120 =
    _out_wifireMux_T_2 & out_frontSel_29 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_51 = _out_wifireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_52 = _out_wifireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_53 = _out_wifireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_54 = _out_wifireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_124 =
    _out_wifireMux_T_2 & out_frontSel_30 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_4 = _out_wifireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_5 = _out_wifireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_6 = _out_wifireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_7 = _out_wifireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_128 =
    _out_wifireMux_T_2 & out_frontSel_31 & _out_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_28 = _out_wifireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_29 = _out_wifireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_30 = _out_wifireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_31 = _out_wifireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T = out_front_valid & out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1 = _out_wofireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_55 = _out_rofireMux_T_1 & out_backSel_0 & _out_T_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_7 = _out_rofireMux_T_1 & out_backSel_1 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_56 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_57 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_58 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_59 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_60 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_61 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_62 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_63 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_64 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_65 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_66 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_67 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_68 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_69 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_70 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_71 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_72 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_73 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_74 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_103 = _out_rofireMux_T_1 & out_backSel_3 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_19 = _out_rofireMux_T_1 & out_backSel_4 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_24 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_25 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_26 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_27 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_23 = _out_rofireMux_T_1 & out_backSel_5 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_0 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_2 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_27 = _out_rofireMux_T_1 & out_backSel_6 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_83 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_84 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_85 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_86 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_87 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_88 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_89 = _out_rofireMux_T_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_98 = _out_rofireMux_T_1 & out_backSel_7 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_35 = _out_rofireMux_T_1 & out_backSel_8 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_36 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_37 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_38 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_67 =
    _out_rofireMux_T_1 & out_backSel_16 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_75 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_76 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_77 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_78 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_71 =
    _out_rofireMux_T_1 & out_backSel_17 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_47 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_48 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_49 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_50 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_75 =
    _out_rofireMux_T_1 & out_backSel_18 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_79 = _out_rofireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_80 = _out_rofireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_81 = _out_rofireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_82 = _out_rofireMux_T_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_79 =
    _out_rofireMux_T_1 & out_backSel_19 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_16 = _out_rofireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_17 = _out_rofireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_18 = _out_rofireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_19 = _out_rofireMux_T_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_83 =
    _out_rofireMux_T_1 & out_backSel_20 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_99 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_100 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_101 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_102 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_87 =
    _out_rofireMux_T_1 & out_backSel_21 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_39 = _out_rofireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_40 = _out_rofireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_41 = _out_rofireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_42 = _out_rofireMux_T_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_91 =
    _out_rofireMux_T_1 & out_backSel_22 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_43 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_44 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_45 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_46 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_95 =
    _out_rofireMux_T_1 & out_backSel_23 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_12 = _out_rofireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_13 = _out_rofireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_14 = _out_rofireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_15 = _out_rofireMux_T_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_99 =
    _out_rofireMux_T_1 & out_backSel_24 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_94 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_95 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_96 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_97 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_103 =
    _out_rofireMux_T_1 & out_backSel_25 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_8 = _out_rofireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_10 = _out_rofireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_11 = _out_rofireMux_T_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_107 =
    _out_rofireMux_T_1 & out_backSel_26 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_32 = _out_rofireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_33 = _out_rofireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_34 = _out_rofireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_35 = _out_rofireMux_T_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_111 =
    _out_rofireMux_T_1 & out_backSel_27 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_20 = _out_rofireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_21 = _out_rofireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_22 = _out_rofireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_23 = _out_rofireMux_T_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_115 =
    _out_rofireMux_T_1 & out_backSel_28 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_90 = _out_rofireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_91 = _out_rofireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_92 = _out_rofireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_93 = _out_rofireMux_T_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_119 =
    _out_rofireMux_T_1 & out_backSel_29 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_51 = _out_rofireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_52 = _out_rofireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_53 = _out_rofireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_54 = _out_rofireMux_T_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_123 =
    _out_rofireMux_T_1 & out_backSel_30 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_4 = _out_rofireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_5 = _out_rofireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_6 = _out_rofireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_127 =
    _out_rofireMux_T_1 & out_backSel_31 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_28 = _out_rofireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_29 = _out_rofireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_30 = _out_rofireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_31 = _out_rofireMux_T_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_2 = _out_wofireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_55 = _out_wofireMux_T_2 & out_backSel_0 & _out_T_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_8 = _out_wofireMux_T_2 & out_backSel_1 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_56 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_57 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_58 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_59 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_60 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_61 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_62 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_63 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_64 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_65 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_66 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_67 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_68 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_69 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_70 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_71 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_72 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_73 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_74 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_103 = _out_wofireMux_T_2 & out_backSel_3 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_20 = _out_wofireMux_T_2 & out_backSel_4 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_24 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_25 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_26 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_27 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_24 = _out_wofireMux_T_2 & out_backSel_5 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_0 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_2 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_28 = _out_wofireMux_T_2 & out_backSel_6 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_83 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_84 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_85 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_86 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_87 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_88 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_89 = _out_wofireMux_T_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_98 = _out_wofireMux_T_2 & out_backSel_7 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_36 = _out_wofireMux_T_2 & out_backSel_8 & _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_36 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_37 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_38 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_68 =
    _out_wofireMux_T_2 & out_backSel_16 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_75 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_76 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_77 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_78 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_72 =
    _out_wofireMux_T_2 & out_backSel_17 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_47 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_48 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_49 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_50 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_76 =
    _out_wofireMux_T_2 & out_backSel_18 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_79 = _out_wofireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_80 = _out_wofireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_81 = _out_wofireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_82 = _out_wofireMux_T_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_80 =
    _out_wofireMux_T_2 & out_backSel_19 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_16 = _out_wofireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_17 = _out_wofireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_18 = _out_wofireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_19 = _out_wofireMux_T_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_84 =
    _out_wofireMux_T_2 & out_backSel_20 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_99 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_100 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_101 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_102 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_88 =
    _out_wofireMux_T_2 & out_backSel_21 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_39 = _out_wofireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_40 = _out_wofireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_41 = _out_wofireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_42 = _out_wofireMux_T_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_92 =
    _out_wofireMux_T_2 & out_backSel_22 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_43 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_44 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_45 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_46 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_96 =
    _out_wofireMux_T_2 & out_backSel_23 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_12 = _out_wofireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_13 = _out_wofireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_14 = _out_wofireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_15 = _out_wofireMux_T_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_100 =
    _out_wofireMux_T_2 & out_backSel_24 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_94 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_95 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_96 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_97 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_104 =
    _out_wofireMux_T_2 & out_backSel_25 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_8 = _out_wofireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_10 = _out_wofireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_11 = _out_wofireMux_T_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_108 =
    _out_wofireMux_T_2 & out_backSel_26 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_32 = _out_wofireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_33 = _out_wofireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_34 = _out_wofireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_35 = _out_wofireMux_T_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_112 =
    _out_wofireMux_T_2 & out_backSel_27 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_20 = _out_wofireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_21 = _out_wofireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_22 = _out_wofireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_23 = _out_wofireMux_T_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_116 =
    _out_wofireMux_T_2 & out_backSel_28 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_90 = _out_wofireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_91 = _out_wofireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_92 = _out_wofireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_93 = _out_wofireMux_T_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_120 =
    _out_wofireMux_T_2 & out_backSel_29 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_51 = _out_wofireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_52 = _out_wofireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_53 = _out_wofireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_54 = _out_wofireMux_T_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_124 =
    _out_wofireMux_T_2 & out_backSel_30 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_4 = _out_wofireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_5 = _out_wofireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_128 =
    _out_wofireMux_T_2 & out_backSel_31 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_28 = _out_wofireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_29 = _out_wofireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_30 = _out_wofireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_31 = _out_wofireMux_T_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        _GEN_11 =
    {{_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {_out_T_45},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {_out_T_47},
     {_out_T_47},
     {_out_T_47},
     {_out_T_45},
     {_out_T_45},
     {_out_T_47},
     {1'h1},
     {_out_T_47},
     {_out_T_29}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  wire [31:0][31:0]  _GEN_12 =
    {{out_prepend_23},
     {out_prepend_5},
     {out_prepend_40},
     {out_prepend_73},
     {out_prepend_17},
     {out_prepend_26},
     {out_prepend_8},
     {out_prepend_76},
     {out_prepend_11},
     {out_prepend_34},
     {out_prepend_31},
     {out_prepend_79},
     {out_prepend_14},
     {out_prepend_64},
     {out_prepend_37},
     {out_prepend_61},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {out_prepend_28},
     {{COMMANDReg_cmdtype, COMMANDReg_control}},
     {{3'h0, out_prepend_70}},
     {out_prepend_2},
     {out_prepend_20},
     {HALTSUM1RdData_haltsum1},
     {32'h0},
     {{9'h0, out_prepend_58}},
     {HALTSUM0RdData_haltsum0}};	// src/main/scala/devices/debug/Debug.scala:1163:48, :1166:55, :1270:25, :1428:40, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:{10,48}
  assign out_bits_data = _GEN_11[out_oindex] ? _GEN_12[out_oindex] : 32'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign dmiNodeIn_d_bits_size = dmiNodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign dmiNodeIn_d_bits_source = dmiNodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign dmiNodeIn_d_bits_opcode = {2'h0, out_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  reg                goReg;	// src/main/scala/devices/debug/Debug.scala:1487:27
  wire               flags_0_go = goReg;	// src/main/scala/devices/debug/Debug.scala:1487:27, :1510:25
  wire [15:0]        accessRegisterCommandWr_regno = COMMANDWrData_control[15:0];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire               accessRegisterCommandWr_write = COMMANDWrData_control[16];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire               accessRegisterCommandWr_transfer = COMMANDWrData_control[17];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire               accessRegisterCommandWr_postexec = COMMANDWrData_control[18];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire               accessRegisterCommandWr_reserved1 = COMMANDWrData_control[19];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire [2:0]         accessRegisterCommandWr_size = COMMANDWrData_control[22:20];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire               accessRegisterCommandWr_reserved0 = COMMANDWrData_control[23];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire [15:0]        accessRegisterCommandReg_regno = COMMANDReg_control[15:0];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire               accessRegisterCommandReg_write = COMMANDReg_control[16];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire               accessRegisterCommandReg_transfer = COMMANDReg_control[17];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire               accessRegisterCommandReg_postexec = COMMANDReg_control[18];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire               accessRegisterCommandReg_reserved1 = COMMANDReg_control[19];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire [2:0]         accessRegisterCommandReg_size = COMMANDReg_control[22:20];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire               accessRegisterCommandReg_reserved0 = COMMANDReg_control[23];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire [2:0]         abstractGeneratedMem_0_inst_funct3 = accessRegisterCommandReg_size;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1582:22
  wire [2:0]         abstractGeneratedMem_0_inst_1_funct3 = accessRegisterCommandReg_size;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1594:22
  reg  [31:0]        abstractGeneratedMem_0;	// src/main/scala/devices/debug/Debug.scala:1579:35
  reg  [31:0]        abstractGeneratedMem_1;	// src/main/scala/devices/debug/Debug.scala:1579:35
  wire [4:0]         abstractGeneratedMem_0_inst_rd = accessRegisterCommandReg_regno[4:0];	// src/main/scala/devices/debug/Debug.scala:1526:44, :1582:22, :1586:54
  wire [4:0]         abstractGeneratedMem_0_inst_1_rs2 =
    accessRegisterCommandReg_regno[4:0];	// src/main/scala/devices/debug/Debug.scala:1526:44, :1586:54, :1594:22
  wire [11:0]        abstractGeneratedMem_0_lo = {abstractGeneratedMem_0_inst_rd, 7'h3};	// src/main/scala/devices/debug/Debug.scala:1582:22, :1590:12
  wire [19:0]        abstractGeneratedMem_0_hi =
    {17'h7000, abstractGeneratedMem_0_inst_funct3};	// src/main/scala/devices/debug/Debug.scala:1582:22, :1590:12
  wire [7:0]         abstractGeneratedMem_0_lo_hi =
    {abstractGeneratedMem_0_inst_1_funct3, 5'h0};	// src/main/scala/devices/debug/Debug.scala:1594:22, :1603:12
  wire [14:0]        abstractGeneratedMem_0_lo_1 = {abstractGeneratedMem_0_lo_hi, 7'h23};	// src/main/scala/devices/debug/Debug.scala:1603:12
  wire [11:0]        abstractGeneratedMem_0_hi_hi_1 =
    {7'h1C, abstractGeneratedMem_0_inst_1_rs2};	// src/main/scala/devices/debug/Debug.scala:1594:22, :1603:12
  wire [16:0]        abstractGeneratedMem_0_hi_1 = {abstractGeneratedMem_0_hi_hi_1, 5'h0};	// src/main/scala/devices/debug/Debug.scala:1603:12
  wire [6:0]         _GEN_13 = {6'h0, flags_0_resume};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60
  wire [6:0]         hi_1;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_2;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_2 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_3;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_3 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_4;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_4 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_5;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_5 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_6;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_6 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_7;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_7 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_8;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_8 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_9;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_9 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_10;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_10 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_11;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_11 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_12;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_12 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_13 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_14;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_14 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_15;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_15 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_16;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_16 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_17;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_17 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_18;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_18 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_19;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_19 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_20;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_20 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_21;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_21 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_22;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_22 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_23;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_23 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_24;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_24 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_25;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_25 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_26;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_26 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_27;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_27 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_28;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_28 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_29;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_29 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_30;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_30 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_31;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_31 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_32;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_32 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_33;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_33 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_34;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_34 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_35;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_35 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_36;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_36 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_37;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_37 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_38;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_38 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_39;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_39 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_40;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_40 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_41;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_41 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_42;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_42 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_43;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_43 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_44;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_44 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_45;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_45 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_46;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_46 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_47;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_47 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_48;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_48 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_49;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_49 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_50;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_50 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_51;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_51 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_52;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_52 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_53;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_53 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_54;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_54 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_55;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_55 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_56;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_56 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_57;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_57 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_58;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_58 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_59;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_59 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_60;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_60 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_61;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_61 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_62;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_62 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_63;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_63 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_64;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_64 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_65;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_65 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_66;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_66 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_67;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_67 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_68;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_68 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_69;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_69 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_70;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_70 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_71;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_71 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_72;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_72 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_73;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_73 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_74;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_74 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_75;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_75 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_76;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_76 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_77;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_77 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_78;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_78 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_79;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_79 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_80;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_80 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_81;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_81 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_82;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_82 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_83;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_83 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_84;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_84 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_85;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_85 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_86;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_86 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_87;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_87 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_88;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_88 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_89;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_89 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_90;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_90 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_91;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_91 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_92;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_92 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_93;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_93 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_94;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_94 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_95;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_95 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_96;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_96 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_97;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_97 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_98;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_98 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_99;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_99 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_100;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_100 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_101;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_101 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_102;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_102 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_103;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_103 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_104;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_104 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_105;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_105 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_106;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_106 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_107;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_107 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_108;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_108 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_109;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_109 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_110;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_110 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_111;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_111 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_112;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_112 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_113;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_113 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_114;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_114 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_115;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_115 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_116;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_116 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_117;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_117 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_118;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_118 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_119;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_119 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_120;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_120 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_121;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_121 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_122;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_122 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_123;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_123 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_124;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_124 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_125;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_125 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_126;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_126 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_127;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_127 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_128;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_128 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_129;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_129 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_130;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_130 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_131;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_131 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_132;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_132 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_133;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_133 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_134;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_134 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_135;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_135 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_136;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_136 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_137;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_137 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_138;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_138 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_139;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_139 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_140;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_140 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_141;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_141 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_142;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_142 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_143;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_143 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_144;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_144 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_145;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_145 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_146;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_146 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_147;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_147 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_148;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_148 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_149;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_149 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_150;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_150 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_151;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_151 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_152;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_152 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_153;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_153 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_154;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_154 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_155;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_155 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_156;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_156 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_157;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_157 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_158;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_158 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_159;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_159 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_160;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_160 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_161;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_161 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_162;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_162 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_163;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_163 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_164;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_164 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_165;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_165 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_166;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_166 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_167;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_167 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_168;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_168 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_169;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_169 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_170;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_170 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_171;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_171 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_172;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_172 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_173;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_173 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_174;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_174 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_175;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_175 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_176;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_176 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_177;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_177 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_178;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_178 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_179;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_179 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_180;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_180 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_181;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_181 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_182;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_182 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_183;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_183 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_184;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_184 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_185;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_185 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_186;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_186 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_187;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_187 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_188;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_188 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_189;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_189 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_190;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_190 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_191;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_191 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_192;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_192 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_193;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_193 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_194;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_194 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_195;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_195 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_196;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_196 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_197;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_197 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_198;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_198 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_199;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_199 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_200;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_200 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_201;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_201 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_202;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_202 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_203;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_203 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_204;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_204 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_205;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_205 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_206;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_206 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_207;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_207 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_208;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_208 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_209;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_209 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_210;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_210 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_211;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_211 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_212;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_212 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_213;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_213 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_214;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_214 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_215;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_215 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_216;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_216 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_217;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_217 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_218;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_218 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_219;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_219 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_220;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_220 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_221;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_221 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_222;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_222 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_223;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_223 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_224;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_224 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_225;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_225 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_226;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_226 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_227;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_227 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_228;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_228 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_229;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_229 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_230;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_230 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_231;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_231 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_232;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_232 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_233;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_233 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_234;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_234 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_235;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_235 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_236;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_236 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_237;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_237 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_238;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_238 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_239;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_239 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_240;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_240 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_241;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_241 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_242;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_242 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_243;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_243 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_244;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_244 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_245;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_245 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_246;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_246 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_247;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_247 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_248;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_248 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_249;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_249 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_250;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_250 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_251;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_251 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_252;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_252 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_253;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_253 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_254;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_254 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_255;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_255 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_256;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_256 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_257;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_257 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_258;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_258 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_259;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_259 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_260;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_260 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_261;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_261 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_262;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_262 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_263;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_263 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_264;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_264 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_265;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_265 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_266;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_266 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_267;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_267 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_268;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_268 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_269;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_269 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_270;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_270 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_271;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_271 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_272;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_272 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_273;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_273 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_274;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_274 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_275;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_275 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_276;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_276 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_277;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_277 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_278;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_278 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_279;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_279 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_280;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_280 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_281;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_281 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_282;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_282 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_283;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_283 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_284;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_284 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_285;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_285 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_286;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_286 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_287;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_287 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_288;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_288 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_289;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_289 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_290;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_290 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_291;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_291 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_292;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_292 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_293;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_293 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_294;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_294 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_295;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_295 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_296;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_296 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_297;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_297 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_298;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_298 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_299;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_299 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_300;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_300 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_301;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_301 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_302;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_302 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_303;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_303 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_304;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_304 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_305;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_305 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_306;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_306 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_307;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_307 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_308;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_308 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_309;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_309 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_310;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_310 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_311;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_311 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_312;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_312 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_313;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_313 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_314;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_314 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_315;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_315 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_316;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_316 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_317;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_317 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_318;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_318 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_319;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_319 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_320;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_320 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_321;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_321 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_322;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_322 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_323;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_323 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_324;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_324 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_325;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_325 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_326;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_326 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_327;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_327 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_328;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_328 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_329;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_329 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_330;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_330 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_331;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_331 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_332;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_332 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_333;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_333 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_334;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_334 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_335;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_335 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_336;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_336 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_337;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_337 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_338;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_338 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_339;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_339 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_340;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_340 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_341;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_341 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_342;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_342 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_343;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_343 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_344;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_344 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_345;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_345 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_346;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_346 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_347;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_347 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_348;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_348 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_349;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_349 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_350;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_350 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_351;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_351 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_352;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_352 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_353;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_353 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_354;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_354 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_355;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_355 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_356;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_356 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_357;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_357 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_358;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_358 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_359;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_359 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_360;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_360 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_361;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_361 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_362;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_362 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_363;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_363 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_364;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_364 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_365;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_365 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_366;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_366 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_367;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_367 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_368;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_368 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_369;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_369 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_370;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_370 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_371;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_371 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_372;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_372 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_373;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_373 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_374;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_374 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_375;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_375 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_376;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_376 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_377;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_377 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_378;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_378 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_379;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_379 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_380;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_380 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_381;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_381 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_382;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_382 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_383;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_383 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_384;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_384 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_385;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_385 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_386;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_386 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_387;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_387 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_388;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_388 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_389;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_389 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_390;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_390 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_391;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_391 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_392;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_392 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_393;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_393 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_394;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_394 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_395;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_395 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_396;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_396 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_397;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_397 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_398;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_398 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_399;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_399 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_400;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_400 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_401;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_401 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_402;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_402 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_403;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_403 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_404;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_404 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_405;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_405 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_406;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_406 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_407;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_407 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_408;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_408 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_409;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_409 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_410;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_410 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_411;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_411 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_412;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_412 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_413;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_413 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_414;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_414 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_415;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_415 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_416;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_416 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_417;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_417 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_418;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_418 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_419;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_419 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_420;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_420 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_421;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_421 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_422;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_422 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_423;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_423 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_424;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_424 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_425;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_425 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_426;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_426 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_427;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_427 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_428;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_428 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_429;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_429 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_430;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_430 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_431;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_431 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_432;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_432 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_433;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_433 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_434;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_434 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_435;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_435 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_436;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_436 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_437;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_437 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_438;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_438 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_439;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_439 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_440;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_440 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_441;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_441 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_442;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_442 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_443;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_443 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_444;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_444 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_445;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_445 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_446;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_446 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_447;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_447 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_448;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_448 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_449;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_449 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_450;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_450 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_451;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_451 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_452;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_452 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_453;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_453 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_454;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_454 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_455;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_455 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_456;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_456 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_457;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_457 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_458;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_458 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_459;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_459 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_460;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_460 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_461;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_461 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_462;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_462 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_463;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_463 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_464;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_464 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_465;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_465 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_466;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_466 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_467;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_467 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_468;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_468 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_469;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_469 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_470;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_470 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_471;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_471 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_472;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_472 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_473;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_473 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_474;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_474 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_475;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_475 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_476;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_476 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_477;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_477 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_478;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_478 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_479;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_479 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_480;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_480 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_481;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_481 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_482;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_482 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_483;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_483 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_484;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_484 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_485;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_485 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_486;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_486 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_487;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_487 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_488;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_488 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_489;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_489 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_490;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_490 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_491;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_491 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_492;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_492 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_493;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_493 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_494;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_494 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_495;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_495 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_496;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_496 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_497;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_497 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_498;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_498 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_499;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_499 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_500;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_500 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_501;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_501 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_502;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_502 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_503;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_503 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_504;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_504 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_505;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_505 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_506;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_506 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_507;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_507 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_508;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_508 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_509;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_509 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_510;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_510 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_511;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_511 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_512;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_512 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_513;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_513 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_514;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_514 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_515;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_515 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_516;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_516 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_517;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_517 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_518;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_518 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_519;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_519 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_520;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_520 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_521;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_521 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_522;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_522 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_523;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_523 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_524;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_524 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_525;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_525 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_526;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_526 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_527;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_527 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_528;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_528 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_529;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_529 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_530;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_530 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_531;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_531 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_532;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_532 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_533;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_533 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_534;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_534 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_535;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_535 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_536;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_536 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_537;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_537 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_538;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_538 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_539;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_539 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_540;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_540 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_541;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_541 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_542;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_542 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_543;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_543 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_544;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_544 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_545;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_545 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_546;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_546 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_547;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_547 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_548;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_548 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_549;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_549 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_550;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_550 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_551;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_551 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_552;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_552 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_553;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_553 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_554;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_554 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_555;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_555 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_556;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_556 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_557;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_557 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_558;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_558 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_559;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_559 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_560;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_560 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_561;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_561 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_562;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_562 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_563;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_563 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_564;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_564 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_565;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_565 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_566;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_566 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_567;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_567 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_568;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_568 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_569;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_569 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_570;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_570 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_571;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_571 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_572;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_572 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_573;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_573 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_574;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_574 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_575;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_575 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_576;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_576 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_577;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_577 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_578;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_578 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_579;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_579 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_580;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_580 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_581;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_581 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_582;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_582 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_583;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_583 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_584;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_584 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_585;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_585 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_586;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_586 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_587;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_587 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_588;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_588 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_589;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_589 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_590;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_590 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_591;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_591 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_592;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_592 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_593;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_593 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_594;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_594 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_595;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_595 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_596;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_596 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_597;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_597 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_598;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_598 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_599;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_599 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_600;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_600 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_601;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_601 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_602;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_602 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_603;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_603 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_604;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_604 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_605;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_605 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_606;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_606 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_607;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_607 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_608;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_608 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_609;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_609 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_610;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_610 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_611;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_611 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_612;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_612 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_613;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_613 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_614;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_614 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_615;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_615 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_616;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_616 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_617;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_617 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_618;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_618 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_619;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_619 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_620;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_620 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_621;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_621 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_622;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_622 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_623;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_623 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_624;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_624 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_625;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_625 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_626;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_626 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_627;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_627 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_628;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_628 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_629;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_629 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_630;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_630 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_631;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_631 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_632;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_632 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_633;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_633 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_634;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_634 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_635;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_635 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_636;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_636 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_637;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_637 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_638;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_638 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_639;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_639 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_640;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_640 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_641;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_641 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_642;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_642 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_643;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_643 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_644;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_644 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_645;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_645 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_646;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_646 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_647;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_647 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_648;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_648 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_649;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_649 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_650;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_650 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_651;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_651 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_652;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_652 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_653;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_653 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_654;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_654 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_655;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_655 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_656;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_656 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_657;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_657 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_658;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_658 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_659;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_659 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_660;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_660 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_661;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_661 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_662;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_662 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_663;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_663 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_664;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_664 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_665;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_665 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_666;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_666 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_667;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_667 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_668;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_668 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_669;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_669 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_670;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_670 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_671;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_671 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_672;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_672 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_673;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_673 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_674;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_674 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_675;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_675 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_676;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_676 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_677;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_677 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_678;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_678 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_679;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_679 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_680;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_680 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_681;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_681 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_682;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_682 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_683;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_683 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_684;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_684 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_685;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_685 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_686;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_686 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_687;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_687 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_688;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_688 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_689;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_689 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_690;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_690 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_691;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_691 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_692;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_692 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_693;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_693 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_694;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_694 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_695;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_695 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_696;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_696 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_697;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_697 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_698;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_698 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_699;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_699 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_700;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_700 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_701;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_701 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_702;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_702 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_703;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_703 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_704;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_704 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_705;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_705 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_706;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_706 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_707;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_707 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_708;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_708 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_709;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_709 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_710;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_710 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_711;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_711 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_712;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_712 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_713;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_713 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_714;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_714 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_715;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_715 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_716;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_716 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_717;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_717 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_718;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_718 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_719;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_719 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_720;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_720 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_721;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_721 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_722;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_722 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_723;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_723 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_724;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_724 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_725;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_725 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_726;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_726 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_727;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_727 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_728;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_728 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_729;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_729 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_730;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_730 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_731;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_731 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_732;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_732 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_733;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_733 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_734;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_734 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_735;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_735 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_736;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_736 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_737;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_737 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_738;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_738 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_739;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_739 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_740;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_740 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_741;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_741 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_742;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_742 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_743;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_743 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_744;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_744 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_745;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_745 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_746;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_746 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_747;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_747 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_748;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_748 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_749;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_749 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_750;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_750 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_751;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_751 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_752;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_752 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_753;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_753 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_754;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_754 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_755;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_755 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_756;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_756 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_757;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_757 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_758;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_758 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_759;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_759 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_760;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_760 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_761;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_761 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_762;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_762 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_763;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_763 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_764;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_764 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_765;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_765 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_766;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_766 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_767;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_767 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_768;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_768 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_769;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_769 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_770;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_770 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_771;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_771 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_772;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_772 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_773;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_773 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_774;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_774 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_775;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_775 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_776;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_776 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_777;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_777 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_778;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_778 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_779;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_779 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_780;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_780 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_781;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_781 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_782;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_782 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_783;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_783 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_784;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_784 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_785;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_785 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_786;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_786 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_787;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_787 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_788;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_788 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_789;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_789 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_790;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_790 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_791;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_791 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_792;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_792 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_793;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_793 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_794;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_794 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_795;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_795 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_796;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_796 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_797;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_797 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_798;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_798 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_799;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_799 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_800;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_800 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_801;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_801 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_802;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_802 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_803;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_803 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_804;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_804 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_805;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_805 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_806;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_806 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_807;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_807 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_808;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_808 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_809;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_809 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_810;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_810 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_811;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_811 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_812;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_812 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_813;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_813 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_814;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_814 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_815;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_815 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_816;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_816 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_817;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_817 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_818;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_818 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_819;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_819 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_820;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_820 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_821;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_821 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_822;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_822 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_823;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_823 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_824;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_824 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_825;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_825 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_826;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_826 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_827;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_827 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_828;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_828 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_829;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_829 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_830;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_830 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_831;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_831 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_832;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_832 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_833;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_833 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_834;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_834 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_835;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_835 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_836;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_836 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_837;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_837 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_838;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_838 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_839;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_839 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_840;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_840 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_841;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_841 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_842;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_842 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_843;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_843 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_844;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_844 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_845;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_845 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_846;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_846 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_847;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_847 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_848;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_848 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_849;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_849 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_850;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_850 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_851;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_851 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_852;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_852 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_853;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_853 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_854;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_854 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_855;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_855 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_856;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_856 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_857;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_857 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_858;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_858 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_859;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_859 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_860;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_860 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_861;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_861 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_862;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_862 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_863;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_863 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_864;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_864 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_865;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_865 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_866;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_866 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_867;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_867 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_868;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_868 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_869;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_869 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_870;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_870 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_871;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_871 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_872;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_872 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_873;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_873 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_874;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_874 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_875;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_875 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_876;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_876 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_877;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_877 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_878;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_878 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_879;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_879 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_880;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_880 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_881;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_881 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_882;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_882 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_883;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_883 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_884;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_884 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_885;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_885 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_886;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_886 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_887;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_887 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_888;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_888 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_889;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_889 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_890;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_890 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_891;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_891 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_892;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_892 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_893;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_893 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_894;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_894 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_895;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_895 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_896;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_896 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_897;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_897 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_898;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_898 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_899;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_899 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_900;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_900 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_901;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_901 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_902;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_902 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_903;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_903 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_904;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_904 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_905;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_905 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_906;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_906 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_907;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_907 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_908;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_908 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_909;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_909 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_910;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_910 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_911;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_911 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_912;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_912 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_913;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_913 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_914;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_914 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_915;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_915 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_916;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_916 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_917;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_917 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_918;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_918 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_919;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_919 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_920;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_920 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_921;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_921 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_922;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_922 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_923;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_923 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_924;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_924 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_925;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_925 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_926;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_926 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_927;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_927 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_928;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_928 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_929;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_929 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_930;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_930 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_931;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_931 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_932;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_932 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_933;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_933 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_934;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_934 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_935;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_935 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_936;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_936 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_937;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_937 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_938;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_938 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_939;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_939 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_940;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_940 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_941;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_941 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_942;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_942 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_943;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_943 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_944;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_944 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_945;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_945 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_946;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_946 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_947;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_947 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_948;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_948 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_949;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_949 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_950;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_950 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_951;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_951 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_952;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_952 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_953;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_953 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_954;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_954 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_955;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_955 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_956;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_956 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_957;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_957 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_958;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_958 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_959;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_959 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_960;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_960 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_961;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_961 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_962;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_962 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_963;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_963 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_964;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_964 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_965;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_965 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_966;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_966 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_967;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_967 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_968;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_968 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_969;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_969 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_970;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_970 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_971;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_971 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_972;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_972 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_973;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_973 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_974;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_974 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_975;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_975 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_976;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_976 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_977;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_977 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_978;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_978 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_979;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_979 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_980;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_980 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_981;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_981 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_982;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_982 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_983;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_983 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_984;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_984 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_985;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_985 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_986;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_986 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_987;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_987 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_988;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_988 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_989;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_989 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_990;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_990 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_991;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_991 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_992;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_992 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_993;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_993 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_994;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_994 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_995;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_995 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_996;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_996 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_997;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_997 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_998;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_998 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_999;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_999 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1000;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1000 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1001;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1001 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1002;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1002 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1003;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1003 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1004;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1004 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1005;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1005 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1006;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1006 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1007;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1007 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1008;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1008 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1009;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1009 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1010;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1010 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1011;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1011 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1012;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1012 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1013;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1013 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1014;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1014 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1015;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1015 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1016;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1016 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1017;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1017 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1018;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1018 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1019;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1019 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1020;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1020 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1021;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1021 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1022;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1022 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1023;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1023 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire [6:0]         hi_1024;	// src/main/scala/devices/debug/Debug.scala:1695:60
  assign hi_1024 = _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1695:60
  wire               out_front_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_a_ready = in_1_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire               out_front_1_valid = in_1_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire               out_front_1_bits_read = in_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]         out_front_1_bits_index = in_1_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [63:0]        out_front_1_bits_data = in_1_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [7:0]         out_front_1_bits_mask = in_1_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]         out_front_1_bits_extra_tlrr_extra_source =
    in_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]         out_front_1_bits_extra_tlrr_extra_size =
    in_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_1_bits_read = tlNodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_1_bits_index = tlNodeIn_a_bits_address[11:3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18
  assign out_front_1_ready = out_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_valid = out_1_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_bits_data = out_1_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_bits_d_source = out_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_bits_d_size = out_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_1_ready = out_front_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign out_1_valid = out_front_1_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_1_bits_read = out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_1_bits_extra_tlrr_extra_source = out_front_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_1_bits_extra_tlrr_extra_size = out_front_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         _GEN_14 = out_front_1_bits_index & 9'h100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         out_findex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_findex_1 = _GEN_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]         out_bindex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bindex_1 = _GEN_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_1438 = out_findex_1 == 9'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_1439 = out_bindex_1 == 9'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_1406 = out_findex_1 == 9'h100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_T_1407 = out_bindex_1 == 9'h100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_frontMask_lo_lo =
    {{8{out_front_1_bits_mask[1]}}, {8{out_front_1_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_frontMask_lo_hi =
    {{8{out_front_1_bits_mask[3]}}, {8{out_front_1_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_frontMask_lo_1 = {out_frontMask_lo_hi, out_frontMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_frontMask_hi_lo =
    {{8{out_front_1_bits_mask[5]}}, {8{out_front_1_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_frontMask_hi_hi =
    {{8{out_front_1_bits_mask[7]}}, {8{out_front_1_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_frontMask_hi_1 = {out_frontMask_hi_hi, out_frontMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_frontMask_1 = {out_frontMask_hi_1, out_frontMask_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_backMask_lo_lo =
    {{8{out_front_1_bits_mask[1]}}, {8{out_front_1_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_backMask_lo_hi =
    {{8{out_front_1_bits_mask[3]}}, {8{out_front_1_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_backMask_lo_1 = {out_backMask_lo_hi, out_backMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_backMask_hi_lo =
    {{8{out_front_1_bits_mask[5]}}, {8{out_front_1_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_backMask_hi_hi =
    {{8{out_front_1_bits_mask[7]}}, {8{out_front_1_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_backMask_hi_1 = {out_backMask_hi_hi, out_backMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_backMask_1 = {out_backMask_hi_1, out_backMask_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_104 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_104 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_104 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_104 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_104 = out_rivalid_1_0 & out_rimask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_104 = out_roready_1_0 & out_romask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_104 = out_wivalid_1_0 & out_wimask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_104 = out_woready_1_0 & out_womask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_105 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_105 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_105 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_105 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_105 = out_rivalid_1_1 & out_rimask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_105 = out_roready_1_1 & out_romask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_105 = out_wivalid_1_1 & out_wimask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_105 = out_woready_1_1 & out_womask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_80 = {hi_82, flags_0_go, hi_81, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_106 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_106 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_106 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_106 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_106 = out_rivalid_1_2 & out_rimask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_106 = out_roready_1_2 & out_romask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_106 = out_wivalid_1_2 & out_wimask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_106 = out_woready_1_2 & out_womask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_81 = {hi_83, flags_0_go, out_prepend_80};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_107 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_107 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_107 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_107 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_107 = out_rivalid_1_3 & out_rimask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_107 = out_roready_1_3 & out_romask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_107 = out_wivalid_1_3 & out_wimask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_107 = out_woready_1_3 & out_womask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_82 = {hi_84, flags_0_go, out_prepend_81};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_108 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_108 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_108 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_108 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_108 = out_rivalid_1_4 & out_rimask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_108 = out_roready_1_4 & out_romask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_108 = out_wivalid_1_4 & out_wimask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_108 = out_woready_1_4 & out_womask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_83 = {hi_85, flags_0_go, out_prepend_82};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_109 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_109 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_109 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_109 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_109 = out_rivalid_1_5 & out_rimask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_109 = out_roready_1_5 & out_romask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_109 = out_wivalid_1_5 & out_wimask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_109 = out_woready_1_5 & out_womask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_84 = {hi_86, flags_0_go, out_prepend_83};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_110 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_110 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_110 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_110 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_110 = out_rivalid_1_6 & out_rimask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_110 = out_roready_1_6 & out_romask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_110 = out_wivalid_1_6 & out_wimask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_110 = out_woready_1_6 & out_womask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_85 = {hi_87, flags_0_go, out_prepend_84};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_111 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_111 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_111 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_111 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_111 = out_rivalid_1_7 & out_rimask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_111 = out_roready_1_7 & out_romask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_111 = out_wivalid_1_7 & out_wimask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_111 = out_woready_1_7 & out_womask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_86 = {hi_88, flags_0_go, out_prepend_85};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_112 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_112 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_112 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_112 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_112 = out_rivalid_1_8 & out_rimask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_112 = out_roready_1_8 & out_romask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_112 = out_wivalid_1_8 & out_wimask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_112 = out_woready_1_8 & out_womask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_113 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_113 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_113 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_113 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_113 = out_rivalid_1_9 & out_rimask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_113 = out_roready_1_9 & out_romask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_113 = out_wivalid_1_9 & out_wimask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_113 = out_woready_1_9 & out_womask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_87 = {hi_970, flags_0_go, hi_969, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_114 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_114 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_114 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_114 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_114 = out_rivalid_1_10 & out_rimask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_114 = out_roready_1_10 & out_romask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_114 = out_wivalid_1_10 & out_wimask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_114 = out_woready_1_10 & out_womask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_88 = {hi_971, flags_0_go, out_prepend_87};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_115 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_115 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_115 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_115 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_115 = out_rivalid_1_11 & out_rimask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_115 = out_roready_1_11 & out_romask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_115 = out_wivalid_1_11 & out_wimask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_115 = out_woready_1_11 & out_womask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_89 = {hi_972, flags_0_go, out_prepend_88};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_116 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_116 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_116 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_116 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_116 = out_rivalid_1_12 & out_rimask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_116 = out_roready_1_12 & out_romask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_116 = out_wivalid_1_12 & out_wimask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_116 = out_woready_1_12 & out_womask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_90 = {hi_973, flags_0_go, out_prepend_89};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_117 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_117 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_117 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_117 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_117 = out_rivalid_1_13 & out_rimask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_117 = out_roready_1_13 & out_romask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_117 = out_wivalid_1_13 & out_wimask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_117 = out_woready_1_13 & out_womask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_91 = {hi_974, flags_0_go, out_prepend_90};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_118 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_118 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_118 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_118 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_118 = out_rivalid_1_14 & out_rimask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_118 = out_roready_1_14 & out_romask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_118 = out_wivalid_1_14 & out_wimask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_118 = out_woready_1_14 & out_womask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_92 = {hi_975, flags_0_go, out_prepend_91};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_119 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_119 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_119 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_119 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_119 = out_rivalid_1_15 & out_rimask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_119 = out_roready_1_15 & out_romask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_119 = out_wivalid_1_15 & out_wimask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_119 = out_woready_1_15 & out_womask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_93 = {hi_976, flags_0_go, out_prepend_92};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_120 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_120 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_120 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_120 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_120 = out_rivalid_1_16 & out_rimask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_120 = out_roready_1_16 & out_romask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_120 = out_wivalid_1_16 & out_wimask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_120 = out_woready_1_16 & out_womask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_121 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_121 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_121 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_121 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_121 = out_rivalid_1_17 & out_rimask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_121 = out_roready_1_17 & out_romask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_121 = out_wivalid_1_17 & out_wimask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_121 = out_woready_1_17 & out_womask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_94 = {hi_850, flags_0_go, hi_849, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_122 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_122 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_122 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_122 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_122 = out_rivalid_1_18 & out_rimask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_122 = out_roready_1_18 & out_romask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_122 = out_wivalid_1_18 & out_wimask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_122 = out_woready_1_18 & out_womask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_95 = {hi_851, flags_0_go, out_prepend_94};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_123 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_123 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_123 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_123 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_123 = out_rivalid_1_19 & out_rimask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_123 = out_roready_1_19 & out_romask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_123 = out_wivalid_1_19 & out_wimask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_123 = out_woready_1_19 & out_womask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_96 = {hi_852, flags_0_go, out_prepend_95};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_124 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_124 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_124 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_124 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_124 = out_rivalid_1_20 & out_rimask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_124 = out_roready_1_20 & out_romask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_124 = out_wivalid_1_20 & out_wimask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_124 = out_woready_1_20 & out_womask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_97 = {hi_853, flags_0_go, out_prepend_96};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_125 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_125 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_125 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_125 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_125 = out_rivalid_1_21 & out_rimask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_125 = out_roready_1_21 & out_romask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_125 = out_wivalid_1_21 & out_wimask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_125 = out_woready_1_21 & out_womask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_98 = {hi_854, flags_0_go, out_prepend_97};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_126 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_126 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_126 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_126 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_126 = out_rivalid_1_22 & out_rimask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_126 = out_roready_1_22 & out_romask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_126 = out_wivalid_1_22 & out_wimask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_126 = out_woready_1_22 & out_womask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_99 = {hi_855, flags_0_go, out_prepend_98};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_127 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_127 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_127 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_127 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_127 = out_rivalid_1_23 & out_rimask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_127 = out_roready_1_23 & out_romask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_127 = out_wivalid_1_23 & out_wimask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_127 = out_woready_1_23 & out_womask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_100 = {hi_856, flags_0_go, out_prepend_99};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_128 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_128 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_128 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_128 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_128 = out_rivalid_1_24 & out_rimask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_128 = out_roready_1_24 & out_romask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_128 = out_wivalid_1_24 & out_wimask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_128 = out_woready_1_24 & out_womask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_129 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_129 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_129 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_129 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_129 = out_rivalid_1_25 & out_rimask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_129 = out_roready_1_25 & out_romask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_129 = out_wivalid_1_25 & out_wimask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_129 = out_woready_1_25 & out_womask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_101 = {hi_338, flags_0_go, hi_337, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_130 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_130 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_130 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_130 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_130 = out_rivalid_1_26 & out_rimask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_130 = out_roready_1_26 & out_romask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_130 = out_wivalid_1_26 & out_wimask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_130 = out_woready_1_26 & out_womask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_102 = {hi_339, flags_0_go, out_prepend_101};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_131 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_131 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_131 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_131 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_131 = out_rivalid_1_27 & out_rimask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_131 = out_roready_1_27 & out_romask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_131 = out_wivalid_1_27 & out_wimask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_131 = out_woready_1_27 & out_womask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_103 = {hi_340, flags_0_go, out_prepend_102};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_132 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_132 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_132 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_132 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_132 = out_rivalid_1_28 & out_rimask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_132 = out_roready_1_28 & out_romask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_132 = out_wivalid_1_28 & out_wimask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_132 = out_woready_1_28 & out_womask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_104 = {hi_341, flags_0_go, out_prepend_103};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_133 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_133 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_133 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_133 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_133 = out_rivalid_1_29 & out_rimask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_133 = out_roready_1_29 & out_romask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_133 = out_wivalid_1_29 & out_wimask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_133 = out_woready_1_29 & out_womask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_105 = {hi_342, flags_0_go, out_prepend_104};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_134 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_134 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_134 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_134 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_134 = out_rivalid_1_30 & out_rimask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_134 = out_roready_1_30 & out_romask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_134 = out_wivalid_1_30 & out_wimask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_134 = out_woready_1_30 & out_womask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_106 = {hi_343, flags_0_go, out_prepend_105};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_135 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_135 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_135 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_135 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_135 = out_rivalid_1_31 & out_rimask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_135 = out_roready_1_31 & out_romask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_135 = out_wivalid_1_31 & out_wimask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_135 = out_woready_1_31 & out_womask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_107 = {hi_344, flags_0_go, out_prepend_106};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_136 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_136 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_136 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_136 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_136 = out_rivalid_1_32 & out_rimask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_136 = out_roready_1_32 & out_romask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_136 = out_wivalid_1_32 & out_wimask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_136 = out_woready_1_32 & out_womask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_137 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_137 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_137 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_137 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_137 = out_rivalid_1_33 & out_rimask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_137 = out_roready_1_33 & out_romask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_137 = out_wivalid_1_33 & out_wimask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_137 = out_woready_1_33 & out_womask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_108 = {hi_714, flags_0_go, hi_713, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_138 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_138 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_138 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_138 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_138 = out_rivalid_1_34 & out_rimask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_138 = out_roready_1_34 & out_romask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_138 = out_wivalid_1_34 & out_wimask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_138 = out_woready_1_34 & out_womask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_109 = {hi_715, flags_0_go, out_prepend_108};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_139 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_139 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_139 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_139 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_139 = out_rivalid_1_35 & out_rimask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_139 = out_roready_1_35 & out_romask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_139 = out_wivalid_1_35 & out_wimask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_139 = out_woready_1_35 & out_womask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_110 = {hi_716, flags_0_go, out_prepend_109};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_140 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_140 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_140 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_140 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_140 = out_rivalid_1_36 & out_rimask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_140 = out_roready_1_36 & out_romask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_140 = out_wivalid_1_36 & out_wimask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_140 = out_woready_1_36 & out_womask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_111 = {hi_717, flags_0_go, out_prepend_110};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_141 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_141 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_141 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_141 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_141 = out_rivalid_1_37 & out_rimask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_141 = out_roready_1_37 & out_romask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_141 = out_wivalid_1_37 & out_wimask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_141 = out_woready_1_37 & out_womask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_112 = {hi_718, flags_0_go, out_prepend_111};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_142 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_142 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_142 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_142 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_142 = out_rivalid_1_38 & out_rimask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_142 = out_roready_1_38 & out_romask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_142 = out_wivalid_1_38 & out_wimask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_142 = out_woready_1_38 & out_womask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_113 = {hi_719, flags_0_go, out_prepend_112};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_143 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_143 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_143 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_143 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_143 = out_rivalid_1_39 & out_rimask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_143 = out_roready_1_39 & out_romask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_143 = out_wivalid_1_39 & out_wimask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_143 = out_woready_1_39 & out_womask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_114 = {hi_720, flags_0_go, out_prepend_113};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_144 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_144 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_144 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_144 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_144 = out_rivalid_1_40 & out_rimask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_144 = out_roready_1_40 & out_romask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_144 = out_wivalid_1_40 & out_wimask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_144 = out_woready_1_40 & out_womask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_145 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_145 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_145 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_145 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_145 = out_rivalid_1_41 & out_rimask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_145 = out_roready_1_41 & out_romask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_145 = out_wivalid_1_41 & out_wimask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_145 = out_woready_1_41 & out_womask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_115 = {hi_954, flags_0_go, hi_953, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_146 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_146 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_146 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_146 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_146 = out_rivalid_1_42 & out_rimask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_146 = out_roready_1_42 & out_romask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_146 = out_wivalid_1_42 & out_wimask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_146 = out_woready_1_42 & out_womask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_116 = {hi_955, flags_0_go, out_prepend_115};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_147 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_147 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_147 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_147 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_147 = out_rivalid_1_43 & out_rimask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_147 = out_roready_1_43 & out_romask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_147 = out_wivalid_1_43 & out_wimask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_147 = out_woready_1_43 & out_womask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_117 = {hi_956, flags_0_go, out_prepend_116};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_148 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_148 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_148 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_148 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_148 = out_rivalid_1_44 & out_rimask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_148 = out_roready_1_44 & out_romask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_148 = out_wivalid_1_44 & out_wimask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_148 = out_woready_1_44 & out_womask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_118 = {hi_957, flags_0_go, out_prepend_117};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_149 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_149 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_149 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_149 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_149 = out_rivalid_1_45 & out_rimask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_149 = out_roready_1_45 & out_romask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_149 = out_wivalid_1_45 & out_wimask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_149 = out_woready_1_45 & out_womask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_119 = {hi_958, flags_0_go, out_prepend_118};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_150 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_150 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_150 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_150 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_150 = out_rivalid_1_46 & out_rimask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_150 = out_roready_1_46 & out_romask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_150 = out_wivalid_1_46 & out_wimask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_150 = out_woready_1_46 & out_womask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_120 = {hi_959, flags_0_go, out_prepend_119};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_151 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_151 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_151 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_151 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_151 = out_rivalid_1_47 & out_rimask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_151 = out_roready_1_47 & out_romask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_151 = out_wivalid_1_47 & out_wimask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_151 = out_woready_1_47 & out_womask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_121 = {hi_960, flags_0_go, out_prepend_120};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_152 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_152 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_152 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_152 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_152 = out_rivalid_1_48 & out_rimask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_152 = out_roready_1_48 & out_romask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_152 = out_wivalid_1_48 & out_wimask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_152 = out_woready_1_48 & out_womask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_153 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_153 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_153 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_153 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_153 = out_rivalid_1_49 & out_rimask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_153 = out_roready_1_49 & out_romask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_153 = out_wivalid_1_49 & out_wimask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_153 = out_woready_1_49 & out_womask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_122 = {hi_594, flags_0_go, hi_593, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_154 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_154 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_154 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_154 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_154 = out_rivalid_1_50 & out_rimask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_154 = out_roready_1_50 & out_romask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_154 = out_wivalid_1_50 & out_wimask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_154 = out_woready_1_50 & out_womask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_123 = {hi_595, flags_0_go, out_prepend_122};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_155 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_155 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_155 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_155 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_155 = out_rivalid_1_51 & out_rimask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_155 = out_roready_1_51 & out_romask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_155 = out_wivalid_1_51 & out_wimask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_155 = out_woready_1_51 & out_womask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_124 = {hi_596, flags_0_go, out_prepend_123};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_156 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_156 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_156 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_156 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_156 = out_rivalid_1_52 & out_rimask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_156 = out_roready_1_52 & out_romask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_156 = out_wivalid_1_52 & out_wimask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_156 = out_woready_1_52 & out_womask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_125 = {hi_597, flags_0_go, out_prepend_124};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_157 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_157 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_157 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_157 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_157 = out_rivalid_1_53 & out_rimask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_157 = out_roready_1_53 & out_romask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_157 = out_wivalid_1_53 & out_wimask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_157 = out_woready_1_53 & out_womask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_126 = {hi_598, flags_0_go, out_prepend_125};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_158 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_158 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_158 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_158 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_158 = out_rivalid_1_54 & out_rimask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_158 = out_roready_1_54 & out_romask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_158 = out_wivalid_1_54 & out_wimask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_158 = out_woready_1_54 & out_womask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_127 = {hi_599, flags_0_go, out_prepend_126};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_159 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_159 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_159 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_159 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_159 = out_rivalid_1_55 & out_rimask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_159 = out_roready_1_55 & out_romask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_159 = out_wivalid_1_55 & out_wimask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_159 = out_woready_1_55 & out_womask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_128 = {hi_600, flags_0_go, out_prepend_127};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_160 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_160 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_160 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_160 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_160 = out_rivalid_1_56 & out_rimask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_160 = out_roready_1_56 & out_romask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_160 = out_wivalid_1_56 & out_wimask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_160 = out_woready_1_56 & out_womask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_161 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_161 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_161 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_161 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_161 = out_rivalid_1_57 & out_rimask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_161 = out_roready_1_57 & out_romask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_161 = out_wivalid_1_57 & out_wimask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_161 = out_woready_1_57 & out_womask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_129 = {hi_114, flags_0_go, hi_113, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_162 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_162 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_162 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_162 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_162 = out_rivalid_1_58 & out_rimask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_162 = out_roready_1_58 & out_romask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_162 = out_wivalid_1_58 & out_wimask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_162 = out_woready_1_58 & out_womask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_130 = {hi_115, flags_0_go, out_prepend_129};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_163 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_163 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_163 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_163 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_163 = out_rivalid_1_59 & out_rimask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_163 = out_roready_1_59 & out_romask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_163 = out_wivalid_1_59 & out_wimask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_163 = out_woready_1_59 & out_womask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_131 = {hi_116, flags_0_go, out_prepend_130};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_164 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_164 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_164 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_164 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_164 = out_rivalid_1_60 & out_rimask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_164 = out_roready_1_60 & out_romask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_164 = out_wivalid_1_60 & out_wimask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_164 = out_woready_1_60 & out_womask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_132 = {hi_117, flags_0_go, out_prepend_131};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_165 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_165 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_165 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_165 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_165 = out_rivalid_1_61 & out_rimask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_165 = out_roready_1_61 & out_romask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_165 = out_wivalid_1_61 & out_wimask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_165 = out_woready_1_61 & out_womask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_133 = {hi_118, flags_0_go, out_prepend_132};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_166 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_166 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_166 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_166 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_166 = out_rivalid_1_62 & out_rimask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_166 = out_roready_1_62 & out_romask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_166 = out_wivalid_1_62 & out_wimask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_166 = out_woready_1_62 & out_womask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_134 = {hi_119, flags_0_go, out_prepend_133};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_167 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_167 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_167 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_167 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_167 = out_rivalid_1_63 & out_rimask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_167 = out_roready_1_63 & out_romask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_167 = out_wivalid_1_63 & out_wimask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_167 = out_woready_1_63 & out_womask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_135 = {hi_120, flags_0_go, out_prepend_134};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_168 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_168 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_168 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_168 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_168 = out_rivalid_1_64 & out_rimask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_168 = out_roready_1_64 & out_romask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_168 = out_wivalid_1_64 & out_wimask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_168 = out_woready_1_64 & out_womask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_169 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_169 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_169 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_169 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_169 = out_rivalid_1_65 & out_rimask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_169 = out_roready_1_65 & out_romask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_169 = out_wivalid_1_65 & out_wimask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_169 = out_woready_1_65 & out_womask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_136 = {hi_202, flags_0_go, hi_201, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_170 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_170 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_170 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_170 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_170 = out_rivalid_1_66 & out_rimask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_170 = out_roready_1_66 & out_romask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_170 = out_wivalid_1_66 & out_wimask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_170 = out_woready_1_66 & out_womask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_137 = {hi_203, flags_0_go, out_prepend_136};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_171 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_171 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_171 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_171 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_171 = out_rivalid_1_67 & out_rimask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_171 = out_roready_1_67 & out_romask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_171 = out_wivalid_1_67 & out_wimask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_171 = out_woready_1_67 & out_womask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_138 = {hi_204, flags_0_go, out_prepend_137};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_172 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_172 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_172 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_172 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_172 = out_rivalid_1_68 & out_rimask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_172 = out_roready_1_68 & out_romask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_172 = out_wivalid_1_68 & out_wimask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_172 = out_woready_1_68 & out_womask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_139 = {hi_205, flags_0_go, out_prepend_138};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_173 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_173 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_173 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_173 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_173 = out_rivalid_1_69 & out_rimask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_173 = out_roready_1_69 & out_romask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_173 = out_wivalid_1_69 & out_wimask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_173 = out_woready_1_69 & out_womask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_140 = {hi_206, flags_0_go, out_prepend_139};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_174 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_174 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_174 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_174 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_174 = out_rivalid_1_70 & out_rimask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_174 = out_roready_1_70 & out_romask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_174 = out_wivalid_1_70 & out_wimask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_174 = out_woready_1_70 & out_womask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_141 = {hi_207, flags_0_go, out_prepend_140};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_175 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_175 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_175 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_175 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_175 = out_rivalid_1_71 & out_rimask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_175 = out_roready_1_71 & out_romask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_175 = out_wivalid_1_71 & out_wimask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_175 = out_woready_1_71 & out_womask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_142 = {hi_208, flags_0_go, out_prepend_141};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_176 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_176 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_176 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_176 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_176 = out_rivalid_1_72 & out_rimask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_176 = out_roready_1_72 & out_romask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_176 = out_wivalid_1_72 & out_wimask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_176 = out_woready_1_72 & out_womask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_177 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_177 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_177 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_177 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_177 = out_rivalid_1_73 & out_rimask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_177 = out_roready_1_73 & out_romask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_177 = out_wivalid_1_73 & out_wimask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_177 = out_woready_1_73 & out_womask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_143 = {hi_370, flags_0_go, hi_369, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_178 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_178 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_178 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_178 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_178 = out_rivalid_1_74 & out_rimask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_178 = out_roready_1_74 & out_romask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_178 = out_wivalid_1_74 & out_wimask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_178 = out_woready_1_74 & out_womask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_144 = {hi_371, flags_0_go, out_prepend_143};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_179 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_179 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_179 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_179 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_179 = out_rivalid_1_75 & out_rimask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_179 = out_roready_1_75 & out_romask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_179 = out_wivalid_1_75 & out_wimask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_179 = out_woready_1_75 & out_womask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_145 = {hi_372, flags_0_go, out_prepend_144};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_180 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_180 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_180 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_180 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_180 = out_rivalid_1_76 & out_rimask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_180 = out_roready_1_76 & out_romask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_180 = out_wivalid_1_76 & out_wimask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_180 = out_woready_1_76 & out_womask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_146 = {hi_373, flags_0_go, out_prepend_145};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_181 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_181 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_181 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_181 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_181 = out_rivalid_1_77 & out_rimask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_181 = out_roready_1_77 & out_romask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_181 = out_wivalid_1_77 & out_wimask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_181 = out_woready_1_77 & out_womask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_147 = {hi_374, flags_0_go, out_prepend_146};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_182 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_182 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_182 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_182 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_182 = out_rivalid_1_78 & out_rimask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_182 = out_roready_1_78 & out_romask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_182 = out_wivalid_1_78 & out_wimask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_182 = out_woready_1_78 & out_womask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_148 = {hi_375, flags_0_go, out_prepend_147};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_183 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_183 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_183 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_183 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_183 = out_rivalid_1_79 & out_rimask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_183 = out_roready_1_79 & out_romask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_183 = out_wivalid_1_79 & out_wimask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_183 = out_woready_1_79 & out_womask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_149 = {hi_376, flags_0_go, out_prepend_148};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_184 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_184 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_184 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_184 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_184 = out_rivalid_1_80 & out_rimask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_184 = out_roready_1_80 & out_romask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_184 = out_wivalid_1_80 & out_wimask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_184 = out_woready_1_80 & out_womask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_185 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_185 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_185 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_185 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_185 = out_rivalid_1_81 & out_rimask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_185 = out_roready_1_81 & out_romask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_185 = out_wivalid_1_81 & out_wimask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_185 = out_woready_1_81 & out_womask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_150 = {hi_458, flags_0_go, hi_457, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_186 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_186 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_186 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_186 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_186 = out_rivalid_1_82 & out_rimask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_186 = out_roready_1_82 & out_romask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_186 = out_wivalid_1_82 & out_wimask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_186 = out_woready_1_82 & out_womask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_151 = {hi_459, flags_0_go, out_prepend_150};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_187 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_187 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_187 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_187 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_187 = out_rivalid_1_83 & out_rimask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_187 = out_roready_1_83 & out_romask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_187 = out_wivalid_1_83 & out_wimask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_187 = out_woready_1_83 & out_womask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_152 = {hi_460, flags_0_go, out_prepend_151};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_188 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_188 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_188 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_188 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_188 = out_rivalid_1_84 & out_rimask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_188 = out_roready_1_84 & out_romask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_188 = out_wivalid_1_84 & out_wimask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_188 = out_woready_1_84 & out_womask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_153 = {hi_461, flags_0_go, out_prepend_152};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_189 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_189 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_189 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_189 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_189 = out_rivalid_1_85 & out_rimask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_189 = out_roready_1_85 & out_romask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_189 = out_wivalid_1_85 & out_wimask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_189 = out_woready_1_85 & out_womask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_154 = {hi_462, flags_0_go, out_prepend_153};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_190 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_190 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_190 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_190 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_190 = out_rivalid_1_86 & out_rimask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_190 = out_roready_1_86 & out_romask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_190 = out_wivalid_1_86 & out_wimask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_190 = out_woready_1_86 & out_womask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_155 = {hi_463, flags_0_go, out_prepend_154};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_191 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_191 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_191 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_191 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_191 = out_rivalid_1_87 & out_rimask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_191 = out_roready_1_87 & out_romask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_191 = out_wivalid_1_87 & out_wimask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_191 = out_woready_1_87 & out_womask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_156 = {hi_464, flags_0_go, out_prepend_155};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_192 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_192 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_192 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_192 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_192 = out_rivalid_1_88 & out_rimask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_192 = out_roready_1_88 & out_romask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_192 = out_wivalid_1_88 & out_wimask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_192 = out_woready_1_88 & out_womask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_193 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_193 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_193 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_193 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_193 = out_rivalid_1_89 & out_rimask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_193 = out_roready_1_89 & out_romask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_193 = out_wivalid_1_89 & out_wimask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_193 = out_woready_1_89 & out_womask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_194 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_194 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_194 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_194 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_194 = out_rivalid_1_90 & out_rimask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_194 = out_roready_1_90 & out_romask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_194 = out_wivalid_1_90 & out_wimask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_194 = out_woready_1_90 & out_womask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_195 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_195 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_195 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_195 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_195 = out_rivalid_1_91 & out_rimask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_195 = out_roready_1_91 & out_romask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_195 = out_wivalid_1_91 & out_wimask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_195 = out_woready_1_91 & out_womask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_196 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_196 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_196 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_196 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_196 = out_rivalid_1_92 & out_rimask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_196 = out_roready_1_92 & out_romask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_196 = out_wivalid_1_92 & out_wimask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_196 = out_woready_1_92 & out_womask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_197 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_197 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_197 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_197 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_197 = out_rivalid_1_93 & out_rimask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_197 = out_roready_1_93 & out_romask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_197 = out_wivalid_1_93 & out_wimask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_197 = out_woready_1_93 & out_womask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_198 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_198 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_198 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_198 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_198 = out_rivalid_1_94 & out_rimask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_198 = out_roready_1_94 & out_romask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_198 = out_wivalid_1_94 & out_wimask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_198 = out_woready_1_94 & out_womask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_199 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_199 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_199 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_199 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_199 = out_rivalid_1_95 & out_rimask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_199 = out_roready_1_95 & out_romask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_199 = out_wivalid_1_95 & out_wimask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_199 = out_woready_1_95 & out_womask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_200 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_200 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_200 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_200 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_200 = out_rivalid_1_96 & out_rimask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_200 = out_roready_1_96 & out_romask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_200 = out_wivalid_1_96 & out_wimask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_200 = out_woready_1_96 & out_womask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_201 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_201 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_201 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_201 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_201 = out_rivalid_1_97 & out_rimask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_201 = out_roready_1_97 & out_romask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_201 = out_wivalid_1_97 & out_wimask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_201 = out_woready_1_97 & out_womask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_164 = {hi_450, flags_0_go, hi_449, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_202 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_202 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_202 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_202 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_202 = out_rivalid_1_98 & out_rimask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_202 = out_roready_1_98 & out_romask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_202 = out_wivalid_1_98 & out_wimask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_202 = out_woready_1_98 & out_womask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_165 = {hi_451, flags_0_go, out_prepend_164};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_203 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_203 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_203 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_203 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_203 = out_rivalid_1_99 & out_rimask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_203 = out_roready_1_99 & out_romask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_203 = out_wivalid_1_99 & out_wimask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_203 = out_woready_1_99 & out_womask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_166 = {hi_452, flags_0_go, out_prepend_165};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_204 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_204 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_204 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_204 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_204 = out_rivalid_1_100 & out_rimask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_204 = out_roready_1_100 & out_romask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_204 = out_wivalid_1_100 & out_wimask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_204 = out_woready_1_100 & out_womask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_167 = {hi_453, flags_0_go, out_prepend_166};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_205 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_205 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_205 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_205 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_205 = out_rivalid_1_101 & out_rimask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_205 = out_roready_1_101 & out_romask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_205 = out_wivalid_1_101 & out_wimask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_205 = out_woready_1_101 & out_womask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_168 = {hi_454, flags_0_go, out_prepend_167};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_206 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_206 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_206 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_206 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_206 = out_rivalid_1_102 & out_rimask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_206 = out_roready_1_102 & out_romask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_206 = out_wivalid_1_102 & out_wimask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_206 = out_woready_1_102 & out_womask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_169 = {hi_455, flags_0_go, out_prepend_168};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_207 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_207 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_207 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_207 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_207 = out_rivalid_1_103 & out_rimask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_207 = out_roready_1_103 & out_romask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_207 = out_wivalid_1_103 & out_wimask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_207 = out_woready_1_103 & out_womask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_170 = {hi_456, flags_0_go, out_prepend_169};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_208 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_208 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_208 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_208 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_208 = out_rivalid_1_104 & out_rimask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_208 = out_roready_1_104 & out_romask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_208 = out_wivalid_1_104 & out_wimask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_208 = out_woready_1_104 & out_womask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_209 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_209 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_209 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_209 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_209 = out_rivalid_1_105 & out_rimask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_209 = out_roready_1_105 & out_romask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_209 = out_wivalid_1_105 & out_wimask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_209 = out_woready_1_105 & out_womask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_210 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_210 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_210 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_210 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_210 = out_rivalid_1_106 & out_rimask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_210 = out_roready_1_106 & out_romask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_210 = out_wivalid_1_106 & out_wimask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_210 = out_woready_1_106 & out_womask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_172 = {programBufferMem_50, out_prepend_171};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_211 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_211 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_211 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_211 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_211 = out_rivalid_1_107 & out_rimask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_211 = out_roready_1_107 & out_romask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_211 = out_wivalid_1_107 & out_wimask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_211 = out_woready_1_107 & out_womask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_173 = {programBufferMem_51, out_prepend_172};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_212 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_212 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_212 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_212 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_212 = out_rivalid_1_108 & out_rimask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_212 = out_roready_1_108 & out_romask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_212 = out_wivalid_1_108 & out_wimask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_212 = out_woready_1_108 & out_womask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_174 = {programBufferMem_52, out_prepend_173};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_213 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_213 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_213 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_213 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_213 = out_rivalid_1_109 & out_rimask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_213 = out_roready_1_109 & out_romask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_213 = out_wivalid_1_109 & out_wimask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_213 = out_woready_1_109 & out_womask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_175 = {programBufferMem_53, out_prepend_174};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_214 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_214 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_214 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_214 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_214 = out_rivalid_1_110 & out_rimask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_214 = out_roready_1_110 & out_romask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_214 = out_wivalid_1_110 & out_wimask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_214 = out_woready_1_110 & out_womask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_176 = {programBufferMem_54, out_prepend_175};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_215 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_215 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_215 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_215 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_215 = out_rivalid_1_111 & out_rimask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_215 = out_roready_1_111 & out_romask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_215 = out_wivalid_1_111 & out_wimask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_215 = out_woready_1_111 & out_womask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_177 = {programBufferMem_55, out_prepend_176};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_216 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_216 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_216 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_216 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_216 = out_rivalid_1_112 & out_rimask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_216 = out_roready_1_112 & out_romask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_216 = out_wivalid_1_112 & out_wimask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_216 = out_woready_1_112 & out_womask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_217 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_217 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_217 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_217 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_217 = out_rivalid_1_113 & out_rimask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_217 = out_roready_1_113 & out_romask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_217 = out_wivalid_1_113 & out_wimask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_217 = out_woready_1_113 & out_womask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_178 = {hi_546, flags_0_go, hi_545, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_218 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_218 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_218 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_218 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_218 = out_rivalid_1_114 & out_rimask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_218 = out_roready_1_114 & out_romask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_218 = out_wivalid_1_114 & out_wimask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_218 = out_woready_1_114 & out_womask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_179 = {hi_547, flags_0_go, out_prepend_178};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_219 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_219 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_219 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_219 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_219 = out_rivalid_1_115 & out_rimask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_219 = out_roready_1_115 & out_romask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_219 = out_wivalid_1_115 & out_wimask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_219 = out_woready_1_115 & out_womask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_180 = {hi_548, flags_0_go, out_prepend_179};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_220 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_220 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_220 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_220 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_220 = out_rivalid_1_116 & out_rimask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_220 = out_roready_1_116 & out_romask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_220 = out_wivalid_1_116 & out_wimask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_220 = out_woready_1_116 & out_womask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_181 = {hi_549, flags_0_go, out_prepend_180};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_221 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_221 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_221 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_221 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_221 = out_rivalid_1_117 & out_rimask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_221 = out_roready_1_117 & out_romask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_221 = out_wivalid_1_117 & out_wimask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_221 = out_woready_1_117 & out_womask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_182 = {hi_550, flags_0_go, out_prepend_181};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_222 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_222 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_222 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_222 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_222 = out_rivalid_1_118 & out_rimask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_222 = out_roready_1_118 & out_romask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_222 = out_wivalid_1_118 & out_wimask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_222 = out_woready_1_118 & out_womask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_183 = {hi_551, flags_0_go, out_prepend_182};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_223 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_223 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_223 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_223 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_223 = out_rivalid_1_119 & out_rimask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_223 = out_roready_1_119 & out_romask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_223 = out_wivalid_1_119 & out_wimask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_223 = out_woready_1_119 & out_womask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_184 = {hi_552, flags_0_go, out_prepend_183};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_224 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_224 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_224 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_224 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_224 = out_rivalid_1_120 & out_rimask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_224 = out_roready_1_120 & out_romask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_224 = out_wivalid_1_120 & out_wimask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_224 = out_woready_1_120 & out_womask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_225 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_225 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_225 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_225 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_225 = out_rivalid_1_121 & out_rimask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_225 = out_roready_1_121 & out_romask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_225 = out_wivalid_1_121 & out_wimask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_225 = out_woready_1_121 & out_womask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_185 = {hi_234, flags_0_go, hi_233, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_226 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_226 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_226 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_226 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_226 = out_rivalid_1_122 & out_rimask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_226 = out_roready_1_122 & out_romask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_226 = out_wivalid_1_122 & out_wimask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_226 = out_woready_1_122 & out_womask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_186 = {hi_235, flags_0_go, out_prepend_185};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_227 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_227 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_227 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_227 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_227 = out_rivalid_1_123 & out_rimask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_227 = out_roready_1_123 & out_romask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_227 = out_wivalid_1_123 & out_wimask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_227 = out_woready_1_123 & out_womask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_187 = {hi_236, flags_0_go, out_prepend_186};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_228 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_228 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_228 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_228 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_228 = out_rivalid_1_124 & out_rimask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_228 = out_roready_1_124 & out_romask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_228 = out_wivalid_1_124 & out_wimask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_228 = out_woready_1_124 & out_womask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_188 = {hi_237, flags_0_go, out_prepend_187};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_229 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_229 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_229 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_229 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_229 = out_rivalid_1_125 & out_rimask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_229 = out_roready_1_125 & out_romask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_229 = out_wivalid_1_125 & out_wimask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_229 = out_woready_1_125 & out_womask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_189 = {hi_238, flags_0_go, out_prepend_188};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_230 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_230 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_230 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_230 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_230 = out_rivalid_1_126 & out_rimask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_230 = out_roready_1_126 & out_romask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_230 = out_wivalid_1_126 & out_wimask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_230 = out_woready_1_126 & out_womask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_190 = {hi_239, flags_0_go, out_prepend_189};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_231 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_231 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_231 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_231 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_231 = out_rivalid_1_127 & out_rimask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_231 = out_roready_1_127 & out_romask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_231 = out_wivalid_1_127 & out_wimask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_231 = out_woready_1_127 & out_womask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_191 = {hi_240, flags_0_go, out_prepend_190};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_232 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_232 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_232 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_232 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_232 = out_rivalid_1_128 & out_rimask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_232 = out_roready_1_128 & out_romask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_232 = out_wivalid_1_128 & out_wimask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_232 = out_woready_1_128 & out_womask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_233 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_233 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_233 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_233 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_233 = out_rivalid_1_129 & out_rimask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_233 = out_roready_1_129 & out_romask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_233 = out_wivalid_1_129 & out_wimask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_233 = out_woready_1_129 & out_womask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_192 = {hi_490, flags_0_go, hi_489, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_234 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_234 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_234 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_234 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_234 = out_rivalid_1_130 & out_rimask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_234 = out_roready_1_130 & out_romask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_234 = out_wivalid_1_130 & out_wimask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_234 = out_woready_1_130 & out_womask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_193 = {hi_491, flags_0_go, out_prepend_192};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_235 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_235 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_235 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_235 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_235 = out_rivalid_1_131 & out_rimask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_235 = out_roready_1_131 & out_romask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_235 = out_wivalid_1_131 & out_wimask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_235 = out_woready_1_131 & out_womask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_194 = {hi_492, flags_0_go, out_prepend_193};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_236 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_236 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_236 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_236 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_236 = out_rivalid_1_132 & out_rimask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_236 = out_roready_1_132 & out_romask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_236 = out_wivalid_1_132 & out_wimask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_236 = out_woready_1_132 & out_womask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_195 = {hi_493, flags_0_go, out_prepend_194};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_237 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_237 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_237 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_237 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_237 = out_rivalid_1_133 & out_rimask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_237 = out_roready_1_133 & out_romask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_237 = out_wivalid_1_133 & out_wimask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_237 = out_woready_1_133 & out_womask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_196 = {hi_494, flags_0_go, out_prepend_195};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_238 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_238 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_238 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_238 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_238 = out_rivalid_1_134 & out_rimask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_238 = out_roready_1_134 & out_romask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_238 = out_wivalid_1_134 & out_wimask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_238 = out_woready_1_134 & out_womask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_197 = {hi_495, flags_0_go, out_prepend_196};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_239 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_239 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_239 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_239 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_239 = out_rivalid_1_135 & out_rimask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_239 = out_roready_1_135 & out_romask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_239 = out_wivalid_1_135 & out_wimask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_239 = out_woready_1_135 & out_womask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_198 = {hi_496, flags_0_go, out_prepend_197};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_240 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_240 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_240 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_240 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_240 = out_rivalid_1_136 & out_rimask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_240 = out_roready_1_136 & out_romask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_240 = out_wivalid_1_136 & out_wimask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_240 = out_woready_1_136 & out_womask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_241 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_241 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_241 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_241 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_241 = out_rivalid_1_137 & out_rimask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_241 = out_roready_1_137 & out_romask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_241 = out_wivalid_1_137 & out_wimask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_241 = out_woready_1_137 & out_womask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_199 = {hi_194, flags_0_go, hi_193, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_242 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_242 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_242 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_242 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_242 = out_rivalid_1_138 & out_rimask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_242 = out_roready_1_138 & out_romask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_242 = out_wivalid_1_138 & out_wimask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_242 = out_woready_1_138 & out_womask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_200 = {hi_195, flags_0_go, out_prepend_199};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_243 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_243 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_243 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_243 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_243 = out_rivalid_1_139 & out_rimask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_243 = out_roready_1_139 & out_romask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_243 = out_wivalid_1_139 & out_wimask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_243 = out_woready_1_139 & out_womask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_201 = {hi_196, flags_0_go, out_prepend_200};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_244 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_244 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_244 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_244 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_244 = out_rivalid_1_140 & out_rimask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_244 = out_roready_1_140 & out_romask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_244 = out_wivalid_1_140 & out_wimask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_244 = out_woready_1_140 & out_womask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_202 = {hi_197, flags_0_go, out_prepend_201};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_245 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_245 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_245 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_245 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_245 = out_rivalid_1_141 & out_rimask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_245 = out_roready_1_141 & out_romask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_245 = out_wivalid_1_141 & out_wimask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_245 = out_woready_1_141 & out_womask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_203 = {hi_198, flags_0_go, out_prepend_202};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_246 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_246 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_246 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_246 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_246 = out_rivalid_1_142 & out_rimask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_246 = out_roready_1_142 & out_romask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_246 = out_wivalid_1_142 & out_wimask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_246 = out_woready_1_142 & out_womask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_204 = {hi_199, flags_0_go, out_prepend_203};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_247 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_247 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_247 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_247 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_247 = out_rivalid_1_143 & out_rimask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_247 = out_roready_1_143 & out_romask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_247 = out_wivalid_1_143 & out_wimask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_247 = out_woready_1_143 & out_womask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_205 = {hi_200, flags_0_go, out_prepend_204};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_248 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_248 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_248 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_248 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_248 = out_rivalid_1_144 & out_rimask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_248 = out_roready_1_144 & out_romask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_248 = out_wivalid_1_144 & out_wimask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_248 = out_woready_1_144 & out_womask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_249 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_249 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_249 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_249 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_249 = out_rivalid_1_145 & out_rimask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_249 = out_roready_1_145 & out_romask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_249 = out_wivalid_1_145 & out_wimask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_249 = out_woready_1_145 & out_womask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_206 = {hi_802, flags_0_go, hi_801, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_250 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_250 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_250 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_250 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_250 = out_rivalid_1_146 & out_rimask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_250 = out_roready_1_146 & out_romask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_250 = out_wivalid_1_146 & out_wimask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_250 = out_woready_1_146 & out_womask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_207 = {hi_803, flags_0_go, out_prepend_206};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_251 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_251 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_251 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_251 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_251 = out_rivalid_1_147 & out_rimask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_251 = out_roready_1_147 & out_romask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_251 = out_wivalid_1_147 & out_wimask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_251 = out_woready_1_147 & out_womask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_208 = {hi_804, flags_0_go, out_prepend_207};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_252 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_252 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_252 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_252 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_252 = out_rivalid_1_148 & out_rimask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_252 = out_roready_1_148 & out_romask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_252 = out_wivalid_1_148 & out_wimask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_252 = out_woready_1_148 & out_womask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_209 = {hi_805, flags_0_go, out_prepend_208};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_253 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_253 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_253 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_253 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_253 = out_rivalid_1_149 & out_rimask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_253 = out_roready_1_149 & out_romask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_253 = out_wivalid_1_149 & out_wimask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_253 = out_woready_1_149 & out_womask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_210 = {hi_806, flags_0_go, out_prepend_209};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_254 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_254 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_254 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_254 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_254 = out_rivalid_1_150 & out_rimask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_254 = out_roready_1_150 & out_romask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_254 = out_wivalid_1_150 & out_wimask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_254 = out_woready_1_150 & out_womask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_211 = {hi_807, flags_0_go, out_prepend_210};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_255 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_255 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_255 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_255 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_255 = out_rivalid_1_151 & out_rimask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_255 = out_roready_1_151 & out_romask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_255 = out_wivalid_1_151 & out_wimask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_255 = out_woready_1_151 & out_womask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_212 = {hi_808, flags_0_go, out_prepend_211};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_256 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_256 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_256 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_256 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_256 = out_rivalid_1_152 & out_rimask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_256 = out_roready_1_152 & out_romask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_256 = out_wivalid_1_152 & out_wimask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_256 = out_woready_1_152 & out_womask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_257 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_257 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_257 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_257 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_257 = out_rivalid_1_153 & out_rimask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_257 = out_roready_1_153 & out_romask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_257 = out_wivalid_1_153 & out_wimask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_257 = out_woready_1_153 & out_womask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_258 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_258 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_258 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_258 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_258 = out_rivalid_1_154 & out_rimask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_258 = out_roready_1_154 & out_romask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_258 = out_wivalid_1_154 & out_wimask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_258 = out_woready_1_154 & out_womask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_259 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_259 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_259 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_259 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_259 = out_rivalid_1_155 & out_rimask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_259 = out_roready_1_155 & out_romask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_259 = out_wivalid_1_155 & out_wimask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_259 = out_woready_1_155 & out_womask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_260 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_260 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_260 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_260 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_260 = out_rivalid_1_156 & out_rimask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_260 = out_roready_1_156 & out_romask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_260 = out_wivalid_1_156 & out_wimask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_260 = out_woready_1_156 & out_womask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_261 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_261 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_261 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_261 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_261 = out_rivalid_1_157 & out_rimask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_261 = out_roready_1_157 & out_romask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_261 = out_wivalid_1_157 & out_wimask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_261 = out_woready_1_157 & out_womask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_262 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_262 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_262 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_262 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_262 = out_rivalid_1_158 & out_rimask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_262 = out_roready_1_158 & out_romask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_262 = out_wivalid_1_158 & out_wimask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_262 = out_woready_1_158 & out_womask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_263 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_263 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_263 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_263 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_263 = out_rivalid_1_159 & out_rimask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_263 = out_roready_1_159 & out_romask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_263 = out_wivalid_1_159 & out_wimask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_263 = out_woready_1_159 & out_womask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_264 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_264 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_264 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_264 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_264 = out_rivalid_1_160 & out_rimask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_264 = out_roready_1_160 & out_romask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_264 = out_wivalid_1_160 & out_wimask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_264 = out_woready_1_160 & out_womask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_265 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_265 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_265 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_265 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_265 = out_rivalid_1_161 & out_rimask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_265 = out_roready_1_161 & out_romask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_265 = out_wivalid_1_161 & out_wimask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_265 = out_woready_1_161 & out_womask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_220 = {hi_706, flags_0_go, hi_705, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_266 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_266 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_266 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_266 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_266 = out_rivalid_1_162 & out_rimask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_266 = out_roready_1_162 & out_romask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_266 = out_wivalid_1_162 & out_wimask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_266 = out_woready_1_162 & out_womask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_221 = {hi_707, flags_0_go, out_prepend_220};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_267 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_267 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_267 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_267 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_267 = out_rivalid_1_163 & out_rimask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_267 = out_roready_1_163 & out_romask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_267 = out_wivalid_1_163 & out_wimask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_267 = out_woready_1_163 & out_womask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_222 = {hi_708, flags_0_go, out_prepend_221};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_268 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_268 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_268 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_268 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_268 = out_rivalid_1_164 & out_rimask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_268 = out_roready_1_164 & out_romask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_268 = out_wivalid_1_164 & out_wimask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_268 = out_woready_1_164 & out_womask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_223 = {hi_709, flags_0_go, out_prepend_222};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_269 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_269 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_269 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_269 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_269 = out_rivalid_1_165 & out_rimask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_269 = out_roready_1_165 & out_romask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_269 = out_wivalid_1_165 & out_wimask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_269 = out_woready_1_165 & out_womask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_224 = {hi_710, flags_0_go, out_prepend_223};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_270 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_270 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_270 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_270 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_270 = out_rivalid_1_166 & out_rimask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_270 = out_roready_1_166 & out_romask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_270 = out_wivalid_1_166 & out_wimask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_270 = out_woready_1_166 & out_womask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_225 = {hi_711, flags_0_go, out_prepend_224};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_271 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_271 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_271 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_271 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_271 = out_rivalid_1_167 & out_rimask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_271 = out_roready_1_167 & out_romask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_271 = out_wivalid_1_167 & out_wimask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_271 = out_woready_1_167 & out_womask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_226 = {hi_712, flags_0_go, out_prepend_225};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_272 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_272 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_272 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_272 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_272 = out_rivalid_1_168 & out_rimask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_272 = out_roready_1_168 & out_romask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_272 = out_wivalid_1_168 & out_wimask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_272 = out_woready_1_168 & out_womask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_273 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_273 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_273 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_273 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_273 = out_rivalid_1_169 & out_rimask_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_273 = out_roready_1_169 & out_romask_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_273 = out_wivalid_1_169 & out_wimask_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_273 = out_woready_1_169 & out_womask_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_227 = {hi_290, flags_0_go, hi_289, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_274 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_274 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_274 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_274 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_274 = out_rivalid_1_170 & out_rimask_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_274 = out_roready_1_170 & out_romask_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_274 = out_wivalid_1_170 & out_wimask_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_274 = out_woready_1_170 & out_womask_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_228 = {hi_291, flags_0_go, out_prepend_227};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_275 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_275 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_275 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_275 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_275 = out_rivalid_1_171 & out_rimask_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_275 = out_roready_1_171 & out_romask_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_275 = out_wivalid_1_171 & out_wimask_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_275 = out_woready_1_171 & out_womask_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_229 = {hi_292, flags_0_go, out_prepend_228};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_276 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_276 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_276 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_276 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_276 = out_rivalid_1_172 & out_rimask_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_276 = out_roready_1_172 & out_romask_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_276 = out_wivalid_1_172 & out_wimask_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_276 = out_woready_1_172 & out_womask_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_230 = {hi_293, flags_0_go, out_prepend_229};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_277 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_277 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_277 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_277 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_277 = out_rivalid_1_173 & out_rimask_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_277 = out_roready_1_173 & out_romask_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_277 = out_wivalid_1_173 & out_wimask_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_277 = out_woready_1_173 & out_womask_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_231 = {hi_294, flags_0_go, out_prepend_230};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_278 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_278 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_278 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_278 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_278 = out_rivalid_1_174 & out_rimask_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_278 = out_roready_1_174 & out_romask_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_278 = out_wivalid_1_174 & out_wimask_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_278 = out_woready_1_174 & out_womask_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_232 = {hi_295, flags_0_go, out_prepend_231};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_279 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_279 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_279 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_279 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_279 = out_rivalid_1_175 & out_rimask_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_279 = out_roready_1_175 & out_romask_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_279 = out_wivalid_1_175 & out_wimask_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_279 = out_woready_1_175 & out_womask_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_233 = {hi_296, flags_0_go, out_prepend_232};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_280 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_280 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_280 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_280 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_280 = out_rivalid_1_176 & out_rimask_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_280 = out_roready_1_176 & out_romask_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_280 = out_wivalid_1_176 & out_wimask_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_280 = out_woready_1_176 & out_womask_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_281 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_281 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_281 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_281 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_281 = out_rivalid_1_177 & out_rimask_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_281 = out_roready_1_177 & out_romask_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_281 = out_wivalid_1_177 & out_wimask_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_281 = out_woready_1_177 & out_womask_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_234 = {hi_410, flags_0_go, hi_409, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_282 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_282 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_282 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_282 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_282 = out_rivalid_1_178 & out_rimask_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_282 = out_roready_1_178 & out_romask_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_282 = out_wivalid_1_178 & out_wimask_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_282 = out_woready_1_178 & out_womask_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_235 = {hi_411, flags_0_go, out_prepend_234};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_283 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_283 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_283 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_283 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_283 = out_rivalid_1_179 & out_rimask_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_283 = out_roready_1_179 & out_romask_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_283 = out_wivalid_1_179 & out_wimask_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_283 = out_woready_1_179 & out_womask_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_236 = {hi_412, flags_0_go, out_prepend_235};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_284 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_284 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_284 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_284 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_284 = out_rivalid_1_180 & out_rimask_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_284 = out_roready_1_180 & out_romask_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_284 = out_wivalid_1_180 & out_wimask_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_284 = out_woready_1_180 & out_womask_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_237 = {hi_413, flags_0_go, out_prepend_236};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_285 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_285 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_285 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_285 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_285 = out_rivalid_1_181 & out_rimask_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_285 = out_roready_1_181 & out_romask_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_285 = out_wivalid_1_181 & out_wimask_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_285 = out_woready_1_181 & out_womask_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_238 = {hi_414, flags_0_go, out_prepend_237};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_286 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_286 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_286 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_286 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_286 = out_rivalid_1_182 & out_rimask_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_286 = out_roready_1_182 & out_romask_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_286 = out_wivalid_1_182 & out_wimask_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_286 = out_woready_1_182 & out_womask_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_239 = {hi_415, flags_0_go, out_prepend_238};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_287 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_287 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_287 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_287 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_287 = out_rivalid_1_183 & out_rimask_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_287 = out_roready_1_183 & out_romask_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_287 = out_wivalid_1_183 & out_wimask_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_287 = out_woready_1_183 & out_womask_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_240 = {hi_416, flags_0_go, out_prepend_239};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_288 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_288 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_288 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_288 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_288 = out_rivalid_1_184 & out_rimask_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_288 = out_roready_1_184 & out_romask_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_288 = out_wivalid_1_184 & out_wimask_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_288 = out_woready_1_184 & out_womask_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_289 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_289 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_289 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_289 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_289 = out_rivalid_1_185 & out_rimask_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_289 = out_roready_1_185 & out_romask_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_289 = out_wivalid_1_185 & out_wimask_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_289 = out_woready_1_185 & out_womask_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_290 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_290 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_290 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_290 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_290 = out_rivalid_1_186 & out_rimask_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_290 = out_roready_1_186 & out_romask_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_290 = out_wivalid_1_186 & out_wimask_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_290 = out_woready_1_186 & out_womask_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_242 = {programBufferMem_18, out_prepend_241};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_291 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_291 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_291 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_291 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_291 = out_rivalid_1_187 & out_rimask_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_291 = out_roready_1_187 & out_romask_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_291 = out_wivalid_1_187 & out_wimask_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_291 = out_woready_1_187 & out_womask_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_243 = {programBufferMem_19, out_prepend_242};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_292 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_292 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_292 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_292 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_292 = out_rivalid_1_188 & out_rimask_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_292 = out_roready_1_188 & out_romask_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_292 = out_wivalid_1_188 & out_wimask_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_292 = out_woready_1_188 & out_womask_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_244 = {programBufferMem_20, out_prepend_243};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_293 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_293 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_293 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_293 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_293 = out_rivalid_1_189 & out_rimask_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_293 = out_roready_1_189 & out_romask_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_293 = out_wivalid_1_189 & out_wimask_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_293 = out_woready_1_189 & out_womask_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_245 = {programBufferMem_21, out_prepend_244};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_294 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_294 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_294 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_294 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_294 = out_rivalid_1_190 & out_rimask_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_294 = out_roready_1_190 & out_romask_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_294 = out_wivalid_1_190 & out_wimask_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_294 = out_woready_1_190 & out_womask_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_246 = {programBufferMem_22, out_prepend_245};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_295 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_295 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_295 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_295 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_295 = out_rivalid_1_191 & out_rimask_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_295 = out_roready_1_191 & out_romask_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_295 = out_wivalid_1_191 & out_wimask_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_295 = out_woready_1_191 & out_womask_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_247 = {programBufferMem_23, out_prepend_246};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_296 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_296 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_296 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_296 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_296 = out_rivalid_1_192 & out_rimask_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_296 = out_roready_1_192 & out_romask_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_296 = out_wivalid_1_192 & out_wimask_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_296 = out_woready_1_192 & out_womask_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_297 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_297 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_297 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_297 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_297 = out_rivalid_1_193 & out_rimask_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_297 = out_roready_1_193 & out_romask_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_297 = out_wivalid_1_193 & out_wimask_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_297 = out_woready_1_193 & out_womask_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_248 = {hi_882, flags_0_go, hi_881, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_298 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_298 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_298 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_298 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_298 = out_rivalid_1_194 & out_rimask_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_298 = out_roready_1_194 & out_romask_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_298 = out_wivalid_1_194 & out_wimask_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_298 = out_woready_1_194 & out_womask_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_249 = {hi_883, flags_0_go, out_prepend_248};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_299 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_299 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_299 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_299 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_299 = out_rivalid_1_195 & out_rimask_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_299 = out_roready_1_195 & out_romask_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_299 = out_wivalid_1_195 & out_wimask_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_299 = out_woready_1_195 & out_womask_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_250 = {hi_884, flags_0_go, out_prepend_249};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_300 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_300 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_300 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_300 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_300 = out_rivalid_1_196 & out_rimask_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_300 = out_roready_1_196 & out_romask_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_300 = out_wivalid_1_196 & out_wimask_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_300 = out_woready_1_196 & out_womask_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_251 = {hi_885, flags_0_go, out_prepend_250};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_301 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_301 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_301 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_301 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_301 = out_rivalid_1_197 & out_rimask_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_301 = out_roready_1_197 & out_romask_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_301 = out_wivalid_1_197 & out_wimask_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_301 = out_woready_1_197 & out_womask_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_252 = {hi_886, flags_0_go, out_prepend_251};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_302 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_302 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_302 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_302 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_302 = out_rivalid_1_198 & out_rimask_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_302 = out_roready_1_198 & out_romask_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_302 = out_wivalid_1_198 & out_wimask_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_302 = out_woready_1_198 & out_womask_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_253 = {hi_887, flags_0_go, out_prepend_252};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_303 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_303 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_303 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_303 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_303 = out_rivalid_1_199 & out_rimask_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_303 = out_roready_1_199 & out_romask_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_303 = out_wivalid_1_199 & out_wimask_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_303 = out_woready_1_199 & out_womask_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_254 = {hi_888, flags_0_go, out_prepend_253};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_304 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_304 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_304 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_304 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_304 = out_rivalid_1_200 & out_rimask_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_304 = out_roready_1_200 & out_romask_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_304 = out_wivalid_1_200 & out_wimask_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_304 = out_woready_1_200 & out_womask_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_305 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_305 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_305 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_305 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_305 = out_rivalid_1_201 & out_rimask_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_305 = out_roready_1_201 & out_romask_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_305 = out_wivalid_1_201 & out_wimask_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_305 = out_woready_1_201 & out_womask_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_255 = {hi_666, flags_0_go, hi_665, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_306 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_306 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_306 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_306 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_306 = out_rivalid_1_202 & out_rimask_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_306 = out_roready_1_202 & out_romask_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_306 = out_wivalid_1_202 & out_wimask_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_306 = out_woready_1_202 & out_womask_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_256 = {hi_667, flags_0_go, out_prepend_255};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_307 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_307 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_307 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_307 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_307 = out_rivalid_1_203 & out_rimask_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_307 = out_roready_1_203 & out_romask_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_307 = out_wivalid_1_203 & out_wimask_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_307 = out_woready_1_203 & out_womask_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_257 = {hi_668, flags_0_go, out_prepend_256};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_308 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_308 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_308 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_308 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_308 = out_rivalid_1_204 & out_rimask_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_308 = out_roready_1_204 & out_romask_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_308 = out_wivalid_1_204 & out_wimask_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_308 = out_woready_1_204 & out_womask_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_258 = {hi_669, flags_0_go, out_prepend_257};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_309 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_309 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_309 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_309 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_309 = out_rivalid_1_205 & out_rimask_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_309 = out_roready_1_205 & out_romask_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_309 = out_wivalid_1_205 & out_wimask_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_309 = out_woready_1_205 & out_womask_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_259 = {hi_670, flags_0_go, out_prepend_258};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_310 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_310 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_310 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_310 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_310 = out_rivalid_1_206 & out_rimask_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_310 = out_roready_1_206 & out_romask_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_310 = out_wivalid_1_206 & out_wimask_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_310 = out_woready_1_206 & out_womask_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_260 = {hi_671, flags_0_go, out_prepend_259};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_311 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_311 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_311 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_311 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_311 = out_rivalid_1_207 & out_rimask_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_311 = out_roready_1_207 & out_romask_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_311 = out_wivalid_1_207 & out_wimask_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_311 = out_woready_1_207 & out_womask_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_261 = {hi_672, flags_0_go, out_prepend_260};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_312 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_312 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_312 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_312 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_312 = out_rivalid_1_208 & out_rimask_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_312 = out_roready_1_208 & out_romask_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_312 = out_wivalid_1_208 & out_wimask_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_312 = out_woready_1_208 & out_womask_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_313 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_313 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_313 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_313 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_313 = out_rivalid_1_209 & out_rimask_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_313 = out_roready_1_209 & out_romask_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_313 = out_wivalid_1_209 & out_wimask_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_313 = out_woready_1_209 & out_womask_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_262 = {hi_1002, flags_0_go, hi_1001, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_314 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_314 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_314 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_314 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_314 = out_rivalid_1_210 & out_rimask_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_314 = out_roready_1_210 & out_romask_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_314 = out_wivalid_1_210 & out_wimask_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_314 = out_woready_1_210 & out_womask_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_263 = {hi_1003, flags_0_go, out_prepend_262};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_315 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_315 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_315 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_315 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_315 = out_rivalid_1_211 & out_rimask_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_315 = out_roready_1_211 & out_romask_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_315 = out_wivalid_1_211 & out_wimask_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_315 = out_woready_1_211 & out_womask_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_264 = {hi_1004, flags_0_go, out_prepend_263};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_316 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_316 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_316 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_316 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_316 = out_rivalid_1_212 & out_rimask_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_316 = out_roready_1_212 & out_romask_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_316 = out_wivalid_1_212 & out_wimask_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_316 = out_woready_1_212 & out_womask_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_265 = {hi_1005, flags_0_go, out_prepend_264};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_317 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_317 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_317 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_317 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_317 = out_rivalid_1_213 & out_rimask_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_317 = out_roready_1_213 & out_romask_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_317 = out_wivalid_1_213 & out_wimask_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_317 = out_woready_1_213 & out_womask_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_266 = {hi_1006, flags_0_go, out_prepend_265};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_318 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_318 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_318 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_318 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_318 = out_rivalid_1_214 & out_rimask_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_318 = out_roready_1_214 & out_romask_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_318 = out_wivalid_1_214 & out_wimask_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_318 = out_woready_1_214 & out_womask_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_267 = {hi_1007, flags_0_go, out_prepend_266};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_319 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_319 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_319 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_319 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_319 = out_rivalid_1_215 & out_rimask_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_319 = out_roready_1_215 & out_romask_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_319 = out_wivalid_1_215 & out_wimask_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_319 = out_woready_1_215 & out_womask_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_268 = {hi_1008, flags_0_go, out_prepend_267};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_320 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_320 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_320 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_320 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_320 = out_rivalid_1_216 & out_rimask_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_320 = out_roready_1_216 & out_romask_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_320 = out_wivalid_1_216 & out_wimask_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_320 = out_woready_1_216 & out_womask_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_321 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_321 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_321 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_321 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_321 = out_rivalid_1_217 & out_rimask_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_321 = out_roready_1_217 & out_romask_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_321 = out_wivalid_1_217 & out_wimask_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_321 = out_woready_1_217 & out_womask_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_269 = {hi_154, flags_0_go, hi_153, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_322 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_322 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_322 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_322 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_322 = out_rivalid_1_218 & out_rimask_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_322 = out_roready_1_218 & out_romask_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_322 = out_wivalid_1_218 & out_wimask_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_322 = out_woready_1_218 & out_womask_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_270 = {hi_155, flags_0_go, out_prepend_269};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_323 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_323 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_323 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_323 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_323 = out_rivalid_1_219 & out_rimask_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_323 = out_roready_1_219 & out_romask_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_323 = out_wivalid_1_219 & out_wimask_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_323 = out_woready_1_219 & out_womask_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_271 = {hi_156, flags_0_go, out_prepend_270};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_324 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_324 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_324 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_324 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_324 = out_rivalid_1_220 & out_rimask_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_324 = out_roready_1_220 & out_romask_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_324 = out_wivalid_1_220 & out_wimask_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_324 = out_woready_1_220 & out_womask_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_272 = {hi_157, flags_0_go, out_prepend_271};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_325 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_325 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_325 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_325 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_325 = out_rivalid_1_221 & out_rimask_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_325 = out_roready_1_221 & out_romask_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_325 = out_wivalid_1_221 & out_wimask_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_325 = out_woready_1_221 & out_womask_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_273 = {hi_158, flags_0_go, out_prepend_272};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_326 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_326 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_326 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_326 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_326 = out_rivalid_1_222 & out_rimask_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_326 = out_roready_1_222 & out_romask_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_326 = out_wivalid_1_222 & out_wimask_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_326 = out_woready_1_222 & out_womask_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_274 = {hi_159, flags_0_go, out_prepend_273};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_327 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_327 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_327 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_327 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_327 = out_rivalid_1_223 & out_rimask_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_327 = out_roready_1_223 & out_romask_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_327 = out_wivalid_1_223 & out_wimask_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_327 = out_woready_1_223 & out_womask_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_275 = {hi_160, flags_0_go, out_prepend_274};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_328 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_328 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_328 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_328 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_328 = out_rivalid_1_224 & out_rimask_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_328 = out_roready_1_224 & out_romask_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_328 = out_wivalid_1_224 & out_wimask_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_328 = out_woready_1_224 & out_womask_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_329 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_329 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_329 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_329 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_329 = out_rivalid_1_225 & out_rimask_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_329 = out_roready_1_225 & out_romask_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_329 = out_wivalid_1_225 & out_wimask_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_329 = out_woready_1_225 & out_womask_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_276 = {hi_746, flags_0_go, hi_745, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_330 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_330 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_330 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_330 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_330 = out_rivalid_1_226 & out_rimask_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_330 = out_roready_1_226 & out_romask_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_330 = out_wivalid_1_226 & out_wimask_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_330 = out_woready_1_226 & out_womask_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_277 = {hi_747, flags_0_go, out_prepend_276};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_331 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_331 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_331 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_331 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_331 = out_rivalid_1_227 & out_rimask_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_331 = out_roready_1_227 & out_romask_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_331 = out_wivalid_1_227 & out_wimask_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_331 = out_woready_1_227 & out_womask_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_278 = {hi_748, flags_0_go, out_prepend_277};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_332 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_332 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_332 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_332 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_332 = out_rivalid_1_228 & out_rimask_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_332 = out_roready_1_228 & out_romask_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_332 = out_wivalid_1_228 & out_wimask_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_332 = out_woready_1_228 & out_womask_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_279 = {hi_749, flags_0_go, out_prepend_278};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_333 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_333 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_333 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_333 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_333 = out_rivalid_1_229 & out_rimask_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_333 = out_roready_1_229 & out_romask_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_333 = out_wivalid_1_229 & out_wimask_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_333 = out_woready_1_229 & out_womask_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_280 = {hi_750, flags_0_go, out_prepend_279};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_334 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_334 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_334 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_334 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_334 = out_rivalid_1_230 & out_rimask_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_334 = out_roready_1_230 & out_romask_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_334 = out_wivalid_1_230 & out_wimask_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_334 = out_woready_1_230 & out_womask_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_281 = {hi_751, flags_0_go, out_prepend_280};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_335 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_335 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_335 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_335 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_335 = out_rivalid_1_231 & out_rimask_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_335 = out_roready_1_231 & out_romask_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_335 = out_wivalid_1_231 & out_wimask_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_335 = out_woready_1_231 & out_womask_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_282 = {hi_752, flags_0_go, out_prepend_281};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_336 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_336 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_336 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_336 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_336 = out_rivalid_1_232 & out_rimask_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_336 = out_roready_1_232 & out_romask_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_336 = out_wivalid_1_232 & out_wimask_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_336 = out_woready_1_232 & out_womask_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_337 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_337 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_337 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_337 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_337 = out_rivalid_1_233 & out_rimask_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_337 = out_roready_1_233 & out_romask_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_337 = out_wivalid_1_233 & out_wimask_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_337 = out_woready_1_233 & out_womask_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_283 = {hi_34, flags_0_go, hi_33, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_338 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_338 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_338 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_338 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_338 = out_rivalid_1_234 & out_rimask_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_338 = out_roready_1_234 & out_romask_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_338 = out_wivalid_1_234 & out_wimask_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_338 = out_woready_1_234 & out_womask_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_284 = {hi_35, flags_0_go, out_prepend_283};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_339 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_339 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_339 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_339 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_339 = out_rivalid_1_235 & out_rimask_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_339 = out_roready_1_235 & out_romask_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_339 = out_wivalid_1_235 & out_wimask_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_339 = out_woready_1_235 & out_womask_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_285 = {hi_36, flags_0_go, out_prepend_284};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_340 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_340 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_340 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_340 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_340 = out_rivalid_1_236 & out_rimask_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_340 = out_roready_1_236 & out_romask_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_340 = out_wivalid_1_236 & out_wimask_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_340 = out_woready_1_236 & out_womask_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_286 = {hi_37, flags_0_go, out_prepend_285};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_341 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_341 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_341 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_341 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_341 = out_rivalid_1_237 & out_rimask_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_341 = out_roready_1_237 & out_romask_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_341 = out_wivalid_1_237 & out_wimask_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_341 = out_woready_1_237 & out_womask_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_287 = {hi_38, flags_0_go, out_prepend_286};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_342 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_342 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_342 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_342 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_342 = out_rivalid_1_238 & out_rimask_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_342 = out_roready_1_238 & out_romask_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_342 = out_wivalid_1_238 & out_wimask_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_342 = out_woready_1_238 & out_womask_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_288 = {hi_39, flags_0_go, out_prepend_287};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_343 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_343 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_343 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_343 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_343 = out_rivalid_1_239 & out_rimask_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_343 = out_roready_1_239 & out_romask_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_343 = out_wivalid_1_239 & out_wimask_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_343 = out_woready_1_239 & out_womask_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_289 = {hi_40, flags_0_go, out_prepend_288};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_344 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_344 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_344 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_344 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_344 = out_rivalid_1_240 & out_rimask_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_344 = out_roready_1_240 & out_romask_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_344 = out_wivalid_1_240 & out_wimask_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_344 = out_woready_1_240 & out_womask_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_345 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_345 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_345 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_345 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_345 = out_rivalid_1_241 & out_rimask_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_345 = out_roready_1_241 & out_romask_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_345 = out_wivalid_1_241 & out_wimask_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_345 = out_woready_1_241 & out_womask_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_290 = {hi_42, flags_0_go, hi_41, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_346 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_346 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_346 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_346 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_346 = out_rivalid_1_242 & out_rimask_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_346 = out_roready_1_242 & out_romask_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_346 = out_wivalid_1_242 & out_wimask_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_346 = out_woready_1_242 & out_womask_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_291 = {hi_43, flags_0_go, out_prepend_290};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_347 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_347 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_347 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_347 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_347 = out_rivalid_1_243 & out_rimask_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_347 = out_roready_1_243 & out_romask_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_347 = out_wivalid_1_243 & out_wimask_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_347 = out_woready_1_243 & out_womask_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_292 = {hi_44, flags_0_go, out_prepend_291};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_348 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_348 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_348 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_348 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_348 = out_rivalid_1_244 & out_rimask_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_348 = out_roready_1_244 & out_romask_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_348 = out_wivalid_1_244 & out_wimask_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_348 = out_woready_1_244 & out_womask_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_293 = {hi_45, flags_0_go, out_prepend_292};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_349 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_349 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_349 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_349 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_349 = out_rivalid_1_245 & out_rimask_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_349 = out_roready_1_245 & out_romask_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_349 = out_wivalid_1_245 & out_wimask_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_349 = out_woready_1_245 & out_womask_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_294 = {hi_46, flags_0_go, out_prepend_293};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_350 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_350 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_350 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_350 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_350 = out_rivalid_1_246 & out_rimask_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_350 = out_roready_1_246 & out_romask_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_350 = out_wivalid_1_246 & out_wimask_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_350 = out_woready_1_246 & out_womask_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_295 = {hi_47, flags_0_go, out_prepend_294};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_351 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_351 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_351 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_351 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_351 = out_rivalid_1_247 & out_rimask_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_351 = out_roready_1_247 & out_romask_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_351 = out_wivalid_1_247 & out_wimask_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_351 = out_woready_1_247 & out_womask_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_296 = {hi_48, flags_0_go, out_prepend_295};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_352 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_352 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_352 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_352 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_352 = out_rivalid_1_248 & out_rimask_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_352 = out_roready_1_248 & out_romask_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_352 = out_wivalid_1_248 & out_wimask_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_352 = out_woready_1_248 & out_womask_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_353 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_353 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_353 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_353 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_353 = out_rivalid_1_249 & out_rimask_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_353 = out_roready_1_249 & out_romask_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_353 = out_wivalid_1_249 & out_wimask_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_353 = out_woready_1_249 & out_womask_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_297 = {hi_922, flags_0_go, hi_921, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_354 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_354 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_354 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_354 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_354 = out_rivalid_1_250 & out_rimask_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_354 = out_roready_1_250 & out_romask_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_354 = out_wivalid_1_250 & out_wimask_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_354 = out_woready_1_250 & out_womask_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_298 = {hi_923, flags_0_go, out_prepend_297};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_355 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_355 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_355 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_355 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_355 = out_rivalid_1_251 & out_rimask_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_355 = out_roready_1_251 & out_romask_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_355 = out_wivalid_1_251 & out_wimask_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_355 = out_woready_1_251 & out_womask_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_299 = {hi_924, flags_0_go, out_prepend_298};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_356 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_356 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_356 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_356 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_356 = out_rivalid_1_252 & out_rimask_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_356 = out_roready_1_252 & out_romask_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_356 = out_wivalid_1_252 & out_wimask_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_356 = out_woready_1_252 & out_womask_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_300 = {hi_925, flags_0_go, out_prepend_299};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_357 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_357 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_357 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_357 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_357 = out_rivalid_1_253 & out_rimask_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_357 = out_roready_1_253 & out_romask_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_357 = out_wivalid_1_253 & out_wimask_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_357 = out_woready_1_253 & out_womask_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_301 = {hi_926, flags_0_go, out_prepend_300};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_358 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_358 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_358 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_358 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_358 = out_rivalid_1_254 & out_rimask_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_358 = out_roready_1_254 & out_romask_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_358 = out_wivalid_1_254 & out_wimask_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_358 = out_woready_1_254 & out_womask_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_302 = {hi_927, flags_0_go, out_prepend_301};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_359 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_359 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_359 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_359 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_359 = out_rivalid_1_255 & out_rimask_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_359 = out_roready_1_255 & out_romask_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_359 = out_wivalid_1_255 & out_wimask_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_359 = out_woready_1_255 & out_womask_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_303 = {hi_928, flags_0_go, out_prepend_302};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_360 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_360 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_360 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_360 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_360 = out_rivalid_1_256 & out_rimask_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_360 = out_roready_1_256 & out_romask_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_360 = out_wivalid_1_256 & out_wimask_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_360 = out_woready_1_256 & out_womask_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_361 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_361 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_361 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_361 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_361 = out_rivalid_1_257 & out_rimask_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_361 = out_roready_1_257 & out_romask_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_361 = out_wivalid_1_257 & out_wimask_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_361 = out_woready_1_257 & out_womask_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_362 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_362 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_362 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_362 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_362 = out_rivalid_1_258 & out_rimask_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_362 = out_roready_1_258 & out_romask_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_362 = out_wivalid_1_258 & out_wimask_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_362 = out_woready_1_258 & out_womask_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_363 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_363 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_363 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_363 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_363 = out_rivalid_1_259 & out_rimask_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_363 = out_roready_1_259 & out_romask_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_363 = out_wivalid_1_259 & out_wimask_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_363 = out_woready_1_259 & out_womask_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_364 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_364 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_364 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_364 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_364 = out_rivalid_1_260 & out_rimask_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_364 = out_roready_1_260 & out_romask_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_364 = out_wivalid_1_260 & out_wimask_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_364 = out_woready_1_260 & out_womask_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_365 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_365 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_365 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_365 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_365 = out_rivalid_1_261 & out_rimask_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_365 = out_roready_1_261 & out_romask_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_365 = out_wivalid_1_261 & out_wimask_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_365 = out_woready_1_261 & out_womask_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_366 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_366 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_366 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_366 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_366 = out_rivalid_1_262 & out_rimask_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_366 = out_roready_1_262 & out_romask_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_366 = out_wivalid_1_262 & out_wimask_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_366 = out_woready_1_262 & out_womask_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_367 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_367 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_367 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_367 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_367 = out_rivalid_1_263 & out_rimask_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_367 = out_roready_1_263 & out_romask_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_367 = out_wivalid_1_263 & out_wimask_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_367 = out_woready_1_263 & out_womask_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_368 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_368 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_368 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_368 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_368 = out_rivalid_1_264 & out_rimask_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_368 = out_roready_1_264 & out_romask_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_368 = out_wivalid_1_264 & out_wimask_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_368 = out_woready_1_264 & out_womask_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_369 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_369 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_369 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_369 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_369 = out_rivalid_1_265 & out_rimask_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_369 = out_roready_1_265 & out_romask_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_369 = out_wivalid_1_265 & out_wimask_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_369 = out_woready_1_265 & out_womask_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_311 = {hi_626, flags_0_go, hi_625, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_370 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_370 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_370 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_370 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_370 = out_rivalid_1_266 & out_rimask_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_370 = out_roready_1_266 & out_romask_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_370 = out_wivalid_1_266 & out_wimask_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_370 = out_woready_1_266 & out_womask_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_312 = {hi_627, flags_0_go, out_prepend_311};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_371 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_371 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_371 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_371 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_371 = out_rivalid_1_267 & out_rimask_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_371 = out_roready_1_267 & out_romask_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_371 = out_wivalid_1_267 & out_wimask_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_371 = out_woready_1_267 & out_womask_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_313 = {hi_628, flags_0_go, out_prepend_312};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_372 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_372 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_372 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_372 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_372 = out_rivalid_1_268 & out_rimask_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_372 = out_roready_1_268 & out_romask_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_372 = out_wivalid_1_268 & out_wimask_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_372 = out_woready_1_268 & out_womask_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_314 = {hi_629, flags_0_go, out_prepend_313};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_373 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_373 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_373 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_373 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_373 = out_rivalid_1_269 & out_rimask_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_373 = out_roready_1_269 & out_romask_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_373 = out_wivalid_1_269 & out_wimask_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_373 = out_woready_1_269 & out_womask_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_315 = {hi_630, flags_0_go, out_prepend_314};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_374 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_374 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_374 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_374 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_374 = out_rivalid_1_270 & out_rimask_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_374 = out_roready_1_270 & out_romask_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_374 = out_wivalid_1_270 & out_wimask_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_374 = out_woready_1_270 & out_womask_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_316 = {hi_631, flags_0_go, out_prepend_315};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_375 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_375 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_375 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_375 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_375 = out_rivalid_1_271 & out_rimask_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_375 = out_roready_1_271 & out_romask_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_375 = out_wivalid_1_271 & out_wimask_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_375 = out_woready_1_271 & out_womask_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_317 = {hi_632, flags_0_go, out_prepend_316};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_376 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_376 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_376 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_376 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_376 = out_rivalid_1_272 & out_rimask_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_376 = out_roready_1_272 & out_romask_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_376 = out_wivalid_1_272 & out_wimask_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_376 = out_woready_1_272 & out_womask_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_377 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_377 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_377 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_377 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_377 = out_rivalid_1_273 & out_rimask_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_377 = out_roready_1_273 & out_romask_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_377 = out_wivalid_1_273 & out_wimask_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_377 = out_woready_1_273 & out_womask_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_318 = {hi_842, flags_0_go, hi_841, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_378 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_378 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_378 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_378 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_378 = out_rivalid_1_274 & out_rimask_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_378 = out_roready_1_274 & out_romask_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_378 = out_wivalid_1_274 & out_wimask_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_378 = out_woready_1_274 & out_womask_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_319 = {hi_843, flags_0_go, out_prepend_318};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_379 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_379 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_379 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_379 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_379 = out_rivalid_1_275 & out_rimask_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_379 = out_roready_1_275 & out_romask_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_379 = out_wivalid_1_275 & out_wimask_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_379 = out_woready_1_275 & out_womask_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_320 = {hi_844, flags_0_go, out_prepend_319};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_380 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_380 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_380 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_380 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_380 = out_rivalid_1_276 & out_rimask_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_380 = out_roready_1_276 & out_romask_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_380 = out_wivalid_1_276 & out_wimask_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_380 = out_woready_1_276 & out_womask_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_321 = {hi_845, flags_0_go, out_prepend_320};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_381 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_381 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_381 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_381 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_381 = out_rivalid_1_277 & out_rimask_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_381 = out_roready_1_277 & out_romask_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_381 = out_wivalid_1_277 & out_wimask_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_381 = out_woready_1_277 & out_womask_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_322 = {hi_846, flags_0_go, out_prepend_321};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_382 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_382 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_382 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_382 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_382 = out_rivalid_1_278 & out_rimask_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_382 = out_roready_1_278 & out_romask_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_382 = out_wivalid_1_278 & out_wimask_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_382 = out_woready_1_278 & out_womask_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_323 = {hi_847, flags_0_go, out_prepend_322};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_383 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_383 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_383 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_383 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_383 = out_rivalid_1_279 & out_rimask_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_383 = out_roready_1_279 & out_romask_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_383 = out_wivalid_1_279 & out_wimask_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_383 = out_woready_1_279 & out_womask_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_324 = {hi_848, flags_0_go, out_prepend_323};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_384 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_384 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_384 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_384 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_384 = out_rivalid_1_280 & out_rimask_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_384 = out_roready_1_280 & out_romask_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_384 = out_wivalid_1_280 & out_wimask_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_384 = out_woready_1_280 & out_womask_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_385 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_385 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_385 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_385 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_385 = out_rivalid_1_281 & out_rimask_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_385 = out_roready_1_281 & out_romask_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_385 = out_wivalid_1_281 & out_wimask_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_385 = out_woready_1_281 & out_womask_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_325 = {hi_962, flags_0_go, hi_961, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_386 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_386 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_386 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_386 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_386 = out_rivalid_1_282 & out_rimask_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_386 = out_roready_1_282 & out_romask_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_386 = out_wivalid_1_282 & out_wimask_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_386 = out_woready_1_282 & out_womask_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_326 = {hi_963, flags_0_go, out_prepend_325};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_387 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_387 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_387 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_387 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_387 = out_rivalid_1_283 & out_rimask_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_387 = out_roready_1_283 & out_romask_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_387 = out_wivalid_1_283 & out_wimask_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_387 = out_woready_1_283 & out_womask_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_327 = {hi_964, flags_0_go, out_prepend_326};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_388 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_388 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_388 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_388 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_388 = out_rivalid_1_284 & out_rimask_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_388 = out_roready_1_284 & out_romask_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_388 = out_wivalid_1_284 & out_wimask_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_388 = out_woready_1_284 & out_womask_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_328 = {hi_965, flags_0_go, out_prepend_327};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_389 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_389 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_389 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_389 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_389 = out_rivalid_1_285 & out_rimask_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_389 = out_roready_1_285 & out_romask_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_389 = out_wivalid_1_285 & out_wimask_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_389 = out_woready_1_285 & out_womask_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_329 = {hi_966, flags_0_go, out_prepend_328};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_390 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_390 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_390 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_390 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_390 = out_rivalid_1_286 & out_rimask_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_390 = out_roready_1_286 & out_romask_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_390 = out_wivalid_1_286 & out_wimask_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_390 = out_woready_1_286 & out_womask_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_330 = {hi_967, flags_0_go, out_prepend_329};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_391 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_391 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_391 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_391 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_391 = out_rivalid_1_287 & out_rimask_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_391 = out_roready_1_287 & out_romask_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_391 = out_wivalid_1_287 & out_wimask_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_391 = out_woready_1_287 & out_womask_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_331 = {hi_968, flags_0_go, out_prepend_330};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_392 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_392 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_392 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_392 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_392 = out_rivalid_1_288 & out_rimask_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_392 = out_roready_1_288 & out_romask_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_392 = out_wivalid_1_288 & out_wimask_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_392 = out_woready_1_288 & out_womask_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_393 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_393 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_393 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_393 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_393 = out_rivalid_1_289 & out_rimask_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_393 = out_roready_1_289 & out_romask_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_393 = out_wivalid_1_289 & out_wimask_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_393 = out_woready_1_289 & out_womask_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_332 = {hi_586, flags_0_go, hi_585, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_394 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_394 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_394 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_394 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_394 = out_rivalid_1_290 & out_rimask_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_394 = out_roready_1_290 & out_romask_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_394 = out_wivalid_1_290 & out_wimask_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_394 = out_woready_1_290 & out_womask_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_333 = {hi_587, flags_0_go, out_prepend_332};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_395 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_395 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_395 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_395 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_395 = out_rivalid_1_291 & out_rimask_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_395 = out_roready_1_291 & out_romask_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_395 = out_wivalid_1_291 & out_wimask_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_291;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_395 = out_woready_1_291 & out_womask_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_334 = {hi_588, flags_0_go, out_prepend_333};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_396 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_396 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_396 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_396 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_396 = out_rivalid_1_292 & out_rimask_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_396 = out_roready_1_292 & out_romask_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_396 = out_wivalid_1_292 & out_wimask_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_292;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_396 = out_woready_1_292 & out_womask_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_335 = {hi_589, flags_0_go, out_prepend_334};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_397 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_397 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_397 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_397 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_397 = out_rivalid_1_293 & out_rimask_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_397 = out_roready_1_293 & out_romask_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_397 = out_wivalid_1_293 & out_wimask_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_293;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_397 = out_woready_1_293 & out_womask_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_336 = {hi_590, flags_0_go, out_prepend_335};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_398 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_398 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_398 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_398 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_398 = out_rivalid_1_294 & out_rimask_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_398 = out_roready_1_294 & out_romask_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_398 = out_wivalid_1_294 & out_wimask_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_294;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_398 = out_woready_1_294 & out_womask_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_337 = {hi_591, flags_0_go, out_prepend_336};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_399 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_399 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_399 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_399 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_399 = out_rivalid_1_295 & out_rimask_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_399 = out_roready_1_295 & out_romask_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_399 = out_wivalid_1_295 & out_wimask_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_295;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_399 = out_woready_1_295 & out_womask_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_338 = {hi_592, flags_0_go, out_prepend_337};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_400 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_400 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_400 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_400 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_400 = out_rivalid_1_296 & out_rimask_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_400 = out_roready_1_296 & out_romask_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_400 = out_wivalid_1_296 & out_wimask_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_296;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_400 = out_woready_1_296 & out_womask_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_401 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_401 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_401 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_401 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_401 = out_rivalid_1_297 & out_rimask_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_401 = out_roready_1_297 & out_romask_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_401 = out_wivalid_1_297 & out_wimask_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_297;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_401 = out_woready_1_297 & out_womask_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_339 = {hi_738, flags_0_go, hi_737, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_402 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_402 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_402 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_402 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_402 = out_rivalid_1_298 & out_rimask_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_402 = out_roready_1_298 & out_romask_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_402 = out_wivalid_1_298 & out_wimask_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_298;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_402 = out_woready_1_298 & out_womask_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_340 = {hi_739, flags_0_go, out_prepend_339};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_403 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_403 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_403 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_403 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_403 = out_rivalid_1_299 & out_rimask_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_403 = out_roready_1_299 & out_romask_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_403 = out_wivalid_1_299 & out_wimask_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_299;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_403 = out_woready_1_299 & out_womask_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_341 = {hi_740, flags_0_go, out_prepend_340};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_404 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_404 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_404 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_404 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_404 = out_rivalid_1_300 & out_rimask_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_404 = out_roready_1_300 & out_romask_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_404 = out_wivalid_1_300 & out_wimask_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_300;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_404 = out_woready_1_300 & out_womask_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_342 = {hi_741, flags_0_go, out_prepend_341};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_405 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_405 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_405 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_405 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_405 = out_rivalid_1_301 & out_rimask_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_405 = out_roready_1_301 & out_romask_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_405 = out_wivalid_1_301 & out_wimask_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_301;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_405 = out_woready_1_301 & out_womask_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_343 = {hi_742, flags_0_go, out_prepend_342};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_406 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_406 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_406 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_406 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_406 = out_rivalid_1_302 & out_rimask_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_406 = out_roready_1_302 & out_romask_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_406 = out_wivalid_1_302 & out_wimask_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_302;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_406 = out_woready_1_302 & out_womask_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_344 = {hi_743, flags_0_go, out_prepend_343};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_407 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_407 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_407 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_407 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_407 = out_rivalid_1_303 & out_rimask_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_407 = out_roready_1_303 & out_romask_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_407 = out_wivalid_1_303 & out_wimask_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_303;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_407 = out_woready_1_303 & out_womask_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_345 = {hi_744, flags_0_go, out_prepend_344};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_408 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_408 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_408 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_408 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_408 = out_rivalid_1_304 & out_rimask_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_408 = out_roready_1_304 & out_romask_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_408 = out_wivalid_1_304 & out_wimask_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_304;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_408 = out_woready_1_304 & out_womask_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_409 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_409 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_409 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_409 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_409 = out_rivalid_1_305 & out_rimask_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_409 = out_roready_1_305 & out_romask_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_409 = out_wivalid_1_305 & out_wimask_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_305;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_409 = out_woready_1_305 & out_womask_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_410 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_410 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_410 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_410 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_410 = out_rivalid_1_306 & out_rimask_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_410 = out_roready_1_306 & out_romask_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_410 = out_wivalid_1_306 & out_wimask_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_306;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_410 = out_woready_1_306 & out_womask_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_411 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_411 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_411 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_411 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_411 = out_rivalid_1_307 & out_rimask_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_411 = out_roready_1_307 & out_romask_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_411 = out_wivalid_1_307 & out_wimask_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_307;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_411 = out_woready_1_307 & out_womask_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_412 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_412 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_412 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_412 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_412 = out_rivalid_1_308 & out_rimask_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_412 = out_roready_1_308 & out_romask_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_412 = out_wivalid_1_308 & out_wimask_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_308;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_412 = out_woready_1_308 & out_womask_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_413 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_413 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_413 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_413 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_413 = out_rivalid_1_309 & out_rimask_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_413 = out_roready_1_309 & out_romask_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_413 = out_wivalid_1_309 & out_wimask_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_309;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_413 = out_woready_1_309 & out_womask_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_414 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_414 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_414 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_414 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_414 = out_rivalid_1_310 & out_rimask_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_414 = out_roready_1_310 & out_romask_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_414 = out_wivalid_1_310 & out_wimask_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_310;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_414 = out_woready_1_310 & out_womask_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_415 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_415 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_415 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_415 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_415 = out_rivalid_1_311 & out_rimask_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_415 = out_roready_1_311 & out_romask_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_415 = out_wivalid_1_311 & out_wimask_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_311;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_415 = out_woready_1_311 & out_womask_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_416 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_416 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_416 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_416 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_416 = out_rivalid_1_312 & out_rimask_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_416 = out_roready_1_312 & out_romask_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_416 = out_wivalid_1_312 & out_wimask_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_312;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_416 = out_woready_1_312 & out_womask_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_417 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_417 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_417 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_417 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_417 = out_rivalid_1_313 & out_rimask_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_417 = out_roready_1_313 & out_romask_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_417 = out_wivalid_1_313 & out_wimask_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_313;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_417 = out_woready_1_313 & out_womask_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_353 = {hi_258, flags_0_go, hi_257, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_418 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_418 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_418 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_418 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_418 = out_rivalid_1_314 & out_rimask_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_418 = out_roready_1_314 & out_romask_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_418 = out_wivalid_1_314 & out_wimask_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_314;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_418 = out_woready_1_314 & out_womask_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_354 = {hi_259, flags_0_go, out_prepend_353};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_419 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_419 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_419 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_419 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_419 = out_rivalid_1_315 & out_rimask_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_419 = out_roready_1_315 & out_romask_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_419 = out_wivalid_1_315 & out_wimask_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_315;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_419 = out_woready_1_315 & out_womask_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_355 = {hi_260, flags_0_go, out_prepend_354};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_420 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_420 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_420 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_420 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_420 = out_rivalid_1_316 & out_rimask_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_420 = out_roready_1_316 & out_romask_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_420 = out_wivalid_1_316 & out_wimask_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_316;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_420 = out_woready_1_316 & out_womask_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_356 = {hi_261, flags_0_go, out_prepend_355};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_421 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_421 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_421 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_421 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_421 = out_rivalid_1_317 & out_rimask_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_421 = out_roready_1_317 & out_romask_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_421 = out_wivalid_1_317 & out_wimask_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_317;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_421 = out_woready_1_317 & out_womask_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_357 = {hi_262, flags_0_go, out_prepend_356};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_422 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_422 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_422 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_422 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_422 = out_rivalid_1_318 & out_rimask_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_422 = out_roready_1_318 & out_romask_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_422 = out_wivalid_1_318 & out_wimask_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_318;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_422 = out_woready_1_318 & out_womask_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_358 = {hi_263, flags_0_go, out_prepend_357};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_423 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_423 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_423 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_423 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_423 = out_rivalid_1_319 & out_rimask_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_423 = out_roready_1_319 & out_romask_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_423 = out_wivalid_1_319 & out_wimask_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_319;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_423 = out_woready_1_319 & out_womask_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_359 = {hi_264, flags_0_go, out_prepend_358};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_424 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_424 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_424 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_424 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_424 = out_rivalid_1_320 & out_rimask_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_424 = out_roready_1_320 & out_romask_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_424 = out_wivalid_1_320 & out_wimask_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_320;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_424 = out_woready_1_320 & out_womask_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_425 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_425 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_425 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_425 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_425 = out_rivalid_1_321 & out_rimask_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_425 = out_roready_1_321 & out_romask_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_425 = out_wivalid_1_321 & out_wimask_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_321;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_425 = out_woready_1_321 & out_womask_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_360 = {hi_514, flags_0_go, hi_513, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_426 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_426 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_426 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_426 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_426 = out_rivalid_1_322 & out_rimask_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_426 = out_roready_1_322 & out_romask_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_426 = out_wivalid_1_322 & out_wimask_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_322;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_426 = out_woready_1_322 & out_womask_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_361 = {hi_515, flags_0_go, out_prepend_360};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_427 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_427 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_427 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_427 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_427 = out_rivalid_1_323 & out_rimask_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_427 = out_roready_1_323 & out_romask_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_427 = out_wivalid_1_323 & out_wimask_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_323;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_427 = out_woready_1_323 & out_womask_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_362 = {hi_516, flags_0_go, out_prepend_361};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_428 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_428 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_428 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_428 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_428 = out_rivalid_1_324 & out_rimask_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_428 = out_roready_1_324 & out_romask_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_428 = out_wivalid_1_324 & out_wimask_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_324;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_428 = out_woready_1_324 & out_womask_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_363 = {hi_517, flags_0_go, out_prepend_362};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_429 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_429 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_429 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_429 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_429 = out_rivalid_1_325 & out_rimask_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_429 = out_roready_1_325 & out_romask_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_429 = out_wivalid_1_325 & out_wimask_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_325;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_429 = out_woready_1_325 & out_womask_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_364 = {hi_518, flags_0_go, out_prepend_363};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_430 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_430 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_430 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_430 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_430 = out_rivalid_1_326 & out_rimask_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_430 = out_roready_1_326 & out_romask_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_430 = out_wivalid_1_326 & out_wimask_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_326;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_430 = out_woready_1_326 & out_womask_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_365 = {hi_519, flags_0_go, out_prepend_364};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_431 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_431 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_431 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_431 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_431 = out_rivalid_1_327 & out_rimask_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_431 = out_roready_1_327 & out_romask_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_431 = out_wivalid_1_327 & out_wimask_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_327;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_431 = out_woready_1_327 & out_womask_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_366 = {hi_520, flags_0_go, out_prepend_365};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_432 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_432 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_432 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_432 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_432 = out_rivalid_1_328 & out_rimask_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_432 = out_roready_1_328 & out_romask_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_432 = out_wivalid_1_328 & out_wimask_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_328;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_432 = out_woready_1_328 & out_womask_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_433 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_433 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_433 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_433 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_433 = out_rivalid_1_329 & out_rimask_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_433 = out_roready_1_329 & out_romask_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_433 = out_wivalid_1_329 & out_wimask_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_329;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_433 = out_woready_1_329 & out_womask_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_367 = {hi_74, flags_0_go, hi_73, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_434 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_434 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_434 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_434 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_434 = out_rivalid_1_330 & out_rimask_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_434 = out_roready_1_330 & out_romask_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_434 = out_wivalid_1_330 & out_wimask_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_330;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_434 = out_woready_1_330 & out_womask_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_368 = {hi_75, flags_0_go, out_prepend_367};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_435 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_435 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_435 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_435 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_435 = out_rivalid_1_331 & out_rimask_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_435 = out_roready_1_331 & out_romask_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_435 = out_wivalid_1_331 & out_wimask_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_331;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_435 = out_woready_1_331 & out_womask_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_369 = {hi_76, flags_0_go, out_prepend_368};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_436 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_436 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_436 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_436 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_436 = out_rivalid_1_332 & out_rimask_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_436 = out_roready_1_332 & out_romask_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_436 = out_wivalid_1_332 & out_wimask_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_332;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_436 = out_woready_1_332 & out_womask_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_370 = {hi_77, flags_0_go, out_prepend_369};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_437 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_437 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_437 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_437 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_437 = out_rivalid_1_333 & out_rimask_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_437 = out_roready_1_333 & out_romask_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_437 = out_wivalid_1_333 & out_wimask_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_333;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_437 = out_woready_1_333 & out_womask_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_371 = {hi_78, flags_0_go, out_prepend_370};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_438 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_438 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_438 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_438 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_438 = out_rivalid_1_334 & out_rimask_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_438 = out_roready_1_334 & out_romask_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_438 = out_wivalid_1_334 & out_wimask_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_334;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_438 = out_woready_1_334 & out_womask_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_372 = {hi_79, flags_0_go, out_prepend_371};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_439 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_439 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_439 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_439 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_439 = out_rivalid_1_335 & out_rimask_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_439 = out_roready_1_335 & out_romask_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_439 = out_wivalid_1_335 & out_wimask_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_335;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_439 = out_woready_1_335 & out_womask_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_373 = {hi_80, flags_0_go, out_prepend_372};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_440 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_440 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_440 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_440 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_440 = out_rivalid_1_336 & out_rimask_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_440 = out_roready_1_336 & out_romask_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_440 = out_wivalid_1_336 & out_wimask_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_336;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_440 = out_woready_1_336 & out_womask_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_441 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_441 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_441 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_441 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_441 = out_rivalid_1_337 & out_rimask_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_441 = out_roready_1_337 & out_romask_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_441 = out_wivalid_1_337 & out_wimask_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_337;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_441 = out_woready_1_337 & out_womask_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_374 = {hi_298, flags_0_go, hi_297, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_442 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_442 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_442 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_442 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_442 = out_rivalid_1_338 & out_rimask_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_442 = out_roready_1_338 & out_romask_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_442 = out_wivalid_1_338 & out_wimask_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_338;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_442 = out_woready_1_338 & out_womask_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_375 = {hi_299, flags_0_go, out_prepend_374};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_443 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_443 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_443 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_443 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_443 = out_rivalid_1_339 & out_rimask_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_443 = out_roready_1_339 & out_romask_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_443 = out_wivalid_1_339 & out_wimask_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_339;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_443 = out_woready_1_339 & out_womask_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_376 = {hi_300, flags_0_go, out_prepend_375};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_444 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_444 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_444 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_444 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_444 = out_rivalid_1_340 & out_rimask_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_444 = out_roready_1_340 & out_romask_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_444 = out_wivalid_1_340 & out_wimask_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_340;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_444 = out_woready_1_340 & out_womask_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_377 = {hi_301, flags_0_go, out_prepend_376};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_445 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_445 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_445 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_445 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_445 = out_rivalid_1_341 & out_rimask_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_445 = out_roready_1_341 & out_romask_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_445 = out_wivalid_1_341 & out_wimask_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_341;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_445 = out_woready_1_341 & out_womask_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_378 = {hi_302, flags_0_go, out_prepend_377};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_446 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_446 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_446 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_446 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_446 = out_rivalid_1_342 & out_rimask_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_446 = out_roready_1_342 & out_romask_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_446 = out_wivalid_1_342 & out_wimask_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_342;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_446 = out_woready_1_342 & out_womask_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_379 = {hi_303, flags_0_go, out_prepend_378};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_447 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_447 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_447 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_447 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_447 = out_rivalid_1_343 & out_rimask_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_447 = out_roready_1_343 & out_romask_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_447 = out_wivalid_1_343 & out_wimask_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_343;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_447 = out_woready_1_343 & out_womask_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_380 = {hi_304, flags_0_go, out_prepend_379};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_448 = |(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_448 = &(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_448 = |(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_448 = &(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_448 = out_rivalid_1_344 & out_rimask_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_448 = out_roready_1_344 & out_romask_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_448 = out_wivalid_1_344 & out_wimask_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_344;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_448 = out_woready_1_344 & out_womask_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               hartResumingWrEn = out_f_woready_448;	// src/main/scala/devices/debug/Debug.scala:872:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]         hartHaltedId = out_front_1_bits_data[9:0];	// src/main/scala/devices/debug/Debug.scala:869:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]         hartResumingId = out_front_1_bits_data[9:0];	// src/main/scala/devices/debug/Debug.scala:873:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_449 = |(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_449 = &(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_449 = |(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_449 = &(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_449 = out_rivalid_1_345 & out_rimask_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_449 = out_roready_1_345 & out_romask_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_449 = out_wivalid_1_345 & out_wimask_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_449 = out_woready_1_345 & out_womask_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               hartExceptionWrEn = out_f_woready_449;	// src/main/scala/devices/debug/Debug.scala:874:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]         hartGoingId = out_front_1_bits_data[41:32];	// src/main/scala/devices/debug/Debug.scala:871:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]         hartExceptionId = out_front_1_bits_data[41:32];	// src/main/scala/devices/debug/Debug.scala:875:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_450 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_450 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_450 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_450 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_450 = out_rivalid_1_346 & out_rimask_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_450 = out_roready_1_346 & out_romask_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_450 = out_wivalid_1_346 & out_wimask_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_346;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_450 = out_woready_1_346 & out_womask_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_451 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_451 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_451 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_451 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_451 = out_rivalid_1_347 & out_rimask_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_451 = out_roready_1_347 & out_romask_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_451 = out_wivalid_1_347 & out_wimask_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_347;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_451 = out_woready_1_347 & out_womask_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_382 = {hi_810, flags_0_go, hi_809, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_452 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_452 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_452 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_452 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_452 = out_rivalid_1_348 & out_rimask_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_452 = out_roready_1_348 & out_romask_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_452 = out_wivalid_1_348 & out_wimask_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_348;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_452 = out_woready_1_348 & out_womask_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_383 = {hi_811, flags_0_go, out_prepend_382};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_453 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_453 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_453 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_453 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_453 = out_rivalid_1_349 & out_rimask_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_453 = out_roready_1_349 & out_romask_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_453 = out_wivalid_1_349 & out_wimask_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_349;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_453 = out_woready_1_349 & out_womask_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_384 = {hi_812, flags_0_go, out_prepend_383};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_454 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_454 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_454 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_454 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_454 = out_rivalid_1_350 & out_rimask_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_454 = out_roready_1_350 & out_romask_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_454 = out_wivalid_1_350 & out_wimask_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_350;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_454 = out_woready_1_350 & out_womask_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_385 = {hi_813, flags_0_go, out_prepend_384};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_455 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_455 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_455 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_455 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_455 = out_rivalid_1_351 & out_rimask_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_455 = out_roready_1_351 & out_romask_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_455 = out_wivalid_1_351 & out_wimask_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_351;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_455 = out_woready_1_351 & out_womask_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_386 = {hi_814, flags_0_go, out_prepend_385};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_456 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_456 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_456 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_456 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_456 = out_rivalid_1_352 & out_rimask_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_456 = out_roready_1_352 & out_romask_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_456 = out_wivalid_1_352 & out_wimask_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_352;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_456 = out_woready_1_352 & out_womask_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_387 = {hi_815, flags_0_go, out_prepend_386};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_457 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_457 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_457 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_457 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_457 = out_rivalid_1_353 & out_rimask_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_457 = out_roready_1_353 & out_romask_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_457 = out_wivalid_1_353 & out_wimask_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_353;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_457 = out_woready_1_353 & out_womask_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_388 = {hi_816, flags_0_go, out_prepend_387};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_458 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_458 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_458 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_458 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_458 = out_rivalid_1_354 & out_rimask_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_458 = out_roready_1_354 & out_romask_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_458 = out_wivalid_1_354 & out_wimask_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_354;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_458 = out_woready_1_354 & out_womask_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_459 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_459 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_459 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_459 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_459 = out_rivalid_1_355 & out_rimask_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_459 = out_roready_1_355 & out_romask_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_459 = out_wivalid_1_355 & out_wimask_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_355;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_459 = out_woready_1_355 & out_womask_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_389 = {hi_994, flags_0_go, hi_993, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_460 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_460 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_460 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_460 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_460 = out_rivalid_1_356 & out_rimask_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_460 = out_roready_1_356 & out_romask_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_460 = out_wivalid_1_356 & out_wimask_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_356;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_460 = out_woready_1_356 & out_womask_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_390 = {hi_995, flags_0_go, out_prepend_389};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_461 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_461 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_461 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_461 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_461 = out_rivalid_1_357 & out_rimask_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_461 = out_roready_1_357 & out_romask_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_461 = out_wivalid_1_357 & out_wimask_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_357;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_461 = out_woready_1_357 & out_womask_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_391 = {hi_996, flags_0_go, out_prepend_390};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_462 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_462 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_462 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_462 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_462 = out_rivalid_1_358 & out_rimask_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_462 = out_roready_1_358 & out_romask_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_462 = out_wivalid_1_358 & out_wimask_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_358;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_462 = out_woready_1_358 & out_womask_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_392 = {hi_997, flags_0_go, out_prepend_391};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_463 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_463 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_463 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_463 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_463 = out_rivalid_1_359 & out_rimask_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_463 = out_roready_1_359 & out_romask_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_463 = out_wivalid_1_359 & out_wimask_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_359;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_463 = out_woready_1_359 & out_womask_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_393 = {hi_998, flags_0_go, out_prepend_392};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_464 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_464 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_464 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_464 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_464 = out_rivalid_1_360 & out_rimask_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_464 = out_roready_1_360 & out_romask_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_464 = out_wivalid_1_360 & out_wimask_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_360;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_464 = out_woready_1_360 & out_womask_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_394 = {hi_999, flags_0_go, out_prepend_393};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_465 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_465 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_465 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_465 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_465 = out_rivalid_1_361 & out_rimask_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_465 = out_roready_1_361 & out_romask_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_465 = out_wivalid_1_361 & out_wimask_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_361;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_465 = out_woready_1_361 & out_womask_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_395 = {hi_1000, flags_0_go, out_prepend_394};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_466 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_466 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_466 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_466 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_466 = out_rivalid_1_362 & out_rimask_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_466 = out_roready_1_362 & out_romask_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_466 = out_wivalid_1_362 & out_wimask_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_362;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_466 = out_woready_1_362 & out_womask_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_467 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_467 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_467 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_467 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_467 = out_rivalid_1_363 & out_rimask_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_467 = out_roready_1_363 & out_romask_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_467 = out_wivalid_1_363 & out_wimask_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_363;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_467 = out_woready_1_363 & out_womask_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_396 = {hi_554, flags_0_go, hi_553, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_468 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_468 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_468 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_468 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_468 = out_rivalid_1_364 & out_rimask_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_468 = out_roready_1_364 & out_romask_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_468 = out_wivalid_1_364 & out_wimask_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_364;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_468 = out_woready_1_364 & out_womask_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_397 = {hi_555, flags_0_go, out_prepend_396};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_469 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_469 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_469 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_469 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_469 = out_rivalid_1_365 & out_rimask_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_469 = out_roready_1_365 & out_romask_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_469 = out_wivalid_1_365 & out_wimask_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_365;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_469 = out_woready_1_365 & out_womask_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_398 = {hi_556, flags_0_go, out_prepend_397};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_470 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_470 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_470 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_470 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_470 = out_rivalid_1_366 & out_rimask_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_470 = out_roready_1_366 & out_romask_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_470 = out_wivalid_1_366 & out_wimask_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_366;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_470 = out_woready_1_366 & out_womask_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_399 = {hi_557, flags_0_go, out_prepend_398};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_471 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_471 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_471 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_471 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_471 = out_rivalid_1_367 & out_rimask_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_471 = out_roready_1_367 & out_romask_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_471 = out_wivalid_1_367 & out_wimask_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_367;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_471 = out_woready_1_367 & out_womask_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_400 = {hi_558, flags_0_go, out_prepend_399};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_472 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_472 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_472 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_472 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_472 = out_rivalid_1_368 & out_rimask_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_472 = out_roready_1_368 & out_romask_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_472 = out_wivalid_1_368 & out_wimask_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_368;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_472 = out_woready_1_368 & out_womask_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_401 = {hi_559, flags_0_go, out_prepend_400};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_473 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_473 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_473 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_473 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_473 = out_rivalid_1_369 & out_rimask_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_473 = out_roready_1_369 & out_romask_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_473 = out_wivalid_1_369 & out_wimask_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_369;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_473 = out_woready_1_369 & out_womask_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_402 = {hi_560, flags_0_go, out_prepend_401};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_474 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_474 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_474 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_474 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_474 = out_rivalid_1_370 & out_rimask_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_474 = out_roready_1_370 & out_romask_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_474 = out_wivalid_1_370 & out_wimask_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_370;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_474 = out_woready_1_370 & out_womask_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_475 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_475 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_475 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_475 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_475 = out_rivalid_1_371 & out_rimask_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_475 = out_roready_1_371 & out_romask_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_475 = out_wivalid_1_371 & out_wimask_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_371;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_475 = out_woready_1_371 & out_womask_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_403 = {hi_770, flags_0_go, hi_769, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_476 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_476 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_476 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_476 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_476 = out_rivalid_1_372 & out_rimask_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_476 = out_roready_1_372 & out_romask_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_476 = out_wivalid_1_372 & out_wimask_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_372;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_476 = out_woready_1_372 & out_womask_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_404 = {hi_771, flags_0_go, out_prepend_403};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_477 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_477 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_477 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_477 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_477 = out_rivalid_1_373 & out_rimask_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_477 = out_roready_1_373 & out_romask_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_477 = out_wivalid_1_373 & out_wimask_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_373;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_477 = out_woready_1_373 & out_womask_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_405 = {hi_772, flags_0_go, out_prepend_404};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_478 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_478 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_478 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_478 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_478 = out_rivalid_1_374 & out_rimask_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_478 = out_roready_1_374 & out_romask_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_478 = out_wivalid_1_374 & out_wimask_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_374;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_478 = out_woready_1_374 & out_womask_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_406 = {hi_773, flags_0_go, out_prepend_405};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_479 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_479 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_479 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_479 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_479 = out_rivalid_1_375 & out_rimask_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_479 = out_roready_1_375 & out_romask_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_479 = out_wivalid_1_375 & out_wimask_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_375;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_479 = out_woready_1_375 & out_womask_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_407 = {hi_774, flags_0_go, out_prepend_406};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_480 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_480 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_480 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_480 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_480 = out_rivalid_1_376 & out_rimask_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_480 = out_roready_1_376 & out_romask_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_480 = out_wivalid_1_376 & out_wimask_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_376;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_480 = out_woready_1_376 & out_womask_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_408 = {hi_775, flags_0_go, out_prepend_407};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_481 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_481 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_481 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_481 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_481 = out_rivalid_1_377 & out_rimask_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_481 = out_roready_1_377 & out_romask_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_481 = out_wivalid_1_377 & out_wimask_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_377;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_481 = out_woready_1_377 & out_womask_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_409 = {hi_776, flags_0_go, out_prepend_408};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_482 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_482 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_482 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_482 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_482 = out_rivalid_1_378 & out_rimask_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_482 = out_roready_1_378 & out_romask_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_482 = out_wivalid_1_378 & out_wimask_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_378;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_482 = out_woready_1_378 & out_womask_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_483 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_483 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_483 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_483 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_483 = out_rivalid_1_379 & out_rimask_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_483 = out_roready_1_379 & out_romask_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_483 = out_wivalid_1_379 & out_wimask_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_379;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_483 = out_woready_1_379 & out_womask_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_410 = {hi_226, flags_0_go, hi_225, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_484 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_484 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_484 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_484 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_484 = out_rivalid_1_380 & out_rimask_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_484 = out_roready_1_380 & out_romask_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_484 = out_wivalid_1_380 & out_wimask_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_380;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_484 = out_woready_1_380 & out_womask_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_411 = {hi_227, flags_0_go, out_prepend_410};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_485 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_485 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_485 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_485 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_485 = out_rivalid_1_381 & out_rimask_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_485 = out_roready_1_381 & out_romask_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_485 = out_wivalid_1_381 & out_wimask_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_381;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_485 = out_woready_1_381 & out_womask_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_412 = {hi_228, flags_0_go, out_prepend_411};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_486 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_486 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_486 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_486 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_486 = out_rivalid_1_382 & out_rimask_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_486 = out_roready_1_382 & out_romask_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_486 = out_wivalid_1_382 & out_wimask_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_382;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_486 = out_woready_1_382 & out_womask_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_413 = {hi_229, flags_0_go, out_prepend_412};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_487 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_487 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_487 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_487 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_487 = out_rivalid_1_383 & out_rimask_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_487 = out_roready_1_383 & out_romask_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_487 = out_wivalid_1_383 & out_wimask_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_383;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_487 = out_woready_1_383 & out_womask_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_414 = {hi_230, flags_0_go, out_prepend_413};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_488 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_488 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_488 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_488 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_488 = out_rivalid_1_384 & out_rimask_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_488 = out_roready_1_384 & out_romask_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_488 = out_wivalid_1_384 & out_wimask_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_384;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_488 = out_woready_1_384 & out_womask_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_415 = {hi_231, flags_0_go, out_prepend_414};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_489 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_489 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_489 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_489 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_489 = out_rivalid_1_385 & out_rimask_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_489 = out_roready_1_385 & out_romask_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_489 = out_wivalid_1_385 & out_wimask_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_385;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_489 = out_woready_1_385 & out_womask_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_416 = {hi_232, flags_0_go, out_prepend_415};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_490 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_490 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_490 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_490 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_490 = out_rivalid_1_386 & out_rimask_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_490 = out_roready_1_386 & out_romask_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_490 = out_wivalid_1_386 & out_wimask_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_386;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_490 = out_woready_1_386 & out_womask_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_491 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_491 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_491 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_491 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_491 = out_rivalid_1_387 & out_rimask_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_491 = out_roready_1_387 & out_romask_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_491 = out_wivalid_1_387 & out_wimask_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_387;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_491 = out_woready_1_387 & out_womask_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_417 = {hi_482, flags_0_go, hi_481, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_492 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_492 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_492 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_492 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_492 = out_rivalid_1_388 & out_rimask_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_492 = out_roready_1_388 & out_romask_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_492 = out_wivalid_1_388 & out_wimask_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_388;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_492 = out_woready_1_388 & out_womask_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_418 = {hi_483, flags_0_go, out_prepend_417};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_493 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_493 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_493 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_493 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_493 = out_rivalid_1_389 & out_rimask_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_493 = out_roready_1_389 & out_romask_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_493 = out_wivalid_1_389 & out_wimask_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_389;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_493 = out_woready_1_389 & out_womask_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_419 = {hi_484, flags_0_go, out_prepend_418};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_494 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_494 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_494 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_494 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_494 = out_rivalid_1_390 & out_rimask_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_494 = out_roready_1_390 & out_romask_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_494 = out_wivalid_1_390 & out_wimask_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_494 = out_woready_1_390 & out_womask_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_420 = {hi_485, flags_0_go, out_prepend_419};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_495 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_495 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_495 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_495 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_495 = out_rivalid_1_391 & out_rimask_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_495 = out_roready_1_391 & out_romask_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_495 = out_wivalid_1_391 & out_wimask_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_391;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_495 = out_woready_1_391 & out_womask_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_421 = {hi_486, flags_0_go, out_prepend_420};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_496 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_496 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_496 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_496 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_496 = out_rivalid_1_392 & out_rimask_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_496 = out_roready_1_392 & out_romask_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_496 = out_wivalid_1_392 & out_wimask_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_496 = out_woready_1_392 & out_womask_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_422 = {hi_487, flags_0_go, out_prepend_421};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_497 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_497 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_497 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_497 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_497 = out_rivalid_1_393 & out_rimask_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_497 = out_roready_1_393 & out_romask_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_497 = out_wivalid_1_393 & out_wimask_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_393;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_497 = out_woready_1_393 & out_womask_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_423 = {hi_488, flags_0_go, out_prepend_422};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_498 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_498 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_498 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_498 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_498 = out_rivalid_1_394 & out_rimask_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_498 = out_roready_1_394 & out_romask_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_498 = out_wivalid_1_394 & out_wimask_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_498 = out_woready_1_394 & out_womask_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_499 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_499 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_499 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_499 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_499 = out_rivalid_1_395 & out_rimask_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_499 = out_roready_1_395 & out_romask_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_499 = out_wivalid_1_395 & out_wimask_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_395;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_499 = out_woready_1_395 & out_womask_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_424 = {hi_330, flags_0_go, hi_329, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_500 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_500 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_500 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_500 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_500 = out_rivalid_1_396 & out_rimask_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_500 = out_roready_1_396 & out_romask_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_500 = out_wivalid_1_396 & out_wimask_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_500 = out_woready_1_396 & out_womask_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_425 = {hi_331, flags_0_go, out_prepend_424};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_501 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_501 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_501 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_501 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_501 = out_rivalid_1_397 & out_rimask_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_501 = out_roready_1_397 & out_romask_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_501 = out_wivalid_1_397 & out_wimask_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_397;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_501 = out_woready_1_397 & out_womask_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_426 = {hi_332, flags_0_go, out_prepend_425};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_502 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_502 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_502 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_502 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_502 = out_rivalid_1_398 & out_rimask_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_502 = out_roready_1_398 & out_romask_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_502 = out_wivalid_1_398 & out_wimask_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_398;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_502 = out_woready_1_398 & out_womask_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_427 = {hi_333, flags_0_go, out_prepend_426};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_503 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_503 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_503 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_503 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_503 = out_rivalid_1_399 & out_rimask_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_503 = out_roready_1_399 & out_romask_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_503 = out_wivalid_1_399 & out_wimask_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_399;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_503 = out_woready_1_399 & out_womask_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_428 = {hi_334, flags_0_go, out_prepend_427};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_504 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_504 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_504 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_504 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_504 = out_rivalid_1_400 & out_rimask_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_504 = out_roready_1_400 & out_romask_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_504 = out_wivalid_1_400 & out_wimask_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_400;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_504 = out_woready_1_400 & out_womask_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_429 = {hi_335, flags_0_go, out_prepend_428};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_505 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_505 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_505 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_505 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_505 = out_rivalid_1_401 & out_rimask_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_505 = out_roready_1_401 & out_romask_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_505 = out_wivalid_1_401 & out_wimask_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_401;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_505 = out_woready_1_401 & out_womask_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_430 = {hi_336, flags_0_go, out_prepend_429};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_506 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_506 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_506 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_506 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_506 = out_rivalid_1_402 & out_rimask_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_506 = out_roready_1_402 & out_romask_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_506 = out_wivalid_1_402 & out_wimask_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_402;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_506 = out_woready_1_402 & out_womask_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_507 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_507 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_507 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_507 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_507 = out_rivalid_1_403 & out_rimask_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_507 = out_roready_1_403 & out_romask_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_507 = out_wivalid_1_403 & out_wimask_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_403;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_507 = out_woready_1_403 & out_womask_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_431 = {hi_106, flags_0_go, hi_105, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_508 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_508 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_508 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_508 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_508 = out_rivalid_1_404 & out_rimask_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_508 = out_roready_1_404 & out_romask_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_508 = out_wivalid_1_404 & out_wimask_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_404;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_508 = out_woready_1_404 & out_womask_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_432 = {hi_107, flags_0_go, out_prepend_431};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_509 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_509 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_509 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_509 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_509 = out_rivalid_1_405 & out_rimask_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_509 = out_roready_1_405 & out_romask_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_509 = out_wivalid_1_405 & out_wimask_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_405;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_509 = out_woready_1_405 & out_womask_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_433 = {hi_108, flags_0_go, out_prepend_432};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_510 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_510 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_510 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_510 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_510 = out_rivalid_1_406 & out_rimask_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_510 = out_roready_1_406 & out_romask_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_510 = out_wivalid_1_406 & out_wimask_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_510 = out_woready_1_406 & out_womask_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_434 = {hi_109, flags_0_go, out_prepend_433};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_511 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_511 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_511 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_511 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_511 = out_rivalid_1_407 & out_rimask_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_511 = out_roready_1_407 & out_romask_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_511 = out_wivalid_1_407 & out_wimask_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_511 = out_woready_1_407 & out_womask_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_435 = {hi_110, flags_0_go, out_prepend_434};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_512 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_512 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_512 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_512 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_512 = out_rivalid_1_408 & out_rimask_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_512 = out_roready_1_408 & out_romask_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_512 = out_wivalid_1_408 & out_wimask_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_408;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_512 = out_woready_1_408 & out_womask_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_436 = {hi_111, flags_0_go, out_prepend_435};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_513 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_513 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_513 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_513 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_513 = out_rivalid_1_409 & out_rimask_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_513 = out_roready_1_409 & out_romask_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_513 = out_wivalid_1_409 & out_wimask_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_409;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_513 = out_woready_1_409 & out_womask_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_437 = {hi_112, flags_0_go, out_prepend_436};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_514 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_514 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_514 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_514 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_514 = out_rivalid_1_410 & out_rimask_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_514 = out_roready_1_410 & out_romask_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_514 = out_wivalid_1_410 & out_wimask_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_410;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_514 = out_woready_1_410 & out_womask_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_515 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_515 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_515 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_515 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_515 = out_rivalid_1_411 & out_rimask_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_515 = out_roready_1_411 & out_romask_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_515 = out_wivalid_1_411 & out_wimask_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_411;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_515 = out_woready_1_411 & out_womask_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_438 = {hi_778, flags_0_go, hi_777, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_516 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_516 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_516 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_516 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_516 = out_rivalid_1_412 & out_rimask_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_516 = out_roready_1_412 & out_romask_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_516 = out_wivalid_1_412 & out_wimask_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_412;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_516 = out_woready_1_412 & out_womask_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_439 = {hi_779, flags_0_go, out_prepend_438};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_517 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_517 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_517 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_517 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_517 = out_rivalid_1_413 & out_rimask_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_517 = out_roready_1_413 & out_romask_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_517 = out_wivalid_1_413 & out_wimask_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_517 = out_woready_1_413 & out_womask_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_440 = {hi_780, flags_0_go, out_prepend_439};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_518 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_518 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_518 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_518 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_518 = out_rivalid_1_414 & out_rimask_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_518 = out_roready_1_414 & out_romask_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_518 = out_wivalid_1_414 & out_wimask_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_414;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_518 = out_woready_1_414 & out_womask_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_441 = {hi_781, flags_0_go, out_prepend_440};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_519 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_519 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_519 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_519 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_519 = out_rivalid_1_415 & out_rimask_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_519 = out_roready_1_415 & out_romask_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_519 = out_wivalid_1_415 & out_wimask_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_415;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_519 = out_woready_1_415 & out_womask_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_442 = {hi_782, flags_0_go, out_prepend_441};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_520 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_520 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_520 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_520 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_520 = out_rivalid_1_416 & out_rimask_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_520 = out_roready_1_416 & out_romask_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_520 = out_wivalid_1_416 & out_wimask_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_416;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_520 = out_woready_1_416 & out_womask_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_443 = {hi_783, flags_0_go, out_prepend_442};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_521 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_521 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_521 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_521 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_521 = out_rivalid_1_417 & out_rimask_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_521 = out_roready_1_417 & out_romask_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_521 = out_wivalid_1_417 & out_wimask_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_417;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_521 = out_woready_1_417 & out_womask_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_444 = {hi_784, flags_0_go, out_prepend_443};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_522 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_522 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_522 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_522 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_522 = out_rivalid_1_418 & out_rimask_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_522 = out_roready_1_418 & out_romask_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_522 = out_wivalid_1_418 & out_wimask_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_418;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_522 = out_woready_1_418 & out_womask_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_523 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_523 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_523 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_523 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_523 = out_rivalid_1_419 & out_rimask_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_523 = out_roready_1_419 & out_romask_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_523 = out_wivalid_1_419 & out_wimask_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_419;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_523 = out_woready_1_419 & out_womask_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_445 = {hi_522, flags_0_go, hi_521, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_524 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_524 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_524 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_524 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_524 = out_rivalid_1_420 & out_rimask_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_524 = out_roready_1_420 & out_romask_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_524 = out_wivalid_1_420 & out_wimask_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_420;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_524 = out_woready_1_420 & out_womask_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_446 = {hi_523, flags_0_go, out_prepend_445};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_525 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_525 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_525 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_525 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_525 = out_rivalid_1_421 & out_rimask_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_525 = out_roready_1_421 & out_romask_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_525 = out_wivalid_1_421 & out_wimask_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_421;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_525 = out_woready_1_421 & out_womask_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_447 = {hi_524, flags_0_go, out_prepend_446};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_526 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_526 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_526 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_526 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_526 = out_rivalid_1_422 & out_rimask_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_526 = out_roready_1_422 & out_romask_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_526 = out_wivalid_1_422 & out_wimask_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_422;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_526 = out_woready_1_422 & out_womask_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_448 = {hi_525, flags_0_go, out_prepend_447};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_527 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_527 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_527 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_527 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_527 = out_rivalid_1_423 & out_rimask_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_527 = out_roready_1_423 & out_romask_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_527 = out_wivalid_1_423 & out_wimask_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_527 = out_woready_1_423 & out_womask_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_449 = {hi_526, flags_0_go, out_prepend_448};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_528 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_528 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_528 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_528 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_528 = out_rivalid_1_424 & out_rimask_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_528 = out_roready_1_424 & out_romask_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_528 = out_wivalid_1_424 & out_wimask_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_424;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_528 = out_woready_1_424 & out_womask_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_450 = {hi_527, flags_0_go, out_prepend_449};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_529 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_529 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_529 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_529 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_529 = out_rivalid_1_425 & out_rimask_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_529 = out_roready_1_425 & out_romask_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_529 = out_wivalid_1_425 & out_wimask_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_425;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_529 = out_woready_1_425 & out_womask_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_451 = {hi_528, flags_0_go, out_prepend_450};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_530 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_530 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_530 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_530 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_530 = out_rivalid_1_426 & out_rimask_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_530 = out_roready_1_426 & out_romask_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_530 = out_wivalid_1_426 & out_wimask_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_426;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_530 = out_woready_1_426 & out_womask_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_531 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_531 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_531 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_531 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_531 = out_rivalid_1_427 & out_rimask_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_531 = out_roready_1_427 & out_romask_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_531 = out_wivalid_1_427 & out_wimask_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_427;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_531 = out_woready_1_427 & out_womask_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_452 = {hi_674, flags_0_go, hi_673, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_532 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_532 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_532 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_532 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_532 = out_rivalid_1_428 & out_rimask_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_532 = out_roready_1_428 & out_romask_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_532 = out_wivalid_1_428 & out_wimask_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_428;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_532 = out_woready_1_428 & out_womask_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_453 = {hi_675, flags_0_go, out_prepend_452};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_533 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_533 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_533 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_533 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_533 = out_rivalid_1_429 & out_rimask_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_533 = out_roready_1_429 & out_romask_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_533 = out_wivalid_1_429 & out_wimask_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_429;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_533 = out_woready_1_429 & out_womask_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_454 = {hi_676, flags_0_go, out_prepend_453};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_534 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_534 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_534 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_534 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_534 = out_rivalid_1_430 & out_rimask_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_534 = out_roready_1_430 & out_romask_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_534 = out_wivalid_1_430 & out_wimask_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_430;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_534 = out_woready_1_430 & out_womask_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_455 = {hi_677, flags_0_go, out_prepend_454};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_535 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_535 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_535 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_535 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_535 = out_rivalid_1_431 & out_rimask_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_535 = out_roready_1_431 & out_romask_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_535 = out_wivalid_1_431 & out_wimask_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_431;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_535 = out_woready_1_431 & out_womask_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_456 = {hi_678, flags_0_go, out_prepend_455};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_536 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_536 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_536 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_536 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_536 = out_rivalid_1_432 & out_rimask_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_536 = out_roready_1_432 & out_romask_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_536 = out_wivalid_1_432 & out_wimask_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_432;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_536 = out_woready_1_432 & out_womask_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_457 = {hi_679, flags_0_go, out_prepend_456};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_537 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_537 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_537 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_537 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_537 = out_rivalid_1_433 & out_rimask_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_537 = out_roready_1_433 & out_romask_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_537 = out_wivalid_1_433 & out_wimask_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_433;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_537 = out_woready_1_433 & out_womask_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_458 = {hi_680, flags_0_go, out_prepend_457};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_538 = |(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_538 = &(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_538 = |(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_538 = &(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_538 = out_rivalid_1_434 & out_rimask_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_538 = out_roready_1_434 & out_romask_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_538 = out_wivalid_1_434 & out_wimask_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_434;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_538 = out_woready_1_434 & out_womask_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_539 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_539 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_539 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_539 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_539 = out_rivalid_1_435 & out_rimask_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_539 = out_roready_1_435 & out_romask_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_539 = out_wivalid_1_435 & out_wimask_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_435;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_539 = out_woready_1_435 & out_womask_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_540 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_540 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_540 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_540 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_540 = out_rivalid_1_436 & out_rimask_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_540 = out_roready_1_436 & out_romask_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_540 = out_wivalid_1_436 & out_wimask_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_436;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_540 = out_woready_1_436 & out_womask_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_541 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_541 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_541 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_541 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_541 = out_rivalid_1_437 & out_rimask_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_541 = out_roready_1_437 & out_romask_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_541 = out_wivalid_1_437 & out_wimask_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_437;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_541 = out_woready_1_437 & out_womask_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_460 = {programBufferMem_42, out_prepend_459};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_542 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_542 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_542 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_542 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_542 = out_rivalid_1_438 & out_rimask_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_542 = out_roready_1_438 & out_romask_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_542 = out_wivalid_1_438 & out_wimask_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_542 = out_woready_1_438 & out_womask_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_461 = {programBufferMem_43, out_prepend_460};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_543 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_543 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_543 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_543 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_543 = out_rivalid_1_439 & out_rimask_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_543 = out_roready_1_439 & out_romask_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_543 = out_wivalid_1_439 & out_wimask_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_543 = out_woready_1_439 & out_womask_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_462 = {programBufferMem_44, out_prepend_461};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_544 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_544 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_544 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_544 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_544 = out_rivalid_1_440 & out_rimask_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_544 = out_roready_1_440 & out_romask_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_544 = out_wivalid_1_440 & out_wimask_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_440;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_544 = out_woready_1_440 & out_womask_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_463 = {programBufferMem_45, out_prepend_462};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_545 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_545 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_545 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_545 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_545 = out_rivalid_1_441 & out_rimask_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_545 = out_roready_1_441 & out_romask_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_545 = out_wivalid_1_441 & out_wimask_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_441;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_545 = out_woready_1_441 & out_womask_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_464 = {programBufferMem_46, out_prepend_463};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_546 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_546 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_546 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_546 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_546 = out_rivalid_1_442 & out_rimask_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_546 = out_roready_1_442 & out_romask_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_546 = out_wivalid_1_442 & out_wimask_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_442;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_546 = out_woready_1_442 & out_womask_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_465 = {programBufferMem_47, out_prepend_464};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_547 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_547 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_547 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_547 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_547 = out_rivalid_1_443 & out_rimask_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_547 = out_roready_1_443 & out_romask_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_547 = out_wivalid_1_443 & out_wimask_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_443;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_547 = out_woready_1_443 & out_womask_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_548 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_548 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_548 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_548 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_548 = out_rivalid_1_444 & out_rimask_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_548 = out_roready_1_444 & out_romask_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_548 = out_wivalid_1_444 & out_wimask_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_444;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_548 = out_woready_1_444 & out_womask_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_549 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_549 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_549 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_549 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_549 = out_rivalid_1_445 & out_rimask_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_549 = out_roready_1_445 & out_romask_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_549 = out_wivalid_1_445 & out_wimask_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_445;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_549 = out_woready_1_445 & out_womask_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_550 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_550 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_550 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_550 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_550 = out_rivalid_1_446 & out_rimask_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_550 = out_roready_1_446 & out_romask_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_550 = out_wivalid_1_446 & out_wimask_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_446;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_550 = out_woready_1_446 & out_womask_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_551 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_551 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_551 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_551 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_551 = out_rivalid_1_447 & out_rimask_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_551 = out_roready_1_447 & out_romask_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_551 = out_wivalid_1_447 & out_wimask_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_447;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_551 = out_woready_1_447 & out_womask_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_552 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_552 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_552 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_552 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_552 = out_rivalid_1_448 & out_rimask_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_552 = out_roready_1_448 & out_romask_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_552 = out_wivalid_1_448 & out_wimask_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_448;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_552 = out_woready_1_448 & out_womask_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_553 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_553 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_553 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_553 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_553 = out_rivalid_1_449 & out_rimask_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_553 = out_roready_1_449 & out_romask_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_553 = out_wivalid_1_449 & out_wimask_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_449;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_553 = out_woready_1_449 & out_womask_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_554 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_554 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_554 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_554 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_554 = out_rivalid_1_450 & out_rimask_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_554 = out_roready_1_450 & out_romask_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_554 = out_wivalid_1_450 & out_wimask_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_450;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_554 = out_woready_1_450 & out_womask_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_555 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_555 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_555 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_555 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_555 = out_rivalid_1_451 & out_rimask_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_555 = out_roready_1_451 & out_romask_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_555 = out_wivalid_1_451 & out_wimask_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_451;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_555 = out_woready_1_451 & out_womask_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_556 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_556 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_556 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_556 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_556 = out_rivalid_1_452 & out_rimask_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_556 = out_roready_1_452 & out_romask_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_556 = out_wivalid_1_452 & out_wimask_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_452;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_556 = out_woready_1_452 & out_womask_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_473 = {hi_362, flags_0_go, hi_361, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_557 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_557 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_557 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_557 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_557 = out_rivalid_1_453 & out_rimask_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_557 = out_roready_1_453 & out_romask_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_557 = out_wivalid_1_453 & out_wimask_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_453;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_557 = out_woready_1_453 & out_womask_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_474 = {hi_363, flags_0_go, out_prepend_473};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_558 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_558 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_558 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_558 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_558 = out_rivalid_1_454 & out_rimask_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_558 = out_roready_1_454 & out_romask_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_558 = out_wivalid_1_454 & out_wimask_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_454;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_558 = out_woready_1_454 & out_womask_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_475 = {hi_364, flags_0_go, out_prepend_474};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_559 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_559 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_559 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_559 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_559 = out_rivalid_1_455 & out_rimask_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_559 = out_roready_1_455 & out_romask_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_559 = out_wivalid_1_455 & out_wimask_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_455;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_559 = out_woready_1_455 & out_womask_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_476 = {hi_365, flags_0_go, out_prepend_475};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_560 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_560 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_560 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_560 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_560 = out_rivalid_1_456 & out_rimask_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_560 = out_roready_1_456 & out_romask_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_560 = out_wivalid_1_456 & out_wimask_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_456;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_560 = out_woready_1_456 & out_womask_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_477 = {hi_366, flags_0_go, out_prepend_476};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_561 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_561 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_561 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_561 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_561 = out_rivalid_1_457 & out_rimask_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_561 = out_roready_1_457 & out_romask_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_561 = out_wivalid_1_457 & out_wimask_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_457;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_561 = out_woready_1_457 & out_womask_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_478 = {hi_367, flags_0_go, out_prepend_477};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_562 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_562 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_562 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_562 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_562 = out_rivalid_1_458 & out_rimask_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_562 = out_roready_1_458 & out_romask_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_562 = out_wivalid_1_458 & out_wimask_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_458;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_562 = out_woready_1_458 & out_womask_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_479 = {hi_368, flags_0_go, out_prepend_478};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_563 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_563 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_563 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_563 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_563 = out_rivalid_1_459 & out_rimask_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_563 = out_roready_1_459 & out_romask_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_563 = out_wivalid_1_459 & out_wimask_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_459;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_563 = out_woready_1_459 & out_womask_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_564 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_564 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_564 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_564 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_564 = out_rivalid_1_460 & out_rimask_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_564 = out_roready_1_460 & out_romask_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_564 = out_wivalid_1_460 & out_wimask_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_460;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_564 = out_woready_1_460 & out_womask_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_480 = {hi_10, flags_0_go, hi_9, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_565 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_565 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_565 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_565 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_565 = out_rivalid_1_461 & out_rimask_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_565 = out_roready_1_461 & out_romask_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_565 = out_wivalid_1_461 & out_wimask_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_461;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_565 = out_woready_1_461 & out_womask_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_481 = {hi_11, flags_0_go, out_prepend_480};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_566 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_566 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_566 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_566 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_566 = out_rivalid_1_462 & out_rimask_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_566 = out_roready_1_462 & out_romask_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_566 = out_wivalid_1_462 & out_wimask_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_462;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_566 = out_woready_1_462 & out_womask_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_482 = {hi_12, flags_0_go, out_prepend_481};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_567 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_567 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_567 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_567 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_567 = out_rivalid_1_463 & out_rimask_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_567 = out_roready_1_463 & out_romask_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_567 = out_wivalid_1_463 & out_wimask_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_463;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_567 = out_woready_1_463 & out_womask_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_483 = {hi_13, flags_0_go, out_prepend_482};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_568 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_568 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_568 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_568 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_568 = out_rivalid_1_464 & out_rimask_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_568 = out_roready_1_464 & out_romask_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_568 = out_wivalid_1_464 & out_wimask_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_464;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_568 = out_woready_1_464 & out_womask_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_484 = {hi_14, flags_0_go, out_prepend_483};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_569 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_569 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_569 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_569 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_569 = out_rivalid_1_465 & out_rimask_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_569 = out_roready_1_465 & out_romask_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_569 = out_wivalid_1_465 & out_wimask_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_465;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_569 = out_woready_1_465 & out_womask_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_485 = {hi_15, flags_0_go, out_prepend_484};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_570 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_570 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_570 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_570 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_570 = out_rivalid_1_466 & out_rimask_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_570 = out_roready_1_466 & out_romask_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_570 = out_wivalid_1_466 & out_wimask_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_466;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_570 = out_woready_1_466 & out_womask_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_486 = {hi_16, flags_0_go, out_prepend_485};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_571 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_571 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_571 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_571 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_571 = out_rivalid_1_467 & out_rimask_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_571 = out_roready_1_467 & out_romask_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_571 = out_wivalid_1_467 & out_wimask_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_467;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_571 = out_woready_1_467 & out_womask_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_572 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_572 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_572 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_572 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_572 = out_rivalid_1_468 & out_rimask_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_572 = out_roready_1_468 & out_romask_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_572 = out_wivalid_1_468 & out_wimask_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_468;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_572 = out_woready_1_468 & out_womask_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_487 = {hi_50, flags_0_go, hi_49, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_573 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_573 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_573 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_573 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_573 = out_rivalid_1_469 & out_rimask_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_573 = out_roready_1_469 & out_romask_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_573 = out_wivalid_1_469 & out_wimask_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_469;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_573 = out_woready_1_469 & out_womask_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_488 = {hi_51, flags_0_go, out_prepend_487};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_574 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_574 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_574 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_574 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_574 = out_rivalid_1_470 & out_rimask_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_574 = out_roready_1_470 & out_romask_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_574 = out_wivalid_1_470 & out_wimask_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_470;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_574 = out_woready_1_470 & out_womask_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_489 = {hi_52, flags_0_go, out_prepend_488};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_575 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_575 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_575 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_575 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_575 = out_rivalid_1_471 & out_rimask_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_575 = out_roready_1_471 & out_romask_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_575 = out_wivalid_1_471 & out_wimask_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_471;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_575 = out_woready_1_471 & out_womask_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_490 = {hi_53, flags_0_go, out_prepend_489};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_576 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_576 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_576 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_576 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_576 = out_rivalid_1_472 & out_rimask_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_576 = out_roready_1_472 & out_romask_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_576 = out_wivalid_1_472 & out_wimask_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_472;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_576 = out_woready_1_472 & out_womask_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_491 = {hi_54, flags_0_go, out_prepend_490};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_577 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_577 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_577 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_577 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_577 = out_rivalid_1_473 & out_rimask_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_577 = out_roready_1_473 & out_romask_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_577 = out_wivalid_1_473 & out_wimask_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_577 = out_woready_1_473 & out_womask_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_492 = {hi_55, flags_0_go, out_prepend_491};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_578 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_578 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_578 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_578 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_578 = out_rivalid_1_474 & out_rimask_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_578 = out_roready_1_474 & out_romask_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_578 = out_wivalid_1_474 & out_wimask_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_474;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_578 = out_woready_1_474 & out_womask_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_493 = {hi_56, flags_0_go, out_prepend_492};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_579 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_579 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_579 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_579 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_579 = out_rivalid_1_475 & out_rimask_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_579 = out_roready_1_475 & out_romask_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_579 = out_wivalid_1_475 & out_wimask_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_475;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_579 = out_woready_1_475 & out_womask_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_580 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_580 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_580 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_580 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_580 = out_rivalid_1_476 & out_rimask_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_580 = out_roready_1_476 & out_romask_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_580 = out_wivalid_1_476 & out_wimask_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_476;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_580 = out_woready_1_476 & out_womask_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_581 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_581 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_581 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_581 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_581 = out_rivalid_1_477 & out_rimask_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_581 = out_roready_1_477 & out_romask_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_581 = out_wivalid_1_477 & out_wimask_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_477;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_581 = out_woready_1_477 & out_womask_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_582 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_582 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_582 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_582 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_582 = out_rivalid_1_478 & out_rimask_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_582 = out_roready_1_478 & out_romask_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_582 = out_wivalid_1_478 & out_wimask_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_478;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_582 = out_woready_1_478 & out_womask_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_583 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_583 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_583 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_583 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_583 = out_rivalid_1_479 & out_rimask_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_583 = out_roready_1_479 & out_romask_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_583 = out_wivalid_1_479 & out_wimask_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_479;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_583 = out_woready_1_479 & out_womask_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_584 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_584 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_584 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_584 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_584 = out_rivalid_1_480 & out_rimask_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_584 = out_roready_1_480 & out_romask_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_584 = out_wivalid_1_480 & out_wimask_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_480;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_584 = out_woready_1_480 & out_womask_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_497 = {hi_618, flags_0_go, hi_617, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_585 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_585 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_585 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_585 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_585 = out_rivalid_1_481 & out_rimask_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_585 = out_roready_1_481 & out_romask_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_585 = out_wivalid_1_481 & out_wimask_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_481;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_585 = out_woready_1_481 & out_womask_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_498 = {hi_619, flags_0_go, out_prepend_497};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_586 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_586 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_586 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_586 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_586 = out_rivalid_1_482 & out_rimask_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_586 = out_roready_1_482 & out_romask_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_586 = out_wivalid_1_482 & out_wimask_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_482;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_586 = out_woready_1_482 & out_womask_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_499 = {hi_620, flags_0_go, out_prepend_498};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_587 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_587 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_587 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_587 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_587 = out_rivalid_1_483 & out_rimask_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_587 = out_roready_1_483 & out_romask_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_587 = out_wivalid_1_483 & out_wimask_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_483;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_587 = out_woready_1_483 & out_womask_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_500 = {hi_621, flags_0_go, out_prepend_499};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_588 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_588 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_588 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_588 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_588 = out_rivalid_1_484 & out_rimask_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_588 = out_roready_1_484 & out_romask_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_588 = out_wivalid_1_484 & out_wimask_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_484;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_588 = out_woready_1_484 & out_womask_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_501 = {hi_622, flags_0_go, out_prepend_500};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_589 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_589 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_589 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_589 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_589 = out_rivalid_1_485 & out_rimask_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_589 = out_roready_1_485 & out_romask_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_589 = out_wivalid_1_485 & out_wimask_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_485;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_589 = out_woready_1_485 & out_womask_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_502 = {hi_623, flags_0_go, out_prepend_501};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_590 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_590 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_590 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_590 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_590 = out_rivalid_1_486 & out_rimask_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_590 = out_roready_1_486 & out_romask_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_590 = out_wivalid_1_486 & out_wimask_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_486;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_590 = out_woready_1_486 & out_womask_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_503 = {hi_624, flags_0_go, out_prepend_502};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_591 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_591 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_591 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_591 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_591 = out_rivalid_1_487 & out_rimask_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_591 = out_roready_1_487 & out_romask_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_591 = out_wivalid_1_487 & out_wimask_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_487;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_591 = out_woready_1_487 & out_womask_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_592 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_592 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_592 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_592 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_592 = out_rivalid_1_488 & out_rimask_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_592 = out_roready_1_488 & out_romask_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_592 = out_wivalid_1_488 & out_wimask_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_488;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_592 = out_woready_1_488 & out_womask_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_504 = {hi_2, flags_0_go, hi_1, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_593 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_593 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_593 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_593 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_593 = out_rivalid_1_489 & out_rimask_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_593 = out_roready_1_489 & out_romask_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_593 = out_wivalid_1_489 & out_wimask_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_489;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_593 = out_woready_1_489 & out_womask_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_505 = {hi_3, flags_0_go, out_prepend_504};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_594 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_594 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_594 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_594 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_594 = out_rivalid_1_490 & out_rimask_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_594 = out_roready_1_490 & out_romask_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_594 = out_wivalid_1_490 & out_wimask_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_490;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_594 = out_woready_1_490 & out_womask_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_506 = {hi_4, flags_0_go, out_prepend_505};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_595 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_595 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_595 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_595 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_595 = out_rivalid_1_491 & out_rimask_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_595 = out_roready_1_491 & out_romask_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_595 = out_wivalid_1_491 & out_wimask_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_491;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_595 = out_woready_1_491 & out_womask_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_507 = {hi_5, flags_0_go, out_prepend_506};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_596 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_596 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_596 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_596 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_596 = out_rivalid_1_492 & out_rimask_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_596 = out_roready_1_492 & out_romask_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_596 = out_wivalid_1_492 & out_wimask_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_492;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_596 = out_woready_1_492 & out_womask_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_508 = {hi_6, flags_0_go, out_prepend_507};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_597 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_597 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_597 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_597 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_597 = out_rivalid_1_493 & out_rimask_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_597 = out_roready_1_493 & out_romask_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_597 = out_wivalid_1_493 & out_wimask_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_493;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_597 = out_woready_1_493 & out_womask_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_509 = {hi_7, flags_0_go, out_prepend_508};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_598 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_598 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_598 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_598 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_598 = out_rivalid_1_494 & out_rimask_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_598 = out_roready_1_494 & out_romask_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_598 = out_wivalid_1_494 & out_wimask_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_494;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_598 = out_woready_1_494 & out_womask_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_510 = {hi_8, flags_0_go, out_prepend_509};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_599 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_599 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_599 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_599 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_599 = out_rivalid_1_495 & out_rimask_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_599 = out_roready_1_495 & out_romask_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_599 = out_wivalid_1_495 & out_wimask_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_495;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_599 = out_woready_1_495 & out_womask_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_600 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_600 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_600 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_600 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_600 = out_rivalid_1_496 & out_rimask_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_600 = out_roready_1_496 & out_romask_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_600 = out_wivalid_1_496 & out_wimask_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_496;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_600 = out_woready_1_496 & out_womask_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_511 = {hi_874, flags_0_go, hi_873, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_601 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_601 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_601 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_601 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_601 = out_rivalid_1_497 & out_rimask_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_601 = out_roready_1_497 & out_romask_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_601 = out_wivalid_1_497 & out_wimask_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_497;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_601 = out_woready_1_497 & out_womask_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_512 = {hi_875, flags_0_go, out_prepend_511};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_602 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_602 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_602 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_602 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_602 = out_rivalid_1_498 & out_rimask_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_602 = out_roready_1_498 & out_romask_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_602 = out_wivalid_1_498 & out_wimask_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_498;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_602 = out_woready_1_498 & out_womask_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_513 = {hi_876, flags_0_go, out_prepend_512};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_603 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_603 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_603 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_603 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_603 = out_rivalid_1_499 & out_rimask_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_603 = out_roready_1_499 & out_romask_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_603 = out_wivalid_1_499 & out_wimask_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_499;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_603 = out_woready_1_499 & out_womask_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_514 = {hi_877, flags_0_go, out_prepend_513};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_604 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_604 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_604 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_604 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_604 = out_rivalid_1_500 & out_rimask_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_604 = out_roready_1_500 & out_romask_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_604 = out_wivalid_1_500 & out_wimask_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_500;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_604 = out_woready_1_500 & out_womask_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_515 = {hi_878, flags_0_go, out_prepend_514};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_605 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_605 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_605 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_605 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_605 = out_rivalid_1_501 & out_rimask_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_605 = out_roready_1_501 & out_romask_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_605 = out_wivalid_1_501 & out_wimask_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_501;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_605 = out_woready_1_501 & out_womask_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_516 = {hi_879, flags_0_go, out_prepend_515};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_606 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_606 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_606 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_606 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_606 = out_rivalid_1_502 & out_rimask_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_606 = out_roready_1_502 & out_romask_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_606 = out_wivalid_1_502 & out_wimask_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_502;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_606 = out_woready_1_502 & out_womask_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_517 = {hi_880, flags_0_go, out_prepend_516};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_607 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_607 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_607 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_607 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_607 = out_rivalid_1_503 & out_rimask_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_607 = out_roready_1_503 & out_romask_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_607 = out_wivalid_1_503 & out_wimask_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_503;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_607 = out_woready_1_503 & out_womask_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_608 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_608 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_608 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_608 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_608 = out_rivalid_1_504 & out_rimask_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_608 = out_roready_1_504 & out_romask_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_608 = out_wivalid_1_504 & out_wimask_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_504;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_608 = out_woready_1_504 & out_womask_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_609 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_609 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_609 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_609 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_609 = out_rivalid_1_505 & out_rimask_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_609 = out_roready_1_505 & out_romask_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_609 = out_wivalid_1_505 & out_wimask_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_505;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_609 = out_woready_1_505 & out_womask_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_519 = {programBufferMem_10, out_prepend_518};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_610 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_610 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_610 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_610 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_610 = out_rivalid_1_506 & out_rimask_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_610 = out_roready_1_506 & out_romask_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_610 = out_wivalid_1_506 & out_wimask_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_506;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_610 = out_woready_1_506 & out_womask_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_520 = {programBufferMem_11, out_prepend_519};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_611 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_611 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_611 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_611 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_611 = out_rivalid_1_507 & out_rimask_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_611 = out_roready_1_507 & out_romask_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_611 = out_wivalid_1_507 & out_wimask_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_507;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_611 = out_woready_1_507 & out_womask_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_521 = {programBufferMem_12, out_prepend_520};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_612 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_612 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_612 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_612 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_612 = out_rivalid_1_508 & out_rimask_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_612 = out_roready_1_508 & out_romask_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_612 = out_wivalid_1_508 & out_wimask_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_508;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_612 = out_woready_1_508 & out_womask_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_522 = {programBufferMem_13, out_prepend_521};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_613 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_613 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_613 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_613 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_613 = out_rivalid_1_509 & out_rimask_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_613 = out_roready_1_509 & out_romask_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_613 = out_wivalid_1_509 & out_wimask_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_509;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_613 = out_woready_1_509 & out_womask_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_523 = {programBufferMem_14, out_prepend_522};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_614 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_614 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_614 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_614 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_614 = out_rivalid_1_510 & out_rimask_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_614 = out_roready_1_510 & out_romask_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_614 = out_wivalid_1_510 & out_wimask_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_510;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_614 = out_woready_1_510 & out_womask_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_524 = {programBufferMem_15, out_prepend_523};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_615 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_615 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_615 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_615 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_615 = out_rivalid_1_511 & out_rimask_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_615 = out_roready_1_511 & out_romask_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_615 = out_wivalid_1_511 & out_wimask_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_511;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_615 = out_woready_1_511 & out_womask_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_616 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_616 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_616 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_616 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_616 = out_rivalid_1_512 & out_rimask_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_616 = out_roready_1_512 & out_romask_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_616 = out_wivalid_1_512 & out_wimask_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_512;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_616 = out_woready_1_512 & out_womask_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_525 = {hi_930, flags_0_go, hi_929, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_617 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_617 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_617 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_617 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_617 = out_rivalid_1_513 & out_rimask_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_617 = out_roready_1_513 & out_romask_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_617 = out_wivalid_1_513 & out_wimask_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_513;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_617 = out_woready_1_513 & out_womask_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_526 = {hi_931, flags_0_go, out_prepend_525};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_618 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_618 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_618 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_618 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_618 = out_rivalid_1_514 & out_rimask_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_618 = out_roready_1_514 & out_romask_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_618 = out_wivalid_1_514 & out_wimask_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_514;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_618 = out_woready_1_514 & out_womask_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_527 = {hi_932, flags_0_go, out_prepend_526};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_619 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_619 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_619 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_619 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_619 = out_rivalid_1_515 & out_rimask_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_619 = out_roready_1_515 & out_romask_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_619 = out_wivalid_1_515 & out_wimask_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_515;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_619 = out_woready_1_515 & out_womask_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_528 = {hi_933, flags_0_go, out_prepend_527};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_620 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_620 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_620 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_620 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_620 = out_rivalid_1_516 & out_rimask_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_620 = out_roready_1_516 & out_romask_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_620 = out_wivalid_1_516 & out_wimask_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_516;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_620 = out_woready_1_516 & out_womask_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_529 = {hi_934, flags_0_go, out_prepend_528};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_621 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_621 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_621 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_621 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_621 = out_rivalid_1_517 & out_rimask_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_621 = out_roready_1_517 & out_romask_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_621 = out_wivalid_1_517 & out_wimask_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_517;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_621 = out_woready_1_517 & out_womask_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_530 = {hi_935, flags_0_go, out_prepend_529};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_622 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_622 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_622 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_622 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_622 = out_rivalid_1_518 & out_rimask_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_622 = out_roready_1_518 & out_romask_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_622 = out_wivalid_1_518 & out_wimask_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_518;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_622 = out_woready_1_518 & out_womask_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_531 = {hi_936, flags_0_go, out_prepend_530};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_623 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_623 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_623 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_623 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_623 = out_rivalid_1_519 & out_rimask_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_623 = out_roready_1_519 & out_romask_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_623 = out_wivalid_1_519 & out_wimask_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_519;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_623 = out_woready_1_519 & out_womask_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_624 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_624 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_624 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_624 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_624 = out_rivalid_1_520 & out_rimask_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_624 = out_roready_1_520 & out_romask_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_624 = out_wivalid_1_520 & out_wimask_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_520;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_624 = out_woready_1_520 & out_womask_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_532 = {hi_306, flags_0_go, hi_305, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_625 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_625 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_625 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_625 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_625 = out_rivalid_1_521 & out_rimask_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_625 = out_roready_1_521 & out_romask_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_625 = out_wivalid_1_521 & out_wimask_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_521;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_625 = out_woready_1_521 & out_womask_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_533 = {hi_307, flags_0_go, out_prepend_532};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_626 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_626 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_626 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_626 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_626 = out_rivalid_1_522 & out_rimask_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_626 = out_roready_1_522 & out_romask_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_626 = out_wivalid_1_522 & out_wimask_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_522;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_626 = out_woready_1_522 & out_womask_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_534 = {hi_308, flags_0_go, out_prepend_533};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_627 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_627 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_627 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_627 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_627 = out_rivalid_1_523 & out_rimask_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_627 = out_roready_1_523 & out_romask_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_627 = out_wivalid_1_523 & out_wimask_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_523;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_627 = out_woready_1_523 & out_womask_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_535 = {hi_309, flags_0_go, out_prepend_534};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_628 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_628 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_628 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_628 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_628 = out_rivalid_1_524 & out_rimask_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_628 = out_roready_1_524 & out_romask_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_628 = out_wivalid_1_524 & out_wimask_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_524;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_628 = out_woready_1_524 & out_womask_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_536 = {hi_310, flags_0_go, out_prepend_535};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_629 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_629 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_629 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_629 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_629 = out_rivalid_1_525 & out_rimask_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_629 = out_roready_1_525 & out_romask_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_629 = out_wivalid_1_525 & out_wimask_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_525;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_629 = out_woready_1_525 & out_womask_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_537 = {hi_311, flags_0_go, out_prepend_536};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_630 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_630 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_630 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_630 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_630 = out_rivalid_1_526 & out_rimask_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_630 = out_roready_1_526 & out_romask_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_630 = out_wivalid_1_526 & out_wimask_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_526;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_630 = out_woready_1_526 & out_womask_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_538 = {hi_312, flags_0_go, out_prepend_537};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_631 = |(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_631 = &(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_631 = |(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_631 = &(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_631 = out_rivalid_1_527 & out_rimask_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_631 = out_roready_1_527 & out_romask_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_631 = out_wivalid_1_527 & out_wimask_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_527;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_631 = out_woready_1_527 & out_womask_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               hartHaltedWrEn = out_f_woready_631;	// src/main/scala/devices/debug/Debug.scala:868:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_632 = |(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_632 = &(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_632 = |(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_632 = &(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_632 = out_rivalid_1_528 & out_rimask_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_632 = out_roready_1_528 & out_romask_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_632 = out_wivalid_1_528 & out_wimask_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_632 = out_woready_1_528 & out_womask_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               hartGoingWrEn = out_f_woready_632;	// src/main/scala/devices/debug/Debug.scala:870:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_633 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_633 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_633 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_633 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_633 = out_rivalid_1_529 & out_rimask_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_633 = out_roready_1_529 & out_romask_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_633 = out_wivalid_1_529 & out_wimask_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_529;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_633 = out_woready_1_529 & out_womask_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_634 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_634 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_634 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_634 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_634 = out_rivalid_1_530 & out_rimask_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_634 = out_roready_1_530 & out_romask_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_634 = out_wivalid_1_530 & out_wimask_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_530;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_634 = out_woready_1_530 & out_womask_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_540 = {hi_162, flags_0_go, hi_161, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_635 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_635 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_635 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_635 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_635 = out_rivalid_1_531 & out_rimask_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_635 = out_roready_1_531 & out_romask_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_635 = out_wivalid_1_531 & out_wimask_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_531;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_635 = out_woready_1_531 & out_womask_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_541 = {hi_163, flags_0_go, out_prepend_540};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_636 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_636 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_636 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_636 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_636 = out_rivalid_1_532 & out_rimask_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_636 = out_roready_1_532 & out_romask_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_636 = out_wivalid_1_532 & out_wimask_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_532;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_636 = out_woready_1_532 & out_womask_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_542 = {hi_164, flags_0_go, out_prepend_541};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_637 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_637 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_637 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_637 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_637 = out_rivalid_1_533 & out_rimask_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_637 = out_roready_1_533 & out_romask_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_637 = out_wivalid_1_533 & out_wimask_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_533;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_637 = out_woready_1_533 & out_womask_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_543 = {hi_165, flags_0_go, out_prepend_542};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_638 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_638 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_638 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_638 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_638 = out_rivalid_1_534 & out_rimask_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_638 = out_roready_1_534 & out_romask_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_638 = out_wivalid_1_534 & out_wimask_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_534;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_638 = out_woready_1_534 & out_womask_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_544 = {hi_166, flags_0_go, out_prepend_543};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_639 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_639 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_639 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_639 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_639 = out_rivalid_1_535 & out_rimask_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_639 = out_roready_1_535 & out_romask_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_639 = out_wivalid_1_535 & out_wimask_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_535;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_639 = out_woready_1_535 & out_womask_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_545 = {hi_167, flags_0_go, out_prepend_544};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_640 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_640 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_640 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_640 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_640 = out_rivalid_1_536 & out_rimask_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_640 = out_roready_1_536 & out_romask_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_640 = out_wivalid_1_536 & out_wimask_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_536;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_640 = out_woready_1_536 & out_womask_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_546 = {hi_168, flags_0_go, out_prepend_545};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_641 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_641 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_641 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_641 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_641 = out_rivalid_1_537 & out_rimask_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_641 = out_roready_1_537 & out_romask_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_641 = out_wivalid_1_537 & out_wimask_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_537;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_641 = out_woready_1_537 & out_womask_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_642 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_642 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_642 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_642 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_642 = out_rivalid_1_538 & out_rimask_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_642 = out_roready_1_538 & out_romask_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_642 = out_wivalid_1_538 & out_wimask_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_538;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_642 = out_woready_1_538 & out_womask_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_643 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_643 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_643 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_643 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_643 = out_rivalid_1_539 & out_rimask_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_643 = out_roready_1_539 & out_romask_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_643 = out_wivalid_1_539 & out_wimask_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_539;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_643 = out_woready_1_539 & out_womask_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_644 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_644 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_644 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_644 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_644 = out_rivalid_1_540 & out_rimask_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_644 = out_roready_1_540 & out_romask_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_644 = out_wivalid_1_540 & out_wimask_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_540;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_644 = out_woready_1_540 & out_womask_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_645 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_645 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_645 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_645 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_645 = out_rivalid_1_541 & out_rimask_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_645 = out_roready_1_541 & out_romask_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_645 = out_wivalid_1_541 & out_wimask_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_541;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_645 = out_woready_1_541 & out_womask_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_646 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_646 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_646 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_646 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_646 = out_rivalid_1_542 & out_rimask_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_646 = out_roready_1_542 & out_romask_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_646 = out_wivalid_1_542 & out_wimask_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_542;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_646 = out_woready_1_542 & out_womask_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_647 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_647 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_647 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_647 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_647 = out_rivalid_1_543 & out_rimask_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_647 = out_roready_1_543 & out_romask_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_647 = out_wivalid_1_543 & out_wimask_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_543;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_647 = out_woready_1_543 & out_womask_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_648 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_648 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_648 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_648 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_648 = out_rivalid_1_544 & out_rimask_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_648 = out_roready_1_544 & out_romask_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_648 = out_wivalid_1_544 & out_wimask_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_544;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_648 = out_woready_1_544 & out_womask_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_649 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_649 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_649 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_649 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_649 = out_rivalid_1_545 & out_rimask_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_649 = out_roready_1_545 & out_romask_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_649 = out_wivalid_1_545 & out_wimask_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_545;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_649 = out_woready_1_545 & out_womask_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_650 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_650 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_650 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_650 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_650 = out_rivalid_1_546 & out_rimask_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_650 = out_roready_1_546 & out_romask_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_650 = out_wivalid_1_546 & out_wimask_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_650 = out_woready_1_546 & out_womask_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_554 = {hi_266, flags_0_go, hi_265, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_651 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_651 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_651 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_651 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_651 = out_rivalid_1_547 & out_rimask_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_651 = out_roready_1_547 & out_romask_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_651 = out_wivalid_1_547 & out_wimask_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_547;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_651 = out_woready_1_547 & out_womask_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_555 = {hi_267, flags_0_go, out_prepend_554};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_652 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_652 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_652 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_652 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_652 = out_rivalid_1_548 & out_rimask_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_652 = out_roready_1_548 & out_romask_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_652 = out_wivalid_1_548 & out_wimask_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_652 = out_woready_1_548 & out_womask_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_556 = {hi_268, flags_0_go, out_prepend_555};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_653 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_653 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_653 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_653 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_653 = out_rivalid_1_549 & out_rimask_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_653 = out_roready_1_549 & out_romask_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_653 = out_wivalid_1_549 & out_wimask_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_549;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_653 = out_woready_1_549 & out_womask_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_557 = {hi_269, flags_0_go, out_prepend_556};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_654 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_654 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_654 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_654 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_654 = out_rivalid_1_550 & out_rimask_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_654 = out_roready_1_550 & out_romask_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_654 = out_wivalid_1_550 & out_wimask_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_654 = out_woready_1_550 & out_womask_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_558 = {hi_270, flags_0_go, out_prepend_557};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_655 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_655 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_655 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_655 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_655 = out_rivalid_1_551 & out_rimask_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_655 = out_roready_1_551 & out_romask_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_655 = out_wivalid_1_551 & out_wimask_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_551;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_655 = out_woready_1_551 & out_womask_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_559 = {hi_271, flags_0_go, out_prepend_558};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_656 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_656 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_656 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_656 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_656 = out_rivalid_1_552 & out_rimask_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_656 = out_roready_1_552 & out_romask_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_656 = out_wivalid_1_552 & out_wimask_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_656 = out_woready_1_552 & out_womask_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_560 = {hi_272, flags_0_go, out_prepend_559};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_657 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_657 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_657 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_657 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_657 = out_rivalid_1_553 & out_rimask_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_657 = out_roready_1_553 & out_romask_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_657 = out_wivalid_1_553 & out_wimask_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_553;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_657 = out_woready_1_553 & out_womask_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_658 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_658 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_658 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_658 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_658 = out_rivalid_1_554 & out_rimask_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_658 = out_roready_1_554 & out_romask_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_658 = out_wivalid_1_554 & out_wimask_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_658 = out_woready_1_554 & out_womask_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_561 = {hi_418, flags_0_go, hi_417, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_659 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_659 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_659 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_659 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_659 = out_rivalid_1_555 & out_rimask_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_659 = out_roready_1_555 & out_romask_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_659 = out_wivalid_1_555 & out_wimask_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_555;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_659 = out_woready_1_555 & out_womask_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_562 = {hi_419, flags_0_go, out_prepend_561};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_660 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_660 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_660 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_660 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_660 = out_rivalid_1_556 & out_rimask_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_660 = out_roready_1_556 & out_romask_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_660 = out_wivalid_1_556 & out_wimask_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_660 = out_woready_1_556 & out_womask_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_563 = {hi_420, flags_0_go, out_prepend_562};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_661 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_661 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_661 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_661 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_661 = out_rivalid_1_557 & out_rimask_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_661 = out_roready_1_557 & out_romask_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_661 = out_wivalid_1_557 & out_wimask_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_557;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_661 = out_woready_1_557 & out_womask_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_564 = {hi_421, flags_0_go, out_prepend_563};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_662 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_662 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_662 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_662 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_662 = out_rivalid_1_558 & out_rimask_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_662 = out_roready_1_558 & out_romask_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_662 = out_wivalid_1_558 & out_wimask_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_662 = out_woready_1_558 & out_womask_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_565 = {hi_422, flags_0_go, out_prepend_564};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_663 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_663 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_663 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_663 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_663 = out_rivalid_1_559 & out_rimask_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_663 = out_roready_1_559 & out_romask_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_663 = out_wivalid_1_559 & out_wimask_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_559;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_663 = out_woready_1_559 & out_womask_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_566 = {hi_423, flags_0_go, out_prepend_565};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_664 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_664 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_664 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_664 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_664 = out_rivalid_1_560 & out_rimask_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_664 = out_roready_1_560 & out_romask_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_664 = out_wivalid_1_560 & out_wimask_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_664 = out_woready_1_560 & out_womask_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_567 = {hi_424, flags_0_go, out_prepend_566};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_665 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_665 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_665 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_665 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_665 = out_rivalid_1_561 & out_rimask_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_665 = out_roready_1_561 & out_romask_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_665 = out_wivalid_1_561 & out_wimask_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_561;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_665 = out_woready_1_561 & out_womask_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_666 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_666 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_666 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_666 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_666 = out_rivalid_1_562 & out_rimask_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_666 = out_roready_1_562 & out_romask_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_666 = out_wivalid_1_562 & out_wimask_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_666 = out_woready_1_562 & out_womask_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_568 = {hi_170, flags_0_go, hi_169, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_667 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_667 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_667 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_667 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_667 = out_rivalid_1_563 & out_rimask_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_667 = out_roready_1_563 & out_romask_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_667 = out_wivalid_1_563 & out_wimask_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_563;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_667 = out_woready_1_563 & out_womask_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_569 = {hi_171, flags_0_go, out_prepend_568};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_668 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_668 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_668 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_668 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_668 = out_rivalid_1_564 & out_rimask_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_668 = out_roready_1_564 & out_romask_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_668 = out_wivalid_1_564 & out_wimask_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_668 = out_woready_1_564 & out_womask_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_570 = {hi_172, flags_0_go, out_prepend_569};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_669 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_669 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_669 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_669 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_669 = out_rivalid_1_565 & out_rimask_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_669 = out_roready_1_565 & out_romask_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_669 = out_wivalid_1_565 & out_wimask_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_565;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_669 = out_woready_1_565 & out_womask_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_571 = {hi_173, flags_0_go, out_prepend_570};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_670 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_670 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_670 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_670 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_670 = out_rivalid_1_566 & out_rimask_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_670 = out_roready_1_566 & out_romask_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_670 = out_wivalid_1_566 & out_wimask_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_670 = out_woready_1_566 & out_womask_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_572 = {hi_174, flags_0_go, out_prepend_571};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_671 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_671 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_671 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_671 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_671 = out_rivalid_1_567 & out_rimask_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_671 = out_roready_1_567 & out_romask_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_671 = out_wivalid_1_567 & out_wimask_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_567;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_671 = out_woready_1_567 & out_womask_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_573 = {hi_175, flags_0_go, out_prepend_572};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_672 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_672 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_672 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_672 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_672 = out_rivalid_1_568 & out_rimask_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_672 = out_roready_1_568 & out_romask_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_672 = out_wivalid_1_568 & out_wimask_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_672 = out_woready_1_568 & out_womask_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_574 = {hi_176, flags_0_go, out_prepend_573};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_673 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_673 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_673 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_673 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_673 = out_rivalid_1_569 & out_rimask_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_673 = out_roready_1_569 & out_romask_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_673 = out_wivalid_1_569 & out_wimask_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_569;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_673 = out_woready_1_569 & out_womask_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_674 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_674 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_674 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_674 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_674 = out_rivalid_1_570 & out_rimask_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_674 = out_roready_1_570 & out_romask_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_674 = out_wivalid_1_570 & out_wimask_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_674 = out_woready_1_570 & out_womask_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_575 = {hi_386, flags_0_go, hi_385, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_675 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_675 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_675 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_675 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_675 = out_rivalid_1_571 & out_rimask_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_675 = out_roready_1_571 & out_romask_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_675 = out_wivalid_1_571 & out_wimask_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_571;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_675 = out_woready_1_571 & out_womask_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_576 = {hi_387, flags_0_go, out_prepend_575};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_676 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_676 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_676 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_676 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_676 = out_rivalid_1_572 & out_rimask_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_676 = out_roready_1_572 & out_romask_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_676 = out_wivalid_1_572 & out_wimask_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_676 = out_woready_1_572 & out_womask_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_577 = {hi_388, flags_0_go, out_prepend_576};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_677 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_677 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_677 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_677 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_677 = out_rivalid_1_573 & out_rimask_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_677 = out_roready_1_573 & out_romask_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_677 = out_wivalid_1_573 & out_wimask_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_573;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_677 = out_woready_1_573 & out_womask_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_578 = {hi_389, flags_0_go, out_prepend_577};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_678 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_678 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_678 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_678 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_678 = out_rivalid_1_574 & out_rimask_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_678 = out_roready_1_574 & out_romask_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_678 = out_wivalid_1_574 & out_wimask_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_678 = out_woready_1_574 & out_womask_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_579 = {hi_390, flags_0_go, out_prepend_578};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_679 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_679 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_679 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_679 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_679 = out_rivalid_1_575 & out_rimask_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_679 = out_roready_1_575 & out_romask_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_679 = out_wivalid_1_575 & out_wimask_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_575;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_679 = out_woready_1_575 & out_womask_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_580 = {hi_391, flags_0_go, out_prepend_579};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_680 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_680 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_680 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_680 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_680 = out_rivalid_1_576 & out_rimask_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_680 = out_roready_1_576 & out_romask_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_680 = out_wivalid_1_576 & out_wimask_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_680 = out_woready_1_576 & out_womask_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_581 = {hi_392, flags_0_go, out_prepend_580};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_681 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_681 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_681 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_681 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_681 = out_rivalid_1_577 & out_rimask_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_681 = out_roready_1_577 & out_romask_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_681 = out_wivalid_1_577 & out_wimask_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_577;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_681 = out_woready_1_577 & out_womask_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_682 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_682 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_682 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_682 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_682 = out_rivalid_1_578 & out_rimask_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_682 = out_roready_1_578 & out_romask_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_682 = out_wivalid_1_578 & out_wimask_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_682 = out_woready_1_578 & out_womask_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_582 = {hi_506, flags_0_go, hi_505, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_683 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_683 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_683 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_683 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_683 = out_rivalid_1_579 & out_rimask_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_683 = out_roready_1_579 & out_romask_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_683 = out_wivalid_1_579 & out_wimask_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_579;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_683 = out_woready_1_579 & out_womask_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_583 = {hi_507, flags_0_go, out_prepend_582};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_684 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_684 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_684 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_684 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_684 = out_rivalid_1_580 & out_rimask_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_684 = out_roready_1_580 & out_romask_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_684 = out_wivalid_1_580 & out_wimask_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_684 = out_woready_1_580 & out_womask_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_584 = {hi_508, flags_0_go, out_prepend_583};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_685 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_685 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_685 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_685 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_685 = out_rivalid_1_581 & out_rimask_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_685 = out_roready_1_581 & out_romask_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_685 = out_wivalid_1_581 & out_wimask_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_581;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_685 = out_woready_1_581 & out_womask_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_585 = {hi_509, flags_0_go, out_prepend_584};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_686 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_686 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_686 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_686 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_686 = out_rivalid_1_582 & out_rimask_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_686 = out_roready_1_582 & out_romask_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_686 = out_wivalid_1_582 & out_wimask_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_686 = out_woready_1_582 & out_womask_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_586 = {hi_510, flags_0_go, out_prepend_585};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_687 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_687 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_687 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_687 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_687 = out_rivalid_1_583 & out_rimask_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_687 = out_roready_1_583 & out_romask_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_687 = out_wivalid_1_583 & out_wimask_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_583;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_687 = out_woready_1_583 & out_womask_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_587 = {hi_511, flags_0_go, out_prepend_586};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_688 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_688 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_688 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_688 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_688 = out_rivalid_1_584 & out_rimask_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_688 = out_roready_1_584 & out_romask_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_688 = out_wivalid_1_584 & out_wimask_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_688 = out_woready_1_584 & out_womask_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_588 = {hi_512, flags_0_go, out_prepend_587};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_689 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_689 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_689 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_689 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_689 = out_rivalid_1_585 & out_rimask_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_689 = out_roready_1_585 & out_romask_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_689 = out_wivalid_1_585 & out_wimask_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_585;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_689 = out_woready_1_585 & out_womask_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_690 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_690 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_690 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_690 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_690 = out_rivalid_1_586 & out_rimask_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_690 = out_roready_1_586 & out_romask_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_690 = out_wivalid_1_586 & out_wimask_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_586;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_690 = out_woready_1_586 & out_womask_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_589 = {hi_610, flags_0_go, hi_609, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_691 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_691 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_691 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_691 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_691 = out_rivalid_1_587 & out_rimask_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_691 = out_roready_1_587 & out_romask_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_691 = out_wivalid_1_587 & out_wimask_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_587;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_691 = out_woready_1_587 & out_womask_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_590 = {hi_611, flags_0_go, out_prepend_589};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_692 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_692 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_692 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_692 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_692 = out_rivalid_1_588 & out_rimask_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_692 = out_roready_1_588 & out_romask_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_692 = out_wivalid_1_588 & out_wimask_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_588;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_692 = out_woready_1_588 & out_womask_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_591 = {hi_612, flags_0_go, out_prepend_590};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_693 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_693 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_693 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_693 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_693 = out_rivalid_1_589 & out_rimask_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_693 = out_roready_1_589 & out_romask_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_693 = out_wivalid_1_589 & out_wimask_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_589;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_693 = out_woready_1_589 & out_womask_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_592 = {hi_613, flags_0_go, out_prepend_591};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_694 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_694 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_694 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_694 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_694 = out_rivalid_1_590 & out_rimask_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_694 = out_roready_1_590 & out_romask_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_694 = out_wivalid_1_590 & out_wimask_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_590;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_694 = out_woready_1_590 & out_womask_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_593 = {hi_614, flags_0_go, out_prepend_592};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_695 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_695 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_695 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_695 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_695 = out_rivalid_1_591 & out_rimask_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_695 = out_roready_1_591 & out_romask_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_695 = out_wivalid_1_591 & out_wimask_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_591;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_695 = out_woready_1_591 & out_womask_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_594 = {hi_615, flags_0_go, out_prepend_593};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_696 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_696 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_696 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_696 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_696 = out_rivalid_1_592 & out_rimask_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_696 = out_roready_1_592 & out_romask_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_696 = out_wivalid_1_592 & out_wimask_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_592;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_696 = out_woready_1_592 & out_womask_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_595 = {hi_616, flags_0_go, out_prepend_594};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_697 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_697 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_697 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_697 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_697 = out_rivalid_1_593 & out_rimask_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_697 = out_roready_1_593 & out_romask_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_697 = out_wivalid_1_593 & out_wimask_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_593;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_697 = out_woready_1_593 & out_womask_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_698 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_698 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_698 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_698 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_698 = out_rivalid_1_594 & out_rimask_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_698 = out_roready_1_594 & out_romask_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_698 = out_wivalid_1_594 & out_wimask_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_594;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_698 = out_woready_1_594 & out_womask_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_699 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_699 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_699 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_699 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_699 = out_rivalid_1_595 & out_rimask_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_699 = out_roready_1_595 & out_romask_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_699 = out_wivalid_1_595 & out_wimask_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_595;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_699 = out_woready_1_595 & out_womask_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_700 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_700 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_700 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_700 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_700 = out_rivalid_1_596 & out_rimask_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_700 = out_roready_1_596 & out_romask_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_700 = out_wivalid_1_596 & out_wimask_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_596;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_700 = out_woready_1_596 & out_womask_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_701 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_701 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_701 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_701 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_701 = out_rivalid_1_597 & out_rimask_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_701 = out_roready_1_597 & out_romask_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_701 = out_wivalid_1_597 & out_wimask_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_597;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_701 = out_woready_1_597 & out_womask_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_702 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_702 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_702 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_702 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_702 = out_rivalid_1_598 & out_rimask_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_702 = out_roready_1_598 & out_romask_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_702 = out_wivalid_1_598 & out_wimask_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_598;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_702 = out_woready_1_598 & out_womask_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_703 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_703 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_703 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_703 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_703 = out_rivalid_1_599 & out_rimask_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_703 = out_roready_1_599 & out_romask_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_703 = out_wivalid_1_599 & out_wimask_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_599;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_703 = out_woready_1_599 & out_womask_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_704 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_704 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_704 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_704 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_704 = out_rivalid_1_600 & out_rimask_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_704 = out_roready_1_600 & out_romask_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_704 = out_wivalid_1_600 & out_wimask_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_600;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_704 = out_woready_1_600 & out_womask_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_705 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_705 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_705 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_705 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_705 = out_rivalid_1_601 & out_rimask_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_705 = out_roready_1_601 & out_romask_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_705 = out_wivalid_1_601 & out_wimask_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_601;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_705 = out_woready_1_601 & out_womask_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_706 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_706 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_706 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_706 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_706 = out_rivalid_1_602 & out_rimask_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_706 = out_roready_1_602 & out_romask_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_706 = out_wivalid_1_602 & out_wimask_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_602;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_706 = out_woready_1_602 & out_womask_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_603 = {hi_130, flags_0_go, hi_129, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_707 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_707 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_707 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_707 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_707 = out_rivalid_1_603 & out_rimask_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_707 = out_roready_1_603 & out_romask_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_707 = out_wivalid_1_603 & out_wimask_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_603;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_707 = out_woready_1_603 & out_womask_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_604 = {hi_131, flags_0_go, out_prepend_603};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_708 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_708 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_708 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_708 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_708 = out_rivalid_1_604 & out_rimask_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_708 = out_roready_1_604 & out_romask_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_708 = out_wivalid_1_604 & out_wimask_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_604;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_708 = out_woready_1_604 & out_womask_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_605 = {hi_132, flags_0_go, out_prepend_604};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_709 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_709 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_709 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_709 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_709 = out_rivalid_1_605 & out_rimask_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_709 = out_roready_1_605 & out_romask_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_709 = out_wivalid_1_605 & out_wimask_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_605;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_709 = out_woready_1_605 & out_womask_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_606 = {hi_133, flags_0_go, out_prepend_605};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_710 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_710 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_710 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_710 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_710 = out_rivalid_1_606 & out_rimask_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_710 = out_roready_1_606 & out_romask_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_710 = out_wivalid_1_606 & out_wimask_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_606;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_710 = out_woready_1_606 & out_womask_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_607 = {hi_134, flags_0_go, out_prepend_606};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_711 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_711 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_711 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_711 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_711 = out_rivalid_1_607 & out_rimask_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_711 = out_roready_1_607 & out_romask_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_711 = out_wivalid_1_607 & out_wimask_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_607;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_711 = out_woready_1_607 & out_womask_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_608 = {hi_135, flags_0_go, out_prepend_607};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_712 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_712 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_712 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_712 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_712 = out_rivalid_1_608 & out_rimask_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_712 = out_roready_1_608 & out_romask_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_712 = out_wivalid_1_608 & out_wimask_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_608;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_712 = out_woready_1_608 & out_womask_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_609 = {hi_136, flags_0_go, out_prepend_608};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_713 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_713 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_713 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_713 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_713 = out_rivalid_1_609 & out_rimask_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_713 = out_roready_1_609 & out_romask_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_713 = out_wivalid_1_609 & out_wimask_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_609;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_713 = out_woready_1_609 & out_womask_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_714 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_714 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_714 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_714 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_714 = out_rivalid_1_610 & out_rimask_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_714 = out_roready_1_610 & out_romask_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_714 = out_wivalid_1_610 & out_wimask_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_610;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_714 = out_woready_1_610 & out_womask_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_610 = {hi_866, flags_0_go, hi_865, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_715 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_715 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_715 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_715 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_715 = out_rivalid_1_611 & out_rimask_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_715 = out_roready_1_611 & out_romask_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_715 = out_wivalid_1_611 & out_wimask_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_611;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_715 = out_woready_1_611 & out_womask_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_611 = {hi_867, flags_0_go, out_prepend_610};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_716 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_716 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_716 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_716 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_716 = out_rivalid_1_612 & out_rimask_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_716 = out_roready_1_612 & out_romask_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_716 = out_wivalid_1_612 & out_wimask_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_612;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_716 = out_woready_1_612 & out_womask_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_612 = {hi_868, flags_0_go, out_prepend_611};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_717 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_717 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_717 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_717 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_717 = out_rivalid_1_613 & out_rimask_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_717 = out_roready_1_613 & out_romask_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_717 = out_wivalid_1_613 & out_wimask_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_613;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_717 = out_woready_1_613 & out_womask_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_613 = {hi_869, flags_0_go, out_prepend_612};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_718 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_718 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_718 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_718 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_718 = out_rivalid_1_614 & out_rimask_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_718 = out_roready_1_614 & out_romask_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_718 = out_wivalid_1_614 & out_wimask_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_614;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_718 = out_woready_1_614 & out_womask_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_614 = {hi_870, flags_0_go, out_prepend_613};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_719 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_719 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_719 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_719 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_719 = out_rivalid_1_615 & out_rimask_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_719 = out_roready_1_615 & out_romask_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_719 = out_wivalid_1_615 & out_wimask_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_615;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_719 = out_woready_1_615 & out_womask_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_615 = {hi_871, flags_0_go, out_prepend_614};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_720 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_720 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_720 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_720 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_720 = out_rivalid_1_616 & out_rimask_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_720 = out_roready_1_616 & out_romask_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_720 = out_wivalid_1_616 & out_wimask_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_616;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_720 = out_woready_1_616 & out_womask_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_616 = {hi_872, flags_0_go, out_prepend_615};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_721 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_721 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_721 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_721 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_721 = out_rivalid_1_617 & out_rimask_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_721 = out_roready_1_617 & out_romask_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_721 = out_wivalid_1_617 & out_wimask_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_617;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_721 = out_woready_1_617 & out_womask_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_722 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_722 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_722 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_722 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_722 = out_rivalid_1_618 & out_rimask_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_722 = out_roready_1_618 & out_romask_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_722 = out_wivalid_1_618 & out_wimask_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_618;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_722 = out_woready_1_618 & out_womask_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_617 = {hi_426, flags_0_go, hi_425, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_723 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_723 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_723 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_723 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_723 = out_rivalid_1_619 & out_rimask_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_723 = out_roready_1_619 & out_romask_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_723 = out_wivalid_1_619 & out_wimask_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_619;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_723 = out_woready_1_619 & out_womask_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_618 = {hi_427, flags_0_go, out_prepend_617};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_724 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_724 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_724 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_724 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_724 = out_rivalid_1_620 & out_rimask_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_724 = out_roready_1_620 & out_romask_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_724 = out_wivalid_1_620 & out_wimask_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_620;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_724 = out_woready_1_620 & out_womask_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_619 = {hi_428, flags_0_go, out_prepend_618};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_725 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_725 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_725 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_725 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_725 = out_rivalid_1_621 & out_rimask_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_725 = out_roready_1_621 & out_romask_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_725 = out_wivalid_1_621 & out_wimask_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_621;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_725 = out_woready_1_621 & out_womask_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_620 = {hi_429, flags_0_go, out_prepend_619};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_726 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_726 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_726 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_726 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_726 = out_rivalid_1_622 & out_rimask_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_726 = out_roready_1_622 & out_romask_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_726 = out_wivalid_1_622 & out_wimask_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_622;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_726 = out_woready_1_622 & out_womask_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_621 = {hi_430, flags_0_go, out_prepend_620};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_727 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_727 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_727 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_727 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_727 = out_rivalid_1_623 & out_rimask_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_727 = out_roready_1_623 & out_romask_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_727 = out_wivalid_1_623 & out_wimask_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_623;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_727 = out_woready_1_623 & out_womask_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_622 = {hi_431, flags_0_go, out_prepend_621};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_728 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_728 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_728 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_728 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_728 = out_rivalid_1_624 & out_rimask_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_728 = out_roready_1_624 & out_romask_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_728 = out_wivalid_1_624 & out_wimask_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_624;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_728 = out_woready_1_624 & out_womask_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_623 = {hi_432, flags_0_go, out_prepend_622};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_729 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_729 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_729 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_729 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_729 = out_rivalid_1_625 & out_rimask_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_729 = out_roready_1_625 & out_romask_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_729 = out_wivalid_1_625 & out_wimask_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_625;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_729 = out_woready_1_625 & out_womask_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_730 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_730 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_730 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_730 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_730 = out_rivalid_1_626 & out_rimask_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_730 = out_roready_1_626 & out_romask_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_730 = out_wivalid_1_626 & out_wimask_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_626;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_730 = out_woready_1_626 & out_womask_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_624 = {hi_250, flags_0_go, hi_249, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_731 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_731 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_731 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_731 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_731 = out_rivalid_1_627 & out_rimask_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_731 = out_roready_1_627 & out_romask_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_731 = out_wivalid_1_627 & out_wimask_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_627;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_731 = out_woready_1_627 & out_womask_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_625 = {hi_251, flags_0_go, out_prepend_624};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_732 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_732 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_732 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_732 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_732 = out_rivalid_1_628 & out_rimask_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_732 = out_roready_1_628 & out_romask_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_732 = out_wivalid_1_628 & out_wimask_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_628;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_732 = out_woready_1_628 & out_womask_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_626 = {hi_252, flags_0_go, out_prepend_625};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_733 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_733 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_733 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_733 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_733 = out_rivalid_1_629 & out_rimask_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_733 = out_roready_1_629 & out_romask_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_733 = out_wivalid_1_629 & out_wimask_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_629;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_733 = out_woready_1_629 & out_womask_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_627 = {hi_253, flags_0_go, out_prepend_626};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_734 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_734 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_734 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_734 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_734 = out_rivalid_1_630 & out_rimask_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_734 = out_roready_1_630 & out_romask_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_734 = out_wivalid_1_630 & out_wimask_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_630;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_734 = out_woready_1_630 & out_womask_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_628 = {hi_254, flags_0_go, out_prepend_627};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_735 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_735 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_735 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_735 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_735 = out_rivalid_1_631 & out_rimask_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_735 = out_roready_1_631 & out_romask_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_735 = out_wivalid_1_631 & out_wimask_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_631;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_735 = out_woready_1_631 & out_womask_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_629 = {hi_255, flags_0_go, out_prepend_628};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_736 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_736 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_736 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_736 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_736 = out_rivalid_1_632 & out_rimask_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_736 = out_roready_1_632 & out_romask_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_736 = out_wivalid_1_632 & out_wimask_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_632;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_736 = out_woready_1_632 & out_womask_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_630 = {hi_256, flags_0_go, out_prepend_629};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_737 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_737 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_737 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_737 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_737 = out_rivalid_1_633 & out_rimask_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_737 = out_roready_1_633 & out_romask_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_737 = out_wivalid_1_633 & out_wimask_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_633;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_737 = out_woready_1_633 & out_womask_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_738 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_738 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_738 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_738 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_738 = out_rivalid_1_634 & out_rimask_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_738 = out_roready_1_634 & out_romask_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_738 = out_wivalid_1_634 & out_wimask_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_634;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_738 = out_woready_1_634 & out_womask_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_631 = {hi_474, flags_0_go, hi_473, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_739 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_739 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_739 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_739 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_739 = out_rivalid_1_635 & out_rimask_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_739 = out_roready_1_635 & out_romask_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_739 = out_wivalid_1_635 & out_wimask_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_635;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_739 = out_woready_1_635 & out_womask_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_632 = {hi_475, flags_0_go, out_prepend_631};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_740 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_740 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_740 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_740 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_740 = out_rivalid_1_636 & out_rimask_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_740 = out_roready_1_636 & out_romask_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_740 = out_wivalid_1_636 & out_wimask_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_636;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_740 = out_woready_1_636 & out_womask_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_633 = {hi_476, flags_0_go, out_prepend_632};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_741 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_741 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_741 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_741 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_741 = out_rivalid_1_637 & out_rimask_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_741 = out_roready_1_637 & out_romask_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_741 = out_wivalid_1_637 & out_wimask_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_637;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_741 = out_woready_1_637 & out_womask_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_634 = {hi_477, flags_0_go, out_prepend_633};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_742 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_742 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_742 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_742 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_742 = out_rivalid_1_638 & out_rimask_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_742 = out_roready_1_638 & out_romask_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_742 = out_wivalid_1_638 & out_wimask_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_638;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_742 = out_woready_1_638 & out_womask_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_635 = {hi_478, flags_0_go, out_prepend_634};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_743 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_743 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_743 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_743 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_743 = out_rivalid_1_639 & out_rimask_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_743 = out_roready_1_639 & out_romask_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_743 = out_wivalid_1_639 & out_wimask_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_639;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_743 = out_woready_1_639 & out_womask_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_636 = {hi_479, flags_0_go, out_prepend_635};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_744 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_744 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_744 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_744 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_744 = out_rivalid_1_640 & out_rimask_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_744 = out_roready_1_640 & out_romask_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_744 = out_wivalid_1_640 & out_wimask_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_640;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_744 = out_woready_1_640 & out_womask_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_637 = {hi_480, flags_0_go, out_prepend_636};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_745 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_745 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_745 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_745 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_745 = out_rivalid_1_641 & out_rimask_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_745 = out_roready_1_641 & out_romask_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_745 = out_wivalid_1_641 & out_wimask_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_641;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_745 = out_woready_1_641 & out_womask_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_746 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_746 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_746 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_746 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_746 = out_rivalid_1_642 & out_rimask_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_746 = out_roready_1_642 & out_romask_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_746 = out_wivalid_1_642 & out_wimask_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_642;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_746 = out_woready_1_642 & out_womask_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_638 = {hi_354, flags_0_go, hi_353, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_747 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_747 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_747 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_747 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_747 = out_rivalid_1_643 & out_rimask_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_747 = out_roready_1_643 & out_romask_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_747 = out_wivalid_1_643 & out_wimask_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_643;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_747 = out_woready_1_643 & out_womask_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_639 = {hi_355, flags_0_go, out_prepend_638};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_748 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_748 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_748 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_748 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_748 = out_rivalid_1_644 & out_rimask_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_748 = out_roready_1_644 & out_romask_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_748 = out_wivalid_1_644 & out_wimask_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_644;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_748 = out_woready_1_644 & out_womask_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_640 = {hi_356, flags_0_go, out_prepend_639};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_749 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_749 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_749 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_749 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_749 = out_rivalid_1_645 & out_rimask_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_749 = out_roready_1_645 & out_romask_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_749 = out_wivalid_1_645 & out_wimask_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_645;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_749 = out_woready_1_645 & out_womask_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_641 = {hi_357, flags_0_go, out_prepend_640};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_750 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_750 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_750 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_750 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_750 = out_rivalid_1_646 & out_rimask_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_750 = out_roready_1_646 & out_romask_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_750 = out_wivalid_1_646 & out_wimask_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_750 = out_woready_1_646 & out_womask_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_642 = {hi_358, flags_0_go, out_prepend_641};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_751 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_751 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_751 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_751 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_751 = out_rivalid_1_647 & out_rimask_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_751 = out_roready_1_647 & out_romask_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_751 = out_wivalid_1_647 & out_wimask_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_647;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_751 = out_woready_1_647 & out_womask_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_643 = {hi_359, flags_0_go, out_prepend_642};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_752 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_752 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_752 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_752 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_752 = out_rivalid_1_648 & out_rimask_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_752 = out_roready_1_648 & out_romask_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_752 = out_wivalid_1_648 & out_wimask_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_752 = out_woready_1_648 & out_womask_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_644 = {hi_360, flags_0_go, out_prepend_643};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_753 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_753 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_753 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_753 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_753 = out_rivalid_1_649 & out_rimask_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_753 = out_roready_1_649 & out_romask_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_753 = out_wivalid_1_649 & out_wimask_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_649;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_753 = out_woready_1_649 & out_womask_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_754 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_754 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_754 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_754 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_754 = out_rivalid_1_650 & out_rimask_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_754 = out_roready_1_650 & out_romask_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_754 = out_wivalid_1_650 & out_wimask_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_754 = out_woready_1_650 & out_womask_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_645 = {hi_730, flags_0_go, hi_729, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_755 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_755 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_755 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_755 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_755 = out_rivalid_1_651 & out_rimask_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_755 = out_roready_1_651 & out_romask_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_755 = out_wivalid_1_651 & out_wimask_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_651;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_755 = out_woready_1_651 & out_womask_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_646 = {hi_731, flags_0_go, out_prepend_645};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_756 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_756 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_756 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_756 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_756 = out_rivalid_1_652 & out_rimask_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_756 = out_roready_1_652 & out_romask_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_756 = out_wivalid_1_652 & out_wimask_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_756 = out_woready_1_652 & out_womask_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_647 = {hi_732, flags_0_go, out_prepend_646};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_757 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_757 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_757 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_757 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_757 = out_rivalid_1_653 & out_rimask_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_757 = out_roready_1_653 & out_romask_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_757 = out_wivalid_1_653 & out_wimask_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_653;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_757 = out_woready_1_653 & out_womask_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_648 = {hi_733, flags_0_go, out_prepend_647};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_758 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_758 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_758 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_758 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_758 = out_rivalid_1_654 & out_rimask_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_758 = out_roready_1_654 & out_romask_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_758 = out_wivalid_1_654 & out_wimask_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_758 = out_woready_1_654 & out_womask_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_649 = {hi_734, flags_0_go, out_prepend_648};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_759 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_759 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_759 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_759 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_759 = out_rivalid_1_655 & out_rimask_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_759 = out_roready_1_655 & out_romask_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_759 = out_wivalid_1_655 & out_wimask_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_655;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_759 = out_woready_1_655 & out_womask_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_650 = {hi_735, flags_0_go, out_prepend_649};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_760 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_760 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_760 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_760 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_760 = out_rivalid_1_656 & out_rimask_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_760 = out_roready_1_656 & out_romask_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_760 = out_wivalid_1_656 & out_wimask_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_760 = out_woready_1_656 & out_womask_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_651 = {hi_736, flags_0_go, out_prepend_650};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_761 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_761 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_761 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_761 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_761 = out_rivalid_1_657 & out_rimask_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_761 = out_roready_1_657 & out_romask_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_761 = out_wivalid_1_657 & out_wimask_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_657;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_761 = out_woready_1_657 & out_womask_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_762 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_762 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_762 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_762 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_762 = out_rivalid_1_658 & out_rimask_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_762 = out_roready_1_658 & out_romask_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_762 = out_wivalid_1_658 & out_wimask_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_762 = out_woready_1_658 & out_womask_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_652 = {hi_818, flags_0_go, hi_817, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_763 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_763 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_763 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_763 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_763 = out_rivalid_1_659 & out_rimask_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_763 = out_roready_1_659 & out_romask_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_763 = out_wivalid_1_659 & out_wimask_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_659;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_763 = out_woready_1_659 & out_womask_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_653 = {hi_819, flags_0_go, out_prepend_652};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_764 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_764 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_764 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_764 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_764 = out_rivalid_1_660 & out_rimask_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_764 = out_roready_1_660 & out_romask_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_764 = out_wivalid_1_660 & out_wimask_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_764 = out_woready_1_660 & out_womask_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_654 = {hi_820, flags_0_go, out_prepend_653};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_765 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_765 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_765 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_765 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_765 = out_rivalid_1_661 & out_rimask_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_765 = out_roready_1_661 & out_romask_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_765 = out_wivalid_1_661 & out_wimask_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_661;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_765 = out_woready_1_661 & out_womask_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_655 = {hi_821, flags_0_go, out_prepend_654};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_766 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_766 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_766 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_766 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_766 = out_rivalid_1_662 & out_rimask_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_766 = out_roready_1_662 & out_romask_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_766 = out_wivalid_1_662 & out_wimask_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_766 = out_woready_1_662 & out_womask_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_656 = {hi_822, flags_0_go, out_prepend_655};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_767 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_767 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_767 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_767 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_767 = out_rivalid_1_663 & out_rimask_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_767 = out_roready_1_663 & out_romask_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_767 = out_wivalid_1_663 & out_wimask_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_663;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_767 = out_woready_1_663 & out_womask_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_657 = {hi_823, flags_0_go, out_prepend_656};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_768 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_768 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_768 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_768 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_768 = out_rivalid_1_664 & out_rimask_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_768 = out_roready_1_664 & out_romask_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_768 = out_wivalid_1_664 & out_wimask_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_768 = out_woready_1_664 & out_womask_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_658 = {hi_824, flags_0_go, out_prepend_657};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_769 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_769 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_769 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_769 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_769 = out_rivalid_1_665 & out_rimask_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_769 = out_roready_1_665 & out_romask_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_769 = out_wivalid_1_665 & out_wimask_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_665;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_769 = out_woready_1_665 & out_womask_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_770 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_770 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_770 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_770 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_770 = out_rivalid_1_666 & out_rimask_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_770 = out_roready_1_666 & out_romask_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_770 = out_wivalid_1_666 & out_wimask_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_770 = out_woready_1_666 & out_womask_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_659 = {hi_938, flags_0_go, hi_937, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_771 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_771 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_771 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_771 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_771 = out_rivalid_1_667 & out_rimask_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_771 = out_roready_1_667 & out_romask_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_771 = out_wivalid_1_667 & out_wimask_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_667;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_771 = out_woready_1_667 & out_womask_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_660 = {hi_939, flags_0_go, out_prepend_659};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_772 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_772 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_772 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_772 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_772 = out_rivalid_1_668 & out_rimask_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_772 = out_roready_1_668 & out_romask_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_772 = out_wivalid_1_668 & out_wimask_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_772 = out_woready_1_668 & out_womask_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_661 = {hi_940, flags_0_go, out_prepend_660};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_773 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_773 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_773 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_773 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_773 = out_rivalid_1_669 & out_rimask_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_773 = out_roready_1_669 & out_romask_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_773 = out_wivalid_1_669 & out_wimask_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_669;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_773 = out_woready_1_669 & out_womask_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_662 = {hi_941, flags_0_go, out_prepend_661};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_774 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_774 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_774 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_774 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_774 = out_rivalid_1_670 & out_rimask_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_774 = out_roready_1_670 & out_romask_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_774 = out_wivalid_1_670 & out_wimask_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_774 = out_woready_1_670 & out_womask_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_663 = {hi_942, flags_0_go, out_prepend_662};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_775 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_775 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_775 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_775 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_775 = out_rivalid_1_671 & out_rimask_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_775 = out_roready_1_671 & out_romask_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_775 = out_wivalid_1_671 & out_wimask_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_671;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_775 = out_woready_1_671 & out_womask_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_664 = {hi_943, flags_0_go, out_prepend_663};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_776 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_776 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_776 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_776 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_776 = out_rivalid_1_672 & out_rimask_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_776 = out_roready_1_672 & out_romask_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_776 = out_wivalid_1_672 & out_wimask_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_776 = out_woready_1_672 & out_womask_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_665 = {hi_944, flags_0_go, out_prepend_664};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_777 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_777 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_777 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_777 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_777 = out_rivalid_1_673 & out_rimask_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_777 = out_roready_1_673 & out_romask_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_777 = out_wivalid_1_673 & out_wimask_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_673;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_777 = out_woready_1_673 & out_womask_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_778 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_778 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_778 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_778 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_778 = out_rivalid_1_674 & out_rimask_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_778 = out_roready_1_674 & out_romask_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_778 = out_wivalid_1_674 & out_wimask_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_778 = out_woready_1_674 & out_womask_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_666 = {hi_642, flags_0_go, hi_641, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_779 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_779 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_779 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_779 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_779 = out_rivalid_1_675 & out_rimask_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_779 = out_roready_1_675 & out_romask_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_779 = out_wivalid_1_675 & out_wimask_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_675;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_779 = out_woready_1_675 & out_womask_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_667 = {hi_643, flags_0_go, out_prepend_666};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_780 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_780 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_780 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_780 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_780 = out_rivalid_1_676 & out_rimask_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_780 = out_roready_1_676 & out_romask_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_780 = out_wivalid_1_676 & out_wimask_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_780 = out_woready_1_676 & out_womask_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_668 = {hi_644, flags_0_go, out_prepend_667};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_781 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_781 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_781 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_781 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_781 = out_rivalid_1_677 & out_rimask_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_781 = out_roready_1_677 & out_romask_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_781 = out_wivalid_1_677 & out_wimask_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_677;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_781 = out_woready_1_677 & out_womask_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_669 = {hi_645, flags_0_go, out_prepend_668};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_782 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_782 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_782 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_782 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_782 = out_rivalid_1_678 & out_rimask_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_782 = out_roready_1_678 & out_romask_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_782 = out_wivalid_1_678 & out_wimask_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_782 = out_woready_1_678 & out_womask_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_670 = {hi_646, flags_0_go, out_prepend_669};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_783 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_783 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_783 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_783 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_783 = out_rivalid_1_679 & out_rimask_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_783 = out_roready_1_679 & out_romask_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_783 = out_wivalid_1_679 & out_wimask_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_679;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_783 = out_woready_1_679 & out_womask_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_671 = {hi_647, flags_0_go, out_prepend_670};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_784 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_784 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_784 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_784 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_784 = out_rivalid_1_680 & out_rimask_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_784 = out_roready_1_680 & out_romask_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_784 = out_wivalid_1_680 & out_wimask_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_784 = out_woready_1_680 & out_womask_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_672 = {hi_648, flags_0_go, out_prepend_671};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_785 = |(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_785 = &(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_785 = |(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_785 = &(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_785 = out_rivalid_1_681 & out_rimask_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_785 = out_roready_1_681 & out_romask_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_785 = out_wivalid_1_681 & out_wimask_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_681;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_785 = out_woready_1_681 & out_womask_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_786 = |(out_frontMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_786 = &(out_frontMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_786 = |(out_backMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_786 = &(out_backMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_786 = out_rivalid_1_682 & out_rimask_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_786 = out_roready_1_682 & out_romask_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_786 = out_wivalid_1_682 & out_wimask_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_786 = out_woready_1_682 & out_womask_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_673 = {abstractGeneratedMem_1, abstractGeneratedMem_0};	// src/main/scala/devices/debug/Debug.scala:1579:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_787 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_787 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_787 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_787 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_787 = out_rivalid_1_683 & out_rimask_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_787 = out_roready_1_683 & out_romask_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_787 = out_wivalid_1_683 & out_wimask_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_683;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_787 = out_woready_1_683 & out_womask_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_788 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_788 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_788 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_788 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_788 = out_rivalid_1_684 & out_rimask_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_788 = out_roready_1_684 & out_romask_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_788 = out_wivalid_1_684 & out_wimask_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_788 = out_woready_1_684 & out_womask_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_674 = {hi_98, flags_0_go, hi_97, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_789 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_789 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_789 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_789 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_789 = out_rivalid_1_685 & out_rimask_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_789 = out_roready_1_685 & out_romask_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_789 = out_wivalid_1_685 & out_wimask_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_685;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_789 = out_woready_1_685 & out_womask_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_675 = {hi_99, flags_0_go, out_prepend_674};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_790 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_790 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_790 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_790 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_790 = out_rivalid_1_686 & out_rimask_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_790 = out_roready_1_686 & out_romask_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_790 = out_wivalid_1_686 & out_wimask_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_790 = out_woready_1_686 & out_womask_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_676 = {hi_100, flags_0_go, out_prepend_675};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_791 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_791 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_791 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_791 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_791 = out_rivalid_1_687 & out_rimask_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_791 = out_roready_1_687 & out_romask_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_791 = out_wivalid_1_687 & out_wimask_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_687;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_791 = out_woready_1_687 & out_womask_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_677 = {hi_101, flags_0_go, out_prepend_676};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_792 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_792 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_792 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_792 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_792 = out_rivalid_1_688 & out_rimask_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_792 = out_roready_1_688 & out_romask_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_792 = out_wivalid_1_688 & out_wimask_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_792 = out_woready_1_688 & out_womask_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_678 = {hi_102, flags_0_go, out_prepend_677};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_793 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_793 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_793 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_793 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_793 = out_rivalid_1_689 & out_rimask_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_793 = out_roready_1_689 & out_romask_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_793 = out_wivalid_1_689 & out_wimask_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_689;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_793 = out_woready_1_689 & out_womask_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_679 = {hi_103, flags_0_go, out_prepend_678};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_794 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_794 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_794 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_794 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_794 = out_rivalid_1_690 & out_rimask_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_794 = out_roready_1_690 & out_romask_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_794 = out_wivalid_1_690 & out_wimask_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_794 = out_woready_1_690 & out_womask_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_680 = {hi_104, flags_0_go, out_prepend_679};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_795 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_795 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_795 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_795 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_795 = out_rivalid_1_691 & out_rimask_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_795 = out_roready_1_691 & out_romask_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_795 = out_wivalid_1_691 & out_wimask_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_691;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_795 = out_woready_1_691 & out_womask_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_796 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_796 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_796 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_796 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_796 = out_rivalid_1_692 & out_rimask_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_796 = out_roready_1_692 & out_romask_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_796 = out_wivalid_1_692 & out_wimask_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_796 = out_woready_1_692 & out_womask_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_681 = {hi_682, flags_0_go, hi_681, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_797 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_797 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_797 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_797 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_797 = out_rivalid_1_693 & out_rimask_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_797 = out_roready_1_693 & out_romask_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_797 = out_wivalid_1_693 & out_wimask_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_693;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_797 = out_woready_1_693 & out_womask_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_682 = {hi_683, flags_0_go, out_prepend_681};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_798 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_798 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_798 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_798 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_798 = out_rivalid_1_694 & out_rimask_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_798 = out_roready_1_694 & out_romask_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_798 = out_wivalid_1_694 & out_wimask_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_798 = out_woready_1_694 & out_womask_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_683 = {hi_684, flags_0_go, out_prepend_682};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_799 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_799 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_799 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_799 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_799 = out_rivalid_1_695 & out_rimask_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_799 = out_roready_1_695 & out_romask_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_799 = out_wivalid_1_695 & out_wimask_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_695;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_799 = out_woready_1_695 & out_womask_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_684 = {hi_685, flags_0_go, out_prepend_683};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_800 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_800 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_800 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_800 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_800 = out_rivalid_1_696 & out_rimask_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_800 = out_roready_1_696 & out_romask_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_800 = out_wivalid_1_696 & out_wimask_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_800 = out_woready_1_696 & out_womask_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_685 = {hi_686, flags_0_go, out_prepend_684};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_801 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_801 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_801 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_801 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_801 = out_rivalid_1_697 & out_rimask_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_801 = out_roready_1_697 & out_romask_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_801 = out_wivalid_1_697 & out_wimask_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_697;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_801 = out_woready_1_697 & out_womask_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_686 = {hi_687, flags_0_go, out_prepend_685};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_802 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_802 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_802 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_802 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_802 = out_rivalid_1_698 & out_rimask_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_802 = out_roready_1_698 & out_romask_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_802 = out_wivalid_1_698 & out_wimask_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_802 = out_woready_1_698 & out_womask_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_687 = {hi_688, flags_0_go, out_prepend_686};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_803 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_803 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_803 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_803 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_803 = out_rivalid_1_699 & out_rimask_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_803 = out_roready_1_699 & out_romask_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_803 = out_wivalid_1_699 & out_wimask_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_699;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_803 = out_woready_1_699 & out_womask_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_804 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_804 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_804 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_804 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_804 = out_rivalid_1_700 & out_rimask_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_804 = out_roready_1_700 & out_romask_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_804 = out_wivalid_1_700 & out_wimask_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_804 = out_woready_1_700 & out_womask_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_688 = {hi_218, flags_0_go, hi_217, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_805 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_805 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_805 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_805 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_805 = out_rivalid_1_701 & out_rimask_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_805 = out_roready_1_701 & out_romask_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_805 = out_wivalid_1_701 & out_wimask_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_701;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_805 = out_woready_1_701 & out_womask_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_689 = {hi_219, flags_0_go, out_prepend_688};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_806 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_806 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_806 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_806 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_806 = out_rivalid_1_702 & out_rimask_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_806 = out_roready_1_702 & out_romask_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_806 = out_wivalid_1_702 & out_wimask_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_806 = out_woready_1_702 & out_womask_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_690 = {hi_220, flags_0_go, out_prepend_689};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_807 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_807 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_807 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_807 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_807 = out_rivalid_1_703 & out_rimask_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_807 = out_roready_1_703 & out_romask_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_807 = out_wivalid_1_703 & out_wimask_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_703;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_807 = out_woready_1_703 & out_womask_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_691 = {hi_221, flags_0_go, out_prepend_690};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_808 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_808 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_808 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_808 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_808 = out_rivalid_1_704 & out_rimask_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_808 = out_roready_1_704 & out_romask_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_808 = out_wivalid_1_704 & out_wimask_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_808 = out_woready_1_704 & out_womask_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_692 = {hi_222, flags_0_go, out_prepend_691};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_809 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_809 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_809 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_809 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_809 = out_rivalid_1_705 & out_rimask_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_809 = out_roready_1_705 & out_romask_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_809 = out_wivalid_1_705 & out_wimask_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_705;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_809 = out_woready_1_705 & out_womask_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_693 = {hi_223, flags_0_go, out_prepend_692};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_810 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_810 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_810 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_810 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_810 = out_rivalid_1_706 & out_rimask_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_810 = out_roready_1_706 & out_romask_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_810 = out_wivalid_1_706 & out_wimask_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_810 = out_woready_1_706 & out_womask_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_694 = {hi_224, flags_0_go, out_prepend_693};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_811 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_811 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_811 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_811 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_811 = out_rivalid_1_707 & out_rimask_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_811 = out_roready_1_707 & out_romask_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_811 = out_wivalid_1_707 & out_wimask_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_707;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_811 = out_woready_1_707 & out_womask_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_812 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_812 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_812 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_812 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_812 = out_rivalid_1_708 & out_rimask_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_812 = out_roready_1_708 & out_romask_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_812 = out_wivalid_1_708 & out_wimask_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_812 = out_woready_1_708 & out_womask_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_695 = {hi_562, flags_0_go, hi_561, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_813 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_813 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_813 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_813 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_813 = out_rivalid_1_709 & out_rimask_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_813 = out_roready_1_709 & out_romask_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_813 = out_wivalid_1_709 & out_wimask_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_709;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_813 = out_woready_1_709 & out_womask_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_696 = {hi_563, flags_0_go, out_prepend_695};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_814 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_814 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_814 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_814 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_814 = out_rivalid_1_710 & out_rimask_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_814 = out_roready_1_710 & out_romask_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_814 = out_wivalid_1_710 & out_wimask_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_814 = out_woready_1_710 & out_womask_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_697 = {hi_564, flags_0_go, out_prepend_696};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_815 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_815 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_815 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_815 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_815 = out_rivalid_1_711 & out_rimask_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_815 = out_roready_1_711 & out_romask_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_815 = out_wivalid_1_711 & out_wimask_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_711;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_815 = out_woready_1_711 & out_womask_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_698 = {hi_565, flags_0_go, out_prepend_697};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_816 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_816 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_816 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_816 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_816 = out_rivalid_1_712 & out_rimask_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_816 = out_roready_1_712 & out_romask_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_816 = out_wivalid_1_712 & out_wimask_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_816 = out_woready_1_712 & out_womask_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_699 = {hi_566, flags_0_go, out_prepend_698};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_817 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_817 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_817 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_817 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_817 = out_rivalid_1_713 & out_rimask_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_817 = out_roready_1_713 & out_romask_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_817 = out_wivalid_1_713 & out_wimask_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_713;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_817 = out_woready_1_713 & out_womask_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_700 = {hi_567, flags_0_go, out_prepend_699};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_818 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_818 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_818 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_818 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_818 = out_rivalid_1_714 & out_rimask_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_818 = out_roready_1_714 & out_romask_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_818 = out_wivalid_1_714 & out_wimask_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_818 = out_woready_1_714 & out_womask_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_701 = {hi_568, flags_0_go, out_prepend_700};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_819 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_819 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_819 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_819 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_819 = out_rivalid_1_715 & out_rimask_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_819 = out_roready_1_715 & out_romask_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_819 = out_wivalid_1_715 & out_wimask_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_715;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_819 = out_woready_1_715 & out_womask_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_820 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_820 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_820 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_820 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_820 = out_rivalid_1_716 & out_rimask_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_820 = out_roready_1_716 & out_romask_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_820 = out_wivalid_1_716 & out_wimask_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_820 = out_woready_1_716 & out_womask_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_821 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_821 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_821 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_821 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_821 = out_rivalid_1_717 & out_rimask_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_821 = out_roready_1_717 & out_romask_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_821 = out_wivalid_1_717 & out_wimask_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_717;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_821 = out_woready_1_717 & out_womask_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_703 = {programBufferMem_34, out_prepend_702};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_822 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_822 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_822 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_822 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_822 = out_rivalid_1_718 & out_rimask_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_822 = out_roready_1_718 & out_romask_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_822 = out_wivalid_1_718 & out_wimask_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_822 = out_woready_1_718 & out_womask_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_704 = {programBufferMem_35, out_prepend_703};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_823 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_823 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_823 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_823 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_823 = out_rivalid_1_719 & out_rimask_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_823 = out_roready_1_719 & out_romask_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_823 = out_wivalid_1_719 & out_wimask_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_719;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_823 = out_woready_1_719 & out_womask_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_705 = {programBufferMem_36, out_prepend_704};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_824 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_824 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_824 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_824 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_824 = out_rivalid_1_720 & out_rimask_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_824 = out_roready_1_720 & out_romask_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_824 = out_wivalid_1_720 & out_wimask_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_824 = out_woready_1_720 & out_womask_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_706 = {programBufferMem_37, out_prepend_705};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_825 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_825 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_825 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_825 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_825 = out_rivalid_1_721 & out_rimask_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_825 = out_roready_1_721 & out_romask_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_825 = out_wivalid_1_721 & out_wimask_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_721;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_825 = out_woready_1_721 & out_womask_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_707 = {programBufferMem_38, out_prepend_706};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_826 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_826 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_826 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_826 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_826 = out_rivalid_1_722 & out_rimask_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_826 = out_roready_1_722 & out_romask_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_826 = out_wivalid_1_722 & out_wimask_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_826 = out_woready_1_722 & out_womask_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_708 = {programBufferMem_39, out_prepend_707};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_827 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_827 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_827 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_827 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_827 = out_rivalid_1_723 & out_rimask_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_827 = out_roready_1_723 & out_romask_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_827 = out_wivalid_1_723 & out_wimask_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_723;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_827 = out_woready_1_723 & out_womask_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_828 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_828 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_828 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_828 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_828 = out_rivalid_1_724 & out_rimask_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_828 = out_roready_1_724 & out_romask_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_828 = out_wivalid_1_724 & out_wimask_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_828 = out_woready_1_724 & out_womask_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_709 = {hi_898, flags_0_go, hi_897, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_829 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_829 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_829 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_829 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_829 = out_rivalid_1_725 & out_rimask_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_829 = out_roready_1_725 & out_romask_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_829 = out_wivalid_1_725 & out_wimask_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_725;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_829 = out_woready_1_725 & out_womask_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_710 = {hi_899, flags_0_go, out_prepend_709};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_830 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_830 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_830 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_830 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_830 = out_rivalid_1_726 & out_rimask_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_830 = out_roready_1_726 & out_romask_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_830 = out_wivalid_1_726 & out_wimask_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_830 = out_woready_1_726 & out_womask_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_711 = {hi_900, flags_0_go, out_prepend_710};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_831 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_831 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_831 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_831 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_831 = out_rivalid_1_727 & out_rimask_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_831 = out_roready_1_727 & out_romask_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_831 = out_wivalid_1_727 & out_wimask_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_727;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_831 = out_woready_1_727 & out_womask_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_712 = {hi_901, flags_0_go, out_prepend_711};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_832 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_832 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_832 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_832 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_832 = out_rivalid_1_728 & out_rimask_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_832 = out_roready_1_728 & out_romask_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_832 = out_wivalid_1_728 & out_wimask_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_832 = out_woready_1_728 & out_womask_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_713 = {hi_902, flags_0_go, out_prepend_712};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_833 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_833 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_833 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_833 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_833 = out_rivalid_1_729 & out_rimask_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_833 = out_roready_1_729 & out_romask_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_833 = out_wivalid_1_729 & out_wimask_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_729;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_833 = out_woready_1_729 & out_womask_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_714 = {hi_903, flags_0_go, out_prepend_713};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_834 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_834 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_834 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_834 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_834 = out_rivalid_1_730 & out_rimask_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_834 = out_roready_1_730 & out_romask_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_834 = out_wivalid_1_730 & out_wimask_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_834 = out_woready_1_730 & out_womask_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_715 = {hi_904, flags_0_go, out_prepend_714};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_835 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_835 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_835 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_835 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_835 = out_rivalid_1_731 & out_rimask_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_835 = out_roready_1_731 & out_romask_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_835 = out_wivalid_1_731 & out_wimask_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_731;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_835 = out_woready_1_731 & out_womask_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_836 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_836 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_836 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_836 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_836 = out_rivalid_1_732 & out_rimask_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_836 = out_roready_1_732 & out_romask_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_836 = out_wivalid_1_732 & out_wimask_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_836 = out_woready_1_732 & out_womask_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_716 = {hi_986, flags_0_go, hi_985, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_837 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_837 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_837 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_837 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_837 = out_rivalid_1_733 & out_rimask_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_837 = out_roready_1_733 & out_romask_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_837 = out_wivalid_1_733 & out_wimask_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_733;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_837 = out_woready_1_733 & out_womask_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_717 = {hi_987, flags_0_go, out_prepend_716};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_838 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_838 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_838 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_838 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_838 = out_rivalid_1_734 & out_rimask_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_838 = out_roready_1_734 & out_romask_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_838 = out_wivalid_1_734 & out_wimask_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_838 = out_woready_1_734 & out_womask_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_718 = {hi_988, flags_0_go, out_prepend_717};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_839 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_839 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_839 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_839 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_839 = out_rivalid_1_735 & out_rimask_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_839 = out_roready_1_735 & out_romask_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_839 = out_wivalid_1_735 & out_wimask_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_735;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_839 = out_woready_1_735 & out_womask_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_719 = {hi_989, flags_0_go, out_prepend_718};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_840 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_840 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_840 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_840 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_840 = out_rivalid_1_736 & out_rimask_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_840 = out_roready_1_736 & out_romask_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_840 = out_wivalid_1_736 & out_wimask_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_840 = out_woready_1_736 & out_womask_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_720 = {hi_990, flags_0_go, out_prepend_719};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_841 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_841 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_841 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_841 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_841 = out_rivalid_1_737 & out_rimask_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_841 = out_roready_1_737 & out_romask_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_841 = out_wivalid_1_737 & out_wimask_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_737;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_841 = out_woready_1_737 & out_womask_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_721 = {hi_991, flags_0_go, out_prepend_720};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_842 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_842 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_842 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_842 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_842 = out_rivalid_1_738 & out_rimask_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_842 = out_roready_1_738 & out_romask_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_842 = out_wivalid_1_738 & out_wimask_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_842 = out_woready_1_738 & out_womask_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_722 = {hi_992, flags_0_go, out_prepend_721};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_843 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_843 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_843 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_843 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_843 = out_rivalid_1_739 & out_rimask_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_843 = out_roready_1_739 & out_romask_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_843 = out_wivalid_1_739 & out_wimask_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_739;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_843 = out_woready_1_739 & out_womask_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_844 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_844 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_844 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_844 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_844 = out_rivalid_1_740 & out_rimask_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_844 = out_roready_1_740 & out_romask_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_844 = out_wivalid_1_740 & out_wimask_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_844 = out_woready_1_740 & out_womask_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_723 = {hi_18, flags_0_go, hi_17, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_845 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_845 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_845 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_845 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_845 = out_rivalid_1_741 & out_rimask_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_845 = out_roready_1_741 & out_romask_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_845 = out_wivalid_1_741 & out_wimask_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_741;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_845 = out_woready_1_741 & out_womask_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_724 = {hi_19, flags_0_go, out_prepend_723};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_846 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_846 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_846 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_846 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_846 = out_rivalid_1_742 & out_rimask_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_846 = out_roready_1_742 & out_romask_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_846 = out_wivalid_1_742 & out_wimask_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_846 = out_woready_1_742 & out_womask_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_725 = {hi_20, flags_0_go, out_prepend_724};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_847 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_847 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_847 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_847 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_847 = out_rivalid_1_743 & out_rimask_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_847 = out_roready_1_743 & out_romask_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_847 = out_wivalid_1_743 & out_wimask_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_743;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_847 = out_woready_1_743 & out_womask_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_726 = {hi_21, flags_0_go, out_prepend_725};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_848 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_848 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_848 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_848 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_848 = out_rivalid_1_744 & out_rimask_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_848 = out_roready_1_744 & out_romask_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_848 = out_wivalid_1_744 & out_wimask_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_848 = out_woready_1_744 & out_womask_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_727 = {hi_22, flags_0_go, out_prepend_726};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_849 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_849 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_849 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_849 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_849 = out_rivalid_1_745 & out_rimask_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_849 = out_roready_1_745 & out_romask_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_849 = out_wivalid_1_745 & out_wimask_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_745;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_849 = out_woready_1_745 & out_womask_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_728 = {hi_23, flags_0_go, out_prepend_727};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_850 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_850 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_850 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_850 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_850 = out_rivalid_1_746 & out_rimask_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_850 = out_roready_1_746 & out_romask_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_850 = out_wivalid_1_746 & out_wimask_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_850 = out_woready_1_746 & out_womask_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_729 = {hi_24, flags_0_go, out_prepend_728};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_851 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_851 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_851 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_851 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_851 = out_rivalid_1_747 & out_rimask_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_851 = out_roready_1_747 & out_romask_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_851 = out_wivalid_1_747 & out_wimask_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_747;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_851 = out_woready_1_747 & out_womask_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_852 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_852 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_852 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_852 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_852 = out_rivalid_1_748 & out_rimask_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_852 = out_roready_1_748 & out_romask_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_852 = out_wivalid_1_748 & out_wimask_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_852 = out_woready_1_748 & out_womask_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_730 = {hi_762, flags_0_go, hi_761, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_853 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_853 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_853 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_853 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_853 = out_rivalid_1_749 & out_rimask_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_853 = out_roready_1_749 & out_romask_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_853 = out_wivalid_1_749 & out_wimask_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_749;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_853 = out_woready_1_749 & out_womask_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_731 = {hi_763, flags_0_go, out_prepend_730};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_854 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_854 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_854 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_854 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_854 = out_rivalid_1_750 & out_rimask_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_854 = out_roready_1_750 & out_romask_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_854 = out_wivalid_1_750 & out_wimask_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_854 = out_woready_1_750 & out_womask_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_732 = {hi_764, flags_0_go, out_prepend_731};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_855 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_855 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_855 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_855 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_855 = out_rivalid_1_751 & out_rimask_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_855 = out_roready_1_751 & out_romask_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_855 = out_wivalid_1_751 & out_wimask_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_751;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_855 = out_woready_1_751 & out_womask_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_733 = {hi_765, flags_0_go, out_prepend_732};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_856 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_856 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_856 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_856 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_856 = out_rivalid_1_752 & out_rimask_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_856 = out_roready_1_752 & out_romask_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_856 = out_wivalid_1_752 & out_wimask_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_856 = out_woready_1_752 & out_womask_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_734 = {hi_766, flags_0_go, out_prepend_733};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_857 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_857 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_857 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_857 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_857 = out_rivalid_1_753 & out_rimask_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_857 = out_roready_1_753 & out_romask_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_857 = out_wivalid_1_753 & out_wimask_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_753;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_857 = out_woready_1_753 & out_womask_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_735 = {hi_767, flags_0_go, out_prepend_734};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_858 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_858 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_858 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_858 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_858 = out_rivalid_1_754 & out_rimask_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_858 = out_roready_1_754 & out_romask_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_858 = out_wivalid_1_754 & out_wimask_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_858 = out_woready_1_754 & out_womask_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_736 = {hi_768, flags_0_go, out_prepend_735};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_859 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_859 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_859 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_859 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_859 = out_rivalid_1_755 & out_rimask_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_859 = out_roready_1_755 & out_romask_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_859 = out_wivalid_1_755 & out_wimask_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_755;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_859 = out_woready_1_755 & out_womask_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_860 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_860 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_860 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_860 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_860 = out_rivalid_1_756 & out_rimask_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_860 = out_roready_1_756 & out_romask_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_860 = out_wivalid_1_756 & out_wimask_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_860 = out_woready_1_756 & out_womask_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_737 = {hi_58, flags_0_go, hi_57, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_861 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_861 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_861 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_861 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_861 = out_rivalid_1_757 & out_rimask_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_861 = out_roready_1_757 & out_romask_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_861 = out_wivalid_1_757 & out_wimask_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_757;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_861 = out_woready_1_757 & out_womask_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_738 = {hi_59, flags_0_go, out_prepend_737};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_862 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_862 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_862 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_862 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_862 = out_rivalid_1_758 & out_rimask_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_862 = out_roready_1_758 & out_romask_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_862 = out_wivalid_1_758 & out_wimask_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_862 = out_woready_1_758 & out_womask_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_739 = {hi_60, flags_0_go, out_prepend_738};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_863 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_863 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_863 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_863 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_863 = out_rivalid_1_759 & out_rimask_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_863 = out_roready_1_759 & out_romask_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_863 = out_wivalid_1_759 & out_wimask_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_759;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_863 = out_woready_1_759 & out_womask_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_740 = {hi_61, flags_0_go, out_prepend_739};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_864 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_864 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_864 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_864 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_864 = out_rivalid_1_760 & out_rimask_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_864 = out_roready_1_760 & out_romask_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_864 = out_wivalid_1_760 & out_wimask_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_864 = out_woready_1_760 & out_womask_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_741 = {hi_62, flags_0_go, out_prepend_740};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_865 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_865 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_865 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_865 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_865 = out_rivalid_1_761 & out_rimask_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_865 = out_roready_1_761 & out_romask_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_865 = out_wivalid_1_761 & out_wimask_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_761;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_865 = out_woready_1_761 & out_womask_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_742 = {hi_63, flags_0_go, out_prepend_741};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_866 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_866 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_866 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_866 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_866 = out_rivalid_1_762 & out_rimask_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_866 = out_roready_1_762 & out_romask_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_866 = out_wivalid_1_762 & out_wimask_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_866 = out_woready_1_762 & out_womask_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_743 = {hi_64, flags_0_go, out_prepend_742};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_867 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_867 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_867 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_867 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_867 = out_rivalid_1_763 & out_rimask_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_867 = out_roready_1_763 & out_romask_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_867 = out_wivalid_1_763 & out_wimask_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_763;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_867 = out_woready_1_763 & out_womask_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_868 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_868 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_868 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_868 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_868 = out_rivalid_1_764 & out_rimask_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_868 = out_roready_1_764 & out_romask_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_868 = out_wivalid_1_764 & out_wimask_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_868 = out_woready_1_764 & out_womask_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_744 = {hi_786, flags_0_go, hi_785, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_869 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_869 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_869 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_869 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_869 = out_rivalid_1_765 & out_rimask_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_869 = out_roready_1_765 & out_romask_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_869 = out_wivalid_1_765 & out_wimask_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_765;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_869 = out_woready_1_765 & out_womask_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_745 = {hi_787, flags_0_go, out_prepend_744};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_870 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_870 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_870 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_870 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_870 = out_rivalid_1_766 & out_rimask_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_870 = out_roready_1_766 & out_romask_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_870 = out_wivalid_1_766 & out_wimask_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_870 = out_woready_1_766 & out_womask_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_746 = {hi_788, flags_0_go, out_prepend_745};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_871 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_871 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_871 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_871 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_871 = out_rivalid_1_767 & out_rimask_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_871 = out_roready_1_767 & out_romask_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_871 = out_wivalid_1_767 & out_wimask_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_767;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_871 = out_woready_1_767 & out_womask_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_747 = {hi_789, flags_0_go, out_prepend_746};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_872 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_872 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_872 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_872 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_872 = out_rivalid_1_768 & out_rimask_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_872 = out_roready_1_768 & out_romask_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_872 = out_wivalid_1_768 & out_wimask_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_872 = out_woready_1_768 & out_womask_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_748 = {hi_790, flags_0_go, out_prepend_747};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_873 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_873 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_873 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_873 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_873 = out_rivalid_1_769 & out_rimask_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_873 = out_roready_1_769 & out_romask_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_873 = out_wivalid_1_769 & out_wimask_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_769;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_873 = out_woready_1_769 & out_womask_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_749 = {hi_791, flags_0_go, out_prepend_748};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_874 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_874 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_874 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_874 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_874 = out_rivalid_1_770 & out_rimask_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_874 = out_roready_1_770 & out_romask_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_874 = out_wivalid_1_770 & out_wimask_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_874 = out_woready_1_770 & out_womask_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_750 = {hi_792, flags_0_go, out_prepend_749};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_875 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_875 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_875 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_875 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_875 = out_rivalid_1_771 & out_rimask_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_875 = out_roready_1_771 & out_romask_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_875 = out_wivalid_1_771 & out_wimask_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_771;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_875 = out_woready_1_771 & out_womask_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_876 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_876 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_876 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_876 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_876 = out_rivalid_1_772 & out_rimask_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_876 = out_roready_1_772 & out_romask_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_876 = out_wivalid_1_772 & out_wimask_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_876 = out_woready_1_772 & out_womask_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_751 = {hi_906, flags_0_go, hi_905, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_877 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_877 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_877 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_877 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_877 = out_rivalid_1_773 & out_rimask_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_877 = out_roready_1_773 & out_romask_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_877 = out_wivalid_1_773 & out_wimask_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_773;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_877 = out_woready_1_773 & out_womask_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_752 = {hi_907, flags_0_go, out_prepend_751};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_878 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_878 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_878 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_878 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_878 = out_rivalid_1_774 & out_rimask_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_878 = out_roready_1_774 & out_romask_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_878 = out_wivalid_1_774 & out_wimask_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_878 = out_woready_1_774 & out_womask_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_753 = {hi_908, flags_0_go, out_prepend_752};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_879 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_879 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_879 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_879 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_879 = out_rivalid_1_775 & out_rimask_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_879 = out_roready_1_775 & out_romask_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_879 = out_wivalid_1_775 & out_wimask_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_775;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_879 = out_woready_1_775 & out_womask_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_754 = {hi_909, flags_0_go, out_prepend_753};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_880 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_880 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_880 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_880 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_880 = out_rivalid_1_776 & out_rimask_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_880 = out_roready_1_776 & out_romask_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_880 = out_wivalid_1_776 & out_wimask_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_880 = out_woready_1_776 & out_womask_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_755 = {hi_910, flags_0_go, out_prepend_754};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_881 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_881 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_881 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_881 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_881 = out_rivalid_1_777 & out_rimask_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_881 = out_roready_1_777 & out_romask_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_881 = out_wivalid_1_777 & out_wimask_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_777;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_881 = out_woready_1_777 & out_womask_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_756 = {hi_911, flags_0_go, out_prepend_755};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_882 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_882 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_882 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_882 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_882 = out_rivalid_1_778 & out_rimask_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_882 = out_roready_1_778 & out_romask_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_882 = out_wivalid_1_778 & out_wimask_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_882 = out_woready_1_778 & out_womask_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_757 = {hi_912, flags_0_go, out_prepend_756};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_883 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_883 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_883 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_883 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_883 = out_rivalid_1_779 & out_rimask_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_883 = out_roready_1_779 & out_romask_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_883 = out_wivalid_1_779 & out_wimask_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_779;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_883 = out_woready_1_779 & out_womask_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_884 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_884 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_884 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_884 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_884 = out_rivalid_1_780 & out_rimask_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_884 = out_roready_1_780 & out_romask_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_884 = out_wivalid_1_780 & out_wimask_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_884 = out_woready_1_780 & out_womask_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_758 = {hi_314, flags_0_go, hi_313, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_885 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_885 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_885 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_885 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_885 = out_rivalid_1_781 & out_rimask_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_885 = out_roready_1_781 & out_romask_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_885 = out_wivalid_1_781 & out_wimask_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_781;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_885 = out_woready_1_781 & out_womask_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_759 = {hi_315, flags_0_go, out_prepend_758};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_886 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_886 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_886 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_886 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_886 = out_rivalid_1_782 & out_rimask_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_886 = out_roready_1_782 & out_romask_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_886 = out_wivalid_1_782 & out_wimask_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_886 = out_woready_1_782 & out_womask_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_760 = {hi_316, flags_0_go, out_prepend_759};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_887 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_887 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_887 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_887 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_887 = out_rivalid_1_783 & out_rimask_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_887 = out_roready_1_783 & out_romask_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_887 = out_wivalid_1_783 & out_wimask_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_783;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_887 = out_woready_1_783 & out_womask_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_761 = {hi_317, flags_0_go, out_prepend_760};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_888 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_888 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_888 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_888 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_888 = out_rivalid_1_784 & out_rimask_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_888 = out_roready_1_784 & out_romask_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_888 = out_wivalid_1_784 & out_wimask_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_888 = out_woready_1_784 & out_womask_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_762 = {hi_318, flags_0_go, out_prepend_761};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_889 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_889 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_889 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_889 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_889 = out_rivalid_1_785 & out_rimask_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_889 = out_roready_1_785 & out_romask_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_889 = out_wivalid_1_785 & out_wimask_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_785;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_889 = out_woready_1_785 & out_womask_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_763 = {hi_319, flags_0_go, out_prepend_762};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_890 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_890 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_890 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_890 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_890 = out_rivalid_1_786 & out_rimask_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_890 = out_roready_1_786 & out_romask_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_890 = out_wivalid_1_786 & out_wimask_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_890 = out_woready_1_786 & out_womask_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_764 = {hi_320, flags_0_go, out_prepend_763};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_891 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_891 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_891 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_891 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_891 = out_rivalid_1_787 & out_rimask_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_891 = out_roready_1_787 & out_romask_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_891 = out_wivalid_1_787 & out_wimask_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_787;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_891 = out_woready_1_787 & out_womask_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_892 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_892 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_892 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_892 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_892 = out_rivalid_1_788 & out_rimask_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_892 = out_roready_1_788 & out_romask_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_892 = out_wivalid_1_788 & out_wimask_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_892 = out_woready_1_788 & out_womask_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_765 = {hi_274, flags_0_go, hi_273, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_893 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_893 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_893 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_893 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_893 = out_rivalid_1_789 & out_rimask_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_893 = out_roready_1_789 & out_romask_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_893 = out_wivalid_1_789 & out_wimask_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_789;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_893 = out_woready_1_789 & out_womask_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_766 = {hi_275, flags_0_go, out_prepend_765};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_894 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_894 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_894 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_894 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_894 = out_rivalid_1_790 & out_rimask_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_894 = out_roready_1_790 & out_romask_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_894 = out_wivalid_1_790 & out_wimask_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_894 = out_woready_1_790 & out_womask_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_767 = {hi_276, flags_0_go, out_prepend_766};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_895 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_895 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_895 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_895 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_895 = out_rivalid_1_791 & out_rimask_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_895 = out_roready_1_791 & out_romask_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_895 = out_wivalid_1_791 & out_wimask_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_791;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_895 = out_woready_1_791 & out_womask_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_768 = {hi_277, flags_0_go, out_prepend_767};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_896 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_896 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_896 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_896 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_896 = out_rivalid_1_792 & out_rimask_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_896 = out_roready_1_792 & out_romask_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_896 = out_wivalid_1_792 & out_wimask_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_896 = out_woready_1_792 & out_womask_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_769 = {hi_278, flags_0_go, out_prepend_768};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_897 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_897 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_897 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_897 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_897 = out_rivalid_1_793 & out_rimask_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_897 = out_roready_1_793 & out_romask_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_897 = out_wivalid_1_793 & out_wimask_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_793;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_897 = out_woready_1_793 & out_womask_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_770 = {hi_279, flags_0_go, out_prepend_769};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_898 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_898 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_898 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_898 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_898 = out_rivalid_1_794 & out_rimask_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_898 = out_roready_1_794 & out_romask_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_898 = out_wivalid_1_794 & out_wimask_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_898 = out_woready_1_794 & out_womask_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_771 = {hi_280, flags_0_go, out_prepend_770};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_899 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_899 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_899 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_899 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_899 = out_rivalid_1_795 & out_rimask_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_899 = out_roready_1_795 & out_romask_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_899 = out_wivalid_1_795 & out_wimask_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_795;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_899 = out_woready_1_795 & out_womask_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_900 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_900 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_900 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_900 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_900 = out_rivalid_1_796 & out_rimask_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_900 = out_roready_1_796 & out_romask_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_900 = out_wivalid_1_796 & out_wimask_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_900 = out_woready_1_796 & out_womask_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_772 = {hi_1018, flags_0_go, hi_1017, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_901 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_901 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_901 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_901 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_901 = out_rivalid_1_797 & out_rimask_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_901 = out_roready_1_797 & out_romask_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_901 = out_wivalid_1_797 & out_wimask_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_797;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_901 = out_woready_1_797 & out_womask_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_773 = {hi_1019, flags_0_go, out_prepend_772};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_902 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_902 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_902 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_902 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_902 = out_rivalid_1_798 & out_rimask_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_902 = out_roready_1_798 & out_romask_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_902 = out_wivalid_1_798 & out_wimask_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_902 = out_woready_1_798 & out_womask_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_774 = {hi_1020, flags_0_go, out_prepend_773};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_903 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_903 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_903 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_903 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_903 = out_rivalid_1_799 & out_rimask_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_903 = out_roready_1_799 & out_romask_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_903 = out_wivalid_1_799 & out_wimask_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_799;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_903 = out_woready_1_799 & out_womask_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_775 = {hi_1021, flags_0_go, out_prepend_774};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_904 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_904 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_904 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_904 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_904 = out_rivalid_1_800 & out_rimask_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_904 = out_roready_1_800 & out_romask_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_904 = out_wivalid_1_800 & out_wimask_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_904 = out_woready_1_800 & out_womask_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_776 = {hi_1022, flags_0_go, out_prepend_775};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_905 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_905 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_905 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_905 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_905 = out_rivalid_1_801 & out_rimask_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_905 = out_roready_1_801 & out_romask_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_905 = out_wivalid_1_801 & out_wimask_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_801;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_905 = out_woready_1_801 & out_womask_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_777 = {hi_1023, flags_0_go, out_prepend_776};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_906 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_906 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_906 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_906 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_906 = out_rivalid_1_802 & out_rimask_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_906 = out_roready_1_802 & out_romask_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_906 = out_wivalid_1_802 & out_wimask_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_906 = out_woready_1_802 & out_womask_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_778 = {hi_1024, flags_0_go, out_prepend_777};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_907 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_907 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_907 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_907 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_907 = out_rivalid_1_803 & out_rimask_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_907 = out_roready_1_803 & out_romask_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_907 = out_wivalid_1_803 & out_wimask_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_803;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_907 = out_woready_1_803 & out_womask_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_908 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_908 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_908 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_908 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_908 = out_rivalid_1_804 & out_rimask_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_908 = out_roready_1_804 & out_romask_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_908 = out_wivalid_1_804 & out_wimask_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_908 = out_woready_1_804 & out_womask_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_779 = {hi_650, flags_0_go, hi_649, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_909 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_909 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_909 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_909 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_909 = out_rivalid_1_805 & out_rimask_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_909 = out_roready_1_805 & out_romask_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_909 = out_wivalid_1_805 & out_wimask_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_805;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_909 = out_woready_1_805 & out_womask_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_780 = {hi_651, flags_0_go, out_prepend_779};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_910 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_910 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_910 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_910 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_910 = out_rivalid_1_806 & out_rimask_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_910 = out_roready_1_806 & out_romask_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_910 = out_wivalid_1_806 & out_wimask_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_910 = out_woready_1_806 & out_womask_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_781 = {hi_652, flags_0_go, out_prepend_780};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_911 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_911 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_911 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_911 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_911 = out_rivalid_1_807 & out_rimask_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_911 = out_roready_1_807 & out_romask_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_911 = out_wivalid_1_807 & out_wimask_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_807;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_911 = out_woready_1_807 & out_womask_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_782 = {hi_653, flags_0_go, out_prepend_781};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_912 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_912 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_912 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_912 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_912 = out_rivalid_1_808 & out_rimask_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_912 = out_roready_1_808 & out_romask_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_912 = out_wivalid_1_808 & out_wimask_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_912 = out_woready_1_808 & out_womask_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_783 = {hi_654, flags_0_go, out_prepend_782};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_913 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_913 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_913 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_913 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_913 = out_rivalid_1_809 & out_rimask_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_913 = out_roready_1_809 & out_romask_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_913 = out_wivalid_1_809 & out_wimask_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_809;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_913 = out_woready_1_809 & out_womask_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_784 = {hi_655, flags_0_go, out_prepend_783};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_914 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_914 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_914 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_914 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_914 = out_rivalid_1_810 & out_rimask_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_914 = out_roready_1_810 & out_romask_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_914 = out_wivalid_1_810 & out_wimask_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_914 = out_woready_1_810 & out_womask_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_785 = {hi_656, flags_0_go, out_prepend_784};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_915 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_915 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_915 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_915 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_915 = out_rivalid_1_811 & out_rimask_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_915 = out_roready_1_811 & out_romask_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_915 = out_wivalid_1_811 & out_wimask_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_811;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_915 = out_woready_1_811 & out_womask_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_916 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_916 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_916 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_916 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_916 = out_rivalid_1_812 & out_rimask_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_916 = out_roready_1_812 & out_romask_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_916 = out_wivalid_1_812 & out_wimask_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_916 = out_woready_1_812 & out_womask_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_917 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_917 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_917 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_917 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_917 = out_rivalid_1_813 & out_rimask_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_917 = out_roready_1_813 & out_romask_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_917 = out_wivalid_1_813 & out_wimask_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_813;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_917 = out_woready_1_813 & out_womask_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_787 = {abstractDataMem_2, out_prepend_786};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_918 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_918 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_918 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_918 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_918 = out_rivalid_1_814 & out_rimask_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_918 = out_roready_1_814 & out_romask_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_918 = out_wivalid_1_814 & out_wimask_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_918 = out_woready_1_814 & out_womask_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_788 = {abstractDataMem_3, out_prepend_787};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_919 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_919 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_919 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_919 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_919 = out_rivalid_1_815 & out_rimask_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_919 = out_roready_1_815 & out_romask_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_919 = out_wivalid_1_815 & out_wimask_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_815;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_919 = out_woready_1_815 & out_womask_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_789 = {abstractDataMem_4, out_prepend_788};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_920 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_920 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_920 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_920 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_920 = out_rivalid_1_816 & out_rimask_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_920 = out_roready_1_816 & out_romask_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_920 = out_wivalid_1_816 & out_wimask_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_920 = out_woready_1_816 & out_womask_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_790 = {abstractDataMem_5, out_prepend_789};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_921 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_921 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_921 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_921 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_921 = out_rivalid_1_817 & out_rimask_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_921 = out_roready_1_817 & out_romask_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_921 = out_wivalid_1_817 & out_wimask_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_817;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_921 = out_woready_1_817 & out_womask_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_791 = {abstractDataMem_6, out_prepend_790};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_922 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_922 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_922 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_922 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_922 = out_rivalid_1_818 & out_rimask_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_922 = out_roready_1_818 & out_romask_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_922 = out_wivalid_1_818 & out_wimask_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_922 = out_woready_1_818 & out_womask_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_792 = {abstractDataMem_7, out_prepend_791};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_923 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_923 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_923 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_923 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_923 = out_rivalid_1_819 & out_rimask_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_923 = out_roready_1_819 & out_romask_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_923 = out_wivalid_1_819 & out_wimask_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_819;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_923 = out_woready_1_819 & out_womask_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_924 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_924 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_924 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_924 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_924 = out_rivalid_1_820 & out_rimask_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_924 = out_roready_1_820 & out_romask_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_924 = out_wivalid_1_820 & out_wimask_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_924 = out_woready_1_820 & out_womask_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_793 = {hi_530, flags_0_go, hi_529, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_925 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_925 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_925 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_925 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_925 = out_rivalid_1_821 & out_rimask_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_925 = out_roready_1_821 & out_romask_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_925 = out_wivalid_1_821 & out_wimask_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_821;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_925 = out_woready_1_821 & out_womask_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_794 = {hi_531, flags_0_go, out_prepend_793};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_926 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_926 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_926 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_926 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_926 = out_rivalid_1_822 & out_rimask_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_926 = out_roready_1_822 & out_romask_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_926 = out_wivalid_1_822 & out_wimask_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_926 = out_woready_1_822 & out_womask_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_795 = {hi_532, flags_0_go, out_prepend_794};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_927 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_927 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_927 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_927 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_927 = out_rivalid_1_823 & out_rimask_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_927 = out_roready_1_823 & out_romask_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_927 = out_wivalid_1_823 & out_wimask_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_823;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_927 = out_woready_1_823 & out_womask_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_796 = {hi_533, flags_0_go, out_prepend_795};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_928 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_928 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_928 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_928 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_928 = out_rivalid_1_824 & out_rimask_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_928 = out_roready_1_824 & out_romask_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_928 = out_wivalid_1_824 & out_wimask_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_928 = out_woready_1_824 & out_womask_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_797 = {hi_534, flags_0_go, out_prepend_796};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_929 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_929 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_929 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_929 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_929 = out_rivalid_1_825 & out_rimask_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_929 = out_roready_1_825 & out_romask_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_929 = out_wivalid_1_825 & out_wimask_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_825;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_929 = out_woready_1_825 & out_womask_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_798 = {hi_535, flags_0_go, out_prepend_797};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_930 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_930 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_930 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_930 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_930 = out_rivalid_1_826 & out_rimask_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_930 = out_roready_1_826 & out_romask_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_930 = out_wivalid_1_826 & out_wimask_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_930 = out_woready_1_826 & out_womask_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_799 = {hi_536, flags_0_go, out_prepend_798};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_931 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_931 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_931 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_931 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_931 = out_rivalid_1_827 & out_rimask_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_931 = out_roready_1_827 & out_romask_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_931 = out_wivalid_1_827 & out_wimask_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_827;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_931 = out_woready_1_827 & out_womask_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_932 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_932 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_932 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_932 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_932 = out_rivalid_1_828 & out_rimask_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_932 = out_roready_1_828 & out_romask_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_932 = out_wivalid_1_828 & out_wimask_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_932 = out_woready_1_828 & out_womask_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_800 = {hi_138, flags_0_go, hi_137, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_933 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_933 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_933 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_933 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_933 = out_rivalid_1_829 & out_rimask_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_933 = out_roready_1_829 & out_romask_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_933 = out_wivalid_1_829 & out_wimask_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_829;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_933 = out_woready_1_829 & out_womask_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_801 = {hi_139, flags_0_go, out_prepend_800};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_934 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_934 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_934 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_934 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_934 = out_rivalid_1_830 & out_rimask_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_934 = out_roready_1_830 & out_romask_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_934 = out_wivalid_1_830 & out_wimask_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_934 = out_woready_1_830 & out_womask_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_802 = {hi_140, flags_0_go, out_prepend_801};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_935 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_935 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_935 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_935 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_935 = out_rivalid_1_831 & out_rimask_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_935 = out_roready_1_831 & out_romask_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_935 = out_wivalid_1_831 & out_wimask_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_831;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_935 = out_woready_1_831 & out_womask_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_803 = {hi_141, flags_0_go, out_prepend_802};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_936 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_936 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_936 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_936 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_936 = out_rivalid_1_832 & out_rimask_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_936 = out_roready_1_832 & out_romask_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_936 = out_wivalid_1_832 & out_wimask_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_936 = out_woready_1_832 & out_womask_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_804 = {hi_142, flags_0_go, out_prepend_803};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_937 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_937 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_937 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_937 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_937 = out_rivalid_1_833 & out_rimask_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_937 = out_roready_1_833 & out_romask_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_937 = out_wivalid_1_833 & out_wimask_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_833;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_937 = out_woready_1_833 & out_womask_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_805 = {hi_143, flags_0_go, out_prepend_804};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_938 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_938 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_938 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_938 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_938 = out_rivalid_1_834 & out_rimask_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_938 = out_roready_1_834 & out_romask_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_938 = out_wivalid_1_834 & out_wimask_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_938 = out_woready_1_834 & out_womask_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_806 = {hi_144, flags_0_go, out_prepend_805};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_939 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_939 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_939 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_939 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_939 = out_rivalid_1_835 & out_rimask_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_939 = out_roready_1_835 & out_romask_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_939 = out_wivalid_1_835 & out_wimask_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_835;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_939 = out_woready_1_835 & out_womask_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_940 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_940 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_940 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_940 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_940 = out_rivalid_1_836 & out_rimask_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_940 = out_roready_1_836 & out_romask_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_940 = out_wivalid_1_836 & out_wimask_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_940 = out_woready_1_836 & out_womask_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_807 = {hi_178, flags_0_go, hi_177, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_941 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_941 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_941 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_941 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_941 = out_rivalid_1_837 & out_rimask_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_941 = out_roready_1_837 & out_romask_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_941 = out_wivalid_1_837 & out_wimask_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_837;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_941 = out_woready_1_837 & out_womask_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_808 = {hi_179, flags_0_go, out_prepend_807};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_942 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_942 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_942 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_942 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_942 = out_rivalid_1_838 & out_rimask_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_942 = out_roready_1_838 & out_romask_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_942 = out_wivalid_1_838 & out_wimask_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_942 = out_woready_1_838 & out_womask_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_809 = {hi_180, flags_0_go, out_prepend_808};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_943 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_943 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_943 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_943 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_943 = out_rivalid_1_839 & out_rimask_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_943 = out_roready_1_839 & out_romask_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_943 = out_wivalid_1_839 & out_wimask_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_839;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_943 = out_woready_1_839 & out_womask_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_810 = {hi_181, flags_0_go, out_prepend_809};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_944 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_944 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_944 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_944 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_944 = out_rivalid_1_840 & out_rimask_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_944 = out_roready_1_840 & out_romask_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_944 = out_wivalid_1_840 & out_wimask_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_944 = out_woready_1_840 & out_womask_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_811 = {hi_182, flags_0_go, out_prepend_810};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_945 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_945 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_945 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_945 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_945 = out_rivalid_1_841 & out_rimask_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_945 = out_roready_1_841 & out_romask_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_945 = out_wivalid_1_841 & out_wimask_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_841;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_945 = out_woready_1_841 & out_womask_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_812 = {hi_183, flags_0_go, out_prepend_811};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_946 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_946 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_946 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_946 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_946 = out_rivalid_1_842 & out_rimask_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_946 = out_roready_1_842 & out_romask_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_946 = out_wivalid_1_842 & out_wimask_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_946 = out_woready_1_842 & out_womask_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_813 = {hi_184, flags_0_go, out_prepend_812};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_947 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_947 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_947 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_947 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_947 = out_rivalid_1_843 & out_rimask_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_947 = out_roready_1_843 & out_romask_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_947 = out_wivalid_1_843 & out_wimask_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_843;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_947 = out_woready_1_843 & out_womask_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_948 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_948 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_948 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_948 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_948 = out_rivalid_1_844 & out_rimask_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_948 = out_roready_1_844 & out_romask_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_948 = out_wivalid_1_844 & out_wimask_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_948 = out_woready_1_844 & out_womask_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_949 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_949 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_949 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_949 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_949 = out_rivalid_1_845 & out_rimask_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_949 = out_roready_1_845 & out_romask_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_949 = out_wivalid_1_845 & out_wimask_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_845;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_949 = out_woready_1_845 & out_womask_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_950 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_950 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_950 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_950 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_950 = out_rivalid_1_846 & out_rimask_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_950 = out_roready_1_846 & out_romask_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_950 = out_wivalid_1_846 & out_wimask_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_950 = out_woready_1_846 & out_womask_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_951 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_951 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_951 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_951 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_951 = out_rivalid_1_847 & out_rimask_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_951 = out_roready_1_847 & out_romask_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_951 = out_wivalid_1_847 & out_wimask_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_847;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_951 = out_woready_1_847 & out_womask_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_952 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_952 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_952 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_952 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_952 = out_rivalid_1_848 & out_rimask_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_952 = out_roready_1_848 & out_romask_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_952 = out_wivalid_1_848 & out_wimask_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_952 = out_woready_1_848 & out_womask_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_953 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_953 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_953 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_953 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_953 = out_rivalid_1_849 & out_rimask_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_953 = out_roready_1_849 & out_romask_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_953 = out_wivalid_1_849 & out_wimask_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_849;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_953 = out_woready_1_849 & out_womask_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_954 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_954 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_954 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_954 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_954 = out_rivalid_1_850 & out_rimask_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_954 = out_roready_1_850 & out_romask_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_954 = out_wivalid_1_850 & out_wimask_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_954 = out_woready_1_850 & out_womask_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_955 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_955 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_955 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_955 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_955 = out_rivalid_1_851 & out_rimask_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_955 = out_roready_1_851 & out_romask_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_955 = out_wivalid_1_851 & out_wimask_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_851;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_955 = out_woready_1_851 & out_womask_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_956 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_956 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_956 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_956 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_956 = out_rivalid_1_852 & out_rimask_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_956 = out_roready_1_852 & out_romask_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_956 = out_wivalid_1_852 & out_wimask_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_956 = out_woready_1_852 & out_womask_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_821 = {hi_570, flags_0_go, hi_569, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_957 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_957 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_957 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_957 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_957 = out_rivalid_1_853 & out_rimask_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_957 = out_roready_1_853 & out_romask_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_957 = out_wivalid_1_853 & out_wimask_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_853;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_957 = out_woready_1_853 & out_womask_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_822 = {hi_571, flags_0_go, out_prepend_821};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_958 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_958 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_958 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_958 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_958 = out_rivalid_1_854 & out_rimask_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_958 = out_roready_1_854 & out_romask_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_958 = out_wivalid_1_854 & out_wimask_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_958 = out_woready_1_854 & out_womask_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_823 = {hi_572, flags_0_go, out_prepend_822};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_959 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_959 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_959 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_959 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_959 = out_rivalid_1_855 & out_rimask_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_959 = out_roready_1_855 & out_romask_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_959 = out_wivalid_1_855 & out_wimask_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_855;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_959 = out_woready_1_855 & out_womask_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_824 = {hi_573, flags_0_go, out_prepend_823};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_960 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_960 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_960 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_960 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_960 = out_rivalid_1_856 & out_rimask_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_960 = out_roready_1_856 & out_romask_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_960 = out_wivalid_1_856 & out_wimask_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_960 = out_woready_1_856 & out_womask_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_825 = {hi_574, flags_0_go, out_prepend_824};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_961 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_961 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_961 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_961 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_961 = out_rivalid_1_857 & out_rimask_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_961 = out_roready_1_857 & out_romask_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_961 = out_wivalid_1_857 & out_wimask_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_857;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_961 = out_woready_1_857 & out_womask_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_826 = {hi_575, flags_0_go, out_prepend_825};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_962 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_962 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_962 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_962 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_962 = out_rivalid_1_858 & out_rimask_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_962 = out_roready_1_858 & out_romask_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_962 = out_wivalid_1_858 & out_wimask_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_962 = out_woready_1_858 & out_womask_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_827 = {hi_576, flags_0_go, out_prepend_826};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_963 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_963 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_963 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_963 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_963 = out_rivalid_1_859 & out_rimask_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_963 = out_roready_1_859 & out_romask_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_963 = out_wivalid_1_859 & out_wimask_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_859;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_963 = out_woready_1_859 & out_womask_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_964 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_964 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_964 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_964 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_964 = out_rivalid_1_860 & out_rimask_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_964 = out_roready_1_860 & out_romask_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_964 = out_wivalid_1_860 & out_wimask_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_964 = out_woready_1_860 & out_womask_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_828 = {hi_394, flags_0_go, hi_393, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_965 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_965 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_965 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_965 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_965 = out_rivalid_1_861 & out_rimask_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_965 = out_roready_1_861 & out_romask_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_965 = out_wivalid_1_861 & out_wimask_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_861;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_965 = out_woready_1_861 & out_womask_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_829 = {hi_395, flags_0_go, out_prepend_828};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_966 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_966 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_966 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_966 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_966 = out_rivalid_1_862 & out_rimask_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_966 = out_roready_1_862 & out_romask_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_966 = out_wivalid_1_862 & out_wimask_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_966 = out_woready_1_862 & out_womask_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_830 = {hi_396, flags_0_go, out_prepend_829};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_967 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_967 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_967 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_967 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_967 = out_rivalid_1_863 & out_rimask_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_967 = out_roready_1_863 & out_romask_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_967 = out_wivalid_1_863 & out_wimask_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_863;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_967 = out_woready_1_863 & out_womask_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_831 = {hi_397, flags_0_go, out_prepend_830};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_968 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_968 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_968 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_968 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_968 = out_rivalid_1_864 & out_rimask_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_968 = out_roready_1_864 & out_romask_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_968 = out_wivalid_1_864 & out_wimask_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_968 = out_woready_1_864 & out_womask_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_832 = {hi_398, flags_0_go, out_prepend_831};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_969 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_969 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_969 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_969 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_969 = out_rivalid_1_865 & out_rimask_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_969 = out_roready_1_865 & out_romask_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_969 = out_wivalid_1_865 & out_wimask_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_865;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_969 = out_woready_1_865 & out_womask_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_833 = {hi_399, flags_0_go, out_prepend_832};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_970 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_970 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_970 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_970 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_970 = out_rivalid_1_866 & out_rimask_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_970 = out_roready_1_866 & out_romask_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_970 = out_wivalid_1_866 & out_wimask_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_970 = out_woready_1_866 & out_womask_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_834 = {hi_400, flags_0_go, out_prepend_833};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_971 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_971 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_971 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_971 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_971 = out_rivalid_1_867 & out_rimask_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_971 = out_roready_1_867 & out_romask_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_971 = out_wivalid_1_867 & out_wimask_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_867;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_971 = out_woready_1_867 & out_womask_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_972 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_972 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_972 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_972 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_972 = out_rivalid_1_868 & out_rimask_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_972 = out_roready_1_868 & out_romask_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_972 = out_wivalid_1_868 & out_wimask_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_972 = out_woready_1_868 & out_womask_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_835 = {hi_434, flags_0_go, hi_433, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_973 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_973 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_973 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_973 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_973 = out_rivalid_1_869 & out_rimask_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_973 = out_roready_1_869 & out_romask_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_973 = out_wivalid_1_869 & out_wimask_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_869;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_973 = out_woready_1_869 & out_womask_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_836 = {hi_435, flags_0_go, out_prepend_835};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_974 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_974 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_974 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_974 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_974 = out_rivalid_1_870 & out_rimask_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_974 = out_roready_1_870 & out_romask_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_974 = out_wivalid_1_870 & out_wimask_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_974 = out_woready_1_870 & out_womask_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_837 = {hi_436, flags_0_go, out_prepend_836};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_975 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_975 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_975 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_975 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_975 = out_rivalid_1_871 & out_rimask_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_975 = out_roready_1_871 & out_romask_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_975 = out_wivalid_1_871 & out_wimask_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_871;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_975 = out_woready_1_871 & out_womask_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_838 = {hi_437, flags_0_go, out_prepend_837};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_976 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_976 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_976 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_976 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_976 = out_rivalid_1_872 & out_rimask_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_976 = out_roready_1_872 & out_romask_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_976 = out_wivalid_1_872 & out_wimask_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_976 = out_woready_1_872 & out_womask_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_839 = {hi_438, flags_0_go, out_prepend_838};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_977 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_977 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_977 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_977 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_977 = out_rivalid_1_873 & out_rimask_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_977 = out_roready_1_873 & out_romask_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_977 = out_wivalid_1_873 & out_wimask_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_873;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_977 = out_woready_1_873 & out_womask_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_840 = {hi_439, flags_0_go, out_prepend_839};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_978 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_978 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_978 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_978 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_978 = out_rivalid_1_874 & out_rimask_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_978 = out_roready_1_874 & out_romask_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_978 = out_wivalid_1_874 & out_wimask_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_978 = out_woready_1_874 & out_womask_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_841 = {hi_440, flags_0_go, out_prepend_840};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_979 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_979 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_979 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_979 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_979 = out_rivalid_1_875 & out_rimask_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_979 = out_roready_1_875 & out_romask_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_979 = out_wivalid_1_875 & out_wimask_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_875;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_979 = out_woready_1_875 & out_womask_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_980 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_980 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_980 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_980 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_980 = out_rivalid_1_876 & out_rimask_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_980 = out_roready_1_876 & out_romask_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_980 = out_wivalid_1_876 & out_wimask_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_980 = out_woready_1_876 & out_womask_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_842 = {hi_210, flags_0_go, hi_209, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_981 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_981 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_981 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_981 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_981 = out_rivalid_1_877 & out_rimask_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_981 = out_roready_1_877 & out_romask_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_981 = out_wivalid_1_877 & out_wimask_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_877;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_981 = out_woready_1_877 & out_womask_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_843 = {hi_211, flags_0_go, out_prepend_842};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_982 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_982 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_982 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_982 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_982 = out_rivalid_1_878 & out_rimask_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_982 = out_roready_1_878 & out_romask_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_982 = out_wivalid_1_878 & out_wimask_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_982 = out_woready_1_878 & out_womask_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_844 = {hi_212, flags_0_go, out_prepend_843};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_983 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_983 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_983 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_983 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_983 = out_rivalid_1_879 & out_rimask_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_983 = out_roready_1_879 & out_romask_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_983 = out_wivalid_1_879 & out_wimask_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_879;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_983 = out_woready_1_879 & out_womask_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_845 = {hi_213, flags_0_go, out_prepend_844};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_984 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_984 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_984 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_984 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_984 = out_rivalid_1_880 & out_rimask_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_984 = out_roready_1_880 & out_romask_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_984 = out_wivalid_1_880 & out_wimask_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_984 = out_woready_1_880 & out_womask_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_846 = {hi_214, flags_0_go, out_prepend_845};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_985 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_985 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_985 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_985 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_985 = out_rivalid_1_881 & out_rimask_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_985 = out_roready_1_881 & out_romask_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_985 = out_wivalid_1_881 & out_wimask_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_881;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_985 = out_woready_1_881 & out_womask_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_847 = {hi_215, flags_0_go, out_prepend_846};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_986 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_986 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_986 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_986 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_986 = out_rivalid_1_882 & out_rimask_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_986 = out_roready_1_882 & out_romask_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_986 = out_wivalid_1_882 & out_wimask_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_986 = out_woready_1_882 & out_womask_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_848 = {hi_216, flags_0_go, out_prepend_847};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_987 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_987 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_987 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_987 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_987 = out_rivalid_1_883 & out_rimask_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_987 = out_roready_1_883 & out_romask_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_987 = out_wivalid_1_883 & out_wimask_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_883;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_987 = out_woready_1_883 & out_womask_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_988 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_988 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_988 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_988 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_988 = out_rivalid_1_884 & out_rimask_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_988 = out_roready_1_884 & out_romask_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_988 = out_wivalid_1_884 & out_wimask_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_988 = out_woready_1_884 & out_womask_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_849 = {hi_378, flags_0_go, hi_377, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_989 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_989 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_989 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_989 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_989 = out_rivalid_1_885 & out_rimask_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_989 = out_roready_1_885 & out_romask_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_989 = out_wivalid_1_885 & out_wimask_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_885;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_989 = out_woready_1_885 & out_womask_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_850 = {hi_379, flags_0_go, out_prepend_849};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_990 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_990 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_990 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_990 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_990 = out_rivalid_1_886 & out_rimask_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_990 = out_roready_1_886 & out_romask_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_990 = out_wivalid_1_886 & out_wimask_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_990 = out_woready_1_886 & out_womask_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_851 = {hi_380, flags_0_go, out_prepend_850};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_991 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_991 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_991 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_991 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_991 = out_rivalid_1_887 & out_rimask_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_991 = out_roready_1_887 & out_romask_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_991 = out_wivalid_1_887 & out_wimask_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_887;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_991 = out_woready_1_887 & out_womask_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_852 = {hi_381, flags_0_go, out_prepend_851};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_992 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_992 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_992 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_992 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_992 = out_rivalid_1_888 & out_rimask_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_992 = out_roready_1_888 & out_romask_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_992 = out_wivalid_1_888 & out_wimask_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_992 = out_woready_1_888 & out_womask_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_853 = {hi_382, flags_0_go, out_prepend_852};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_993 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_993 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_993 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_993 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_993 = out_rivalid_1_889 & out_rimask_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_993 = out_roready_1_889 & out_romask_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_993 = out_wivalid_1_889 & out_wimask_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_889;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_993 = out_woready_1_889 & out_womask_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_854 = {hi_383, flags_0_go, out_prepend_853};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_994 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_994 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_994 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_994 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_994 = out_rivalid_1_890 & out_rimask_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_994 = out_roready_1_890 & out_romask_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_994 = out_wivalid_1_890 & out_wimask_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_994 = out_woready_1_890 & out_womask_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_855 = {hi_384, flags_0_go, out_prepend_854};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_995 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_995 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_995 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_995 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_995 = out_rivalid_1_891 & out_rimask_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_995 = out_roready_1_891 & out_romask_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_995 = out_wivalid_1_891 & out_wimask_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_891;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_995 = out_woready_1_891 & out_womask_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_996 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_996 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_996 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_996 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_996 = out_rivalid_1_892 & out_rimask_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_996 = out_roready_1_892 & out_romask_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_996 = out_wivalid_1_892 & out_wimask_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_996 = out_woready_1_892 & out_womask_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_856 = {hi_122, flags_0_go, hi_121, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_997 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_997 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_997 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_997 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_997 = out_rivalid_1_893 & out_rimask_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_997 = out_roready_1_893 & out_romask_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_997 = out_wivalid_1_893 & out_wimask_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_893;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_997 = out_woready_1_893 & out_womask_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_857 = {hi_123, flags_0_go, out_prepend_856};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_998 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_998 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_998 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_998 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_998 = out_rivalid_1_894 & out_rimask_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_998 = out_roready_1_894 & out_romask_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_998 = out_wivalid_1_894 & out_wimask_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_998 = out_woready_1_894 & out_womask_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_858 = {hi_124, flags_0_go, out_prepend_857};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_999 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_999 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_999 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_999 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_999 = out_rivalid_1_895 & out_rimask_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_999 = out_roready_1_895 & out_romask_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_999 = out_wivalid_1_895 & out_wimask_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_895;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_999 = out_woready_1_895 & out_womask_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_859 = {hi_125, flags_0_go, out_prepend_858};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1000 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1000 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1000 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1000 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1000 = out_rivalid_1_896 & out_rimask_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1000 = out_roready_1_896 & out_romask_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1000 = out_wivalid_1_896 & out_wimask_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1000 = out_woready_1_896 & out_womask_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_860 = {hi_126, flags_0_go, out_prepend_859};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1001 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1001 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1001 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1001 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1001 = out_rivalid_1_897 & out_rimask_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1001 = out_roready_1_897 & out_romask_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1001 = out_wivalid_1_897 & out_wimask_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_897;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1001 = out_woready_1_897 & out_womask_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_861 = {hi_127, flags_0_go, out_prepend_860};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1002 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1002 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1002 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1002 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1002 = out_rivalid_1_898 & out_rimask_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1002 = out_roready_1_898 & out_romask_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1002 = out_wivalid_1_898 & out_wimask_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1002 = out_woready_1_898 & out_womask_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_862 = {hi_128, flags_0_go, out_prepend_861};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1003 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1003 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1003 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1003 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1003 = out_rivalid_1_899 & out_rimask_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1003 = out_roready_1_899 & out_romask_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1003 = out_wivalid_1_899 & out_wimask_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_899;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1003 = out_woready_1_899 & out_womask_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1004 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1004 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1004 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1004 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1004 = out_rivalid_1_900 & out_rimask_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1004 = out_roready_1_900 & out_romask_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1004 = out_wivalid_1_900 & out_wimask_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1004 = out_woready_1_900 & out_womask_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_863 = {hi_602, flags_0_go, hi_601, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1005 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1005 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1005 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1005 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1005 = out_rivalid_1_901 & out_rimask_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1005 = out_roready_1_901 & out_romask_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1005 = out_wivalid_1_901 & out_wimask_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_901;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1005 = out_woready_1_901 & out_womask_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_864 = {hi_603, flags_0_go, out_prepend_863};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1006 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1006 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1006 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1006 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1006 = out_rivalid_1_902 & out_rimask_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1006 = out_roready_1_902 & out_romask_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1006 = out_wivalid_1_902 & out_wimask_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1006 = out_woready_1_902 & out_womask_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_865 = {hi_604, flags_0_go, out_prepend_864};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1007 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1007 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1007 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1007 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1007 = out_rivalid_1_903 & out_rimask_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1007 = out_roready_1_903 & out_romask_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1007 = out_wivalid_1_903 & out_wimask_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_903;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1007 = out_woready_1_903 & out_womask_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_866 = {hi_605, flags_0_go, out_prepend_865};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1008 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1008 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1008 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1008 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1008 = out_rivalid_1_904 & out_rimask_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1008 = out_roready_1_904 & out_romask_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1008 = out_wivalid_1_904 & out_wimask_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1008 = out_woready_1_904 & out_womask_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_867 = {hi_606, flags_0_go, out_prepend_866};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1009 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1009 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1009 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1009 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1009 = out_rivalid_1_905 & out_rimask_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1009 = out_roready_1_905 & out_romask_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1009 = out_wivalid_1_905 & out_wimask_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_905;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1009 = out_woready_1_905 & out_womask_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_868 = {hi_607, flags_0_go, out_prepend_867};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1010 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1010 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1010 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1010 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1010 = out_rivalid_1_906 & out_rimask_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1010 = out_roready_1_906 & out_romask_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1010 = out_wivalid_1_906 & out_wimask_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1010 = out_woready_1_906 & out_womask_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_869 = {hi_608, flags_0_go, out_prepend_868};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1011 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1011 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1011 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1011 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1011 = out_rivalid_1_907 & out_rimask_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1011 = out_roready_1_907 & out_romask_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1011 = out_wivalid_1_907 & out_wimask_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_907;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1011 = out_woready_1_907 & out_womask_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1012 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1012 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1012 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1012 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1012 = out_rivalid_1_908 & out_rimask_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1012 = out_roready_1_908 & out_romask_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1012 = out_wivalid_1_908 & out_wimask_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1012 = out_woready_1_908 & out_womask_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_870 = {hi_722, flags_0_go, hi_721, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1013 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1013 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1013 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1013 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1013 = out_rivalid_1_909 & out_rimask_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1013 = out_roready_1_909 & out_romask_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1013 = out_wivalid_1_909 & out_wimask_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_909;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1013 = out_woready_1_909 & out_womask_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_871 = {hi_723, flags_0_go, out_prepend_870};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1014 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1014 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1014 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1014 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1014 = out_rivalid_1_910 & out_rimask_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1014 = out_roready_1_910 & out_romask_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1014 = out_wivalid_1_910 & out_wimask_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1014 = out_woready_1_910 & out_womask_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_872 = {hi_724, flags_0_go, out_prepend_871};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1015 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1015 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1015 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1015 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1015 = out_rivalid_1_911 & out_rimask_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1015 = out_roready_1_911 & out_romask_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1015 = out_wivalid_1_911 & out_wimask_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_911;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1015 = out_woready_1_911 & out_womask_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_873 = {hi_725, flags_0_go, out_prepend_872};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1016 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1016 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1016 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1016 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1016 = out_rivalid_1_912 & out_rimask_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1016 = out_roready_1_912 & out_romask_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1016 = out_wivalid_1_912 & out_wimask_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1016 = out_woready_1_912 & out_womask_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_874 = {hi_726, flags_0_go, out_prepend_873};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1017 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1017 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1017 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1017 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1017 = out_rivalid_1_913 & out_rimask_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1017 = out_roready_1_913 & out_romask_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1017 = out_wivalid_1_913 & out_wimask_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_913;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1017 = out_woready_1_913 & out_womask_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_875 = {hi_727, flags_0_go, out_prepend_874};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1018 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1018 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1018 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1018 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1018 = out_rivalid_1_914 & out_rimask_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1018 = out_roready_1_914 & out_romask_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1018 = out_wivalid_1_914 & out_wimask_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1018 = out_woready_1_914 & out_womask_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_876 = {hi_728, flags_0_go, out_prepend_875};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1019 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1019 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1019 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1019 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1019 = out_rivalid_1_915 & out_rimask_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1019 = out_roready_1_915 & out_romask_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1019 = out_wivalid_1_915 & out_wimask_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_915;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1019 = out_woready_1_915 & out_womask_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1020 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1020 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1020 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1020 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1020 = out_rivalid_1_916 & out_rimask_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1020 = out_roready_1_916 & out_romask_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1020 = out_wivalid_1_916 & out_wimask_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1020 = out_woready_1_916 & out_womask_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1021 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1021 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1021 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1021 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1021 = out_rivalid_1_917 & out_rimask_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1021 = out_roready_1_917 & out_romask_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1021 = out_wivalid_1_917 & out_wimask_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_917;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1021 = out_woready_1_917 & out_womask_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_878 = {programBufferMem_2, out_prepend_877};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1022 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1022 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1022 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1022 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1022 = out_rivalid_1_918 & out_rimask_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1022 = out_roready_1_918 & out_romask_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1022 = out_wivalid_1_918 & out_wimask_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1022 = out_woready_1_918 & out_womask_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_879 = {programBufferMem_3, out_prepend_878};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1023 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1023 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1023 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1023 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1023 = out_rivalid_1_919 & out_rimask_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1023 = out_roready_1_919 & out_romask_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1023 = out_wivalid_1_919 & out_wimask_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_919;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1023 = out_woready_1_919 & out_womask_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_880 = {programBufferMem_4, out_prepend_879};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1024 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1024 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1024 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1024 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1024 = out_rivalid_1_920 & out_rimask_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1024 = out_roready_1_920 & out_romask_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1024 = out_wivalid_1_920 & out_wimask_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1024 = out_woready_1_920 & out_womask_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_881 = {programBufferMem_5, out_prepend_880};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1025 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1025 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1025 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1025 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1025 = out_rivalid_1_921 & out_rimask_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1025 = out_roready_1_921 & out_romask_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1025 = out_wivalid_1_921 & out_wimask_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_921;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1025 = out_woready_1_921 & out_womask_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_882 = {programBufferMem_6, out_prepend_881};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1026 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1026 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1026 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1026 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1026 = out_rivalid_1_922 & out_rimask_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1026 = out_roready_1_922 & out_romask_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1026 = out_wivalid_1_922 & out_wimask_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1026 = out_woready_1_922 & out_womask_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_883 = {programBufferMem_7, out_prepend_882};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1027 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1027 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1027 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1027 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1027 = out_rivalid_1_923 & out_rimask_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1027 = out_roready_1_923 & out_romask_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1027 = out_wivalid_1_923 & out_wimask_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_923;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1027 = out_woready_1_923 & out_womask_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1028 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1028 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1028 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1028 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1028 = out_rivalid_1_924 & out_rimask_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1028 = out_roready_1_924 & out_romask_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1028 = out_wivalid_1_924 & out_wimask_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1028 = out_woready_1_924 & out_womask_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_884 = {hi_978, flags_0_go, hi_977, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1029 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1029 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1029 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1029 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1029 = out_rivalid_1_925 & out_rimask_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1029 = out_roready_1_925 & out_romask_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1029 = out_wivalid_1_925 & out_wimask_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_925;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1029 = out_woready_1_925 & out_womask_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_885 = {hi_979, flags_0_go, out_prepend_884};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1030 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1030 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1030 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1030 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1030 = out_rivalid_1_926 & out_rimask_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1030 = out_roready_1_926 & out_romask_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1030 = out_wivalid_1_926 & out_wimask_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1030 = out_woready_1_926 & out_womask_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_886 = {hi_980, flags_0_go, out_prepend_885};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1031 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1031 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1031 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1031 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1031 = out_rivalid_1_927 & out_rimask_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1031 = out_roready_1_927 & out_romask_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1031 = out_wivalid_1_927 & out_wimask_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_927;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1031 = out_woready_1_927 & out_womask_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_887 = {hi_981, flags_0_go, out_prepend_886};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1032 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1032 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1032 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1032 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1032 = out_rivalid_1_928 & out_rimask_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1032 = out_roready_1_928 & out_romask_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1032 = out_wivalid_1_928 & out_wimask_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1032 = out_woready_1_928 & out_womask_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_888 = {hi_982, flags_0_go, out_prepend_887};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1033 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1033 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1033 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1033 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1033 = out_rivalid_1_929 & out_rimask_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1033 = out_roready_1_929 & out_romask_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1033 = out_wivalid_1_929 & out_wimask_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_929;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1033 = out_woready_1_929 & out_womask_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_889 = {hi_983, flags_0_go, out_prepend_888};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1034 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1034 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1034 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1034 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1034 = out_rivalid_1_930 & out_rimask_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1034 = out_roready_1_930 & out_romask_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1034 = out_wivalid_1_930 & out_wimask_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1034 = out_woready_1_930 & out_womask_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_890 = {hi_984, flags_0_go, out_prepend_889};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1035 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1035 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1035 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1035 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1035 = out_rivalid_1_931 & out_rimask_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1035 = out_roready_1_931 & out_romask_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1035 = out_wivalid_1_931 & out_wimask_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_931;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1035 = out_woready_1_931 & out_womask_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1036 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1036 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1036 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1036 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1036 = out_rivalid_1_932 & out_rimask_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1036 = out_roready_1_932 & out_romask_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1036 = out_wivalid_1_932 & out_wimask_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1036 = out_woready_1_932 & out_womask_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_891 = {hi_826, flags_0_go, hi_825, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1037 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1037 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1037 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1037 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1037 = out_rivalid_1_933 & out_rimask_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1037 = out_roready_1_933 & out_romask_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1037 = out_wivalid_1_933 & out_wimask_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_933;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1037 = out_woready_1_933 & out_womask_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_892 = {hi_827, flags_0_go, out_prepend_891};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1038 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1038 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1038 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1038 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1038 = out_rivalid_1_934 & out_rimask_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1038 = out_roready_1_934 & out_romask_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1038 = out_wivalid_1_934 & out_wimask_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1038 = out_woready_1_934 & out_womask_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_893 = {hi_828, flags_0_go, out_prepend_892};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1039 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1039 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1039 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1039 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1039 = out_rivalid_1_935 & out_rimask_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1039 = out_roready_1_935 & out_romask_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1039 = out_wivalid_1_935 & out_wimask_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_935;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1039 = out_woready_1_935 & out_womask_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_894 = {hi_829, flags_0_go, out_prepend_893};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1040 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1040 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1040 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1040 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1040 = out_rivalid_1_936 & out_rimask_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1040 = out_roready_1_936 & out_romask_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1040 = out_wivalid_1_936 & out_wimask_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1040 = out_woready_1_936 & out_womask_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_895 = {hi_830, flags_0_go, out_prepend_894};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1041 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1041 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1041 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1041 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1041 = out_rivalid_1_937 & out_rimask_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1041 = out_roready_1_937 & out_romask_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1041 = out_wivalid_1_937 & out_wimask_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_937;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1041 = out_woready_1_937 & out_womask_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_896 = {hi_831, flags_0_go, out_prepend_895};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1042 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1042 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1042 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1042 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1042 = out_rivalid_1_938 & out_rimask_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1042 = out_roready_1_938 & out_romask_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1042 = out_wivalid_1_938 & out_wimask_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1042 = out_woready_1_938 & out_womask_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_897 = {hi_832, flags_0_go, out_prepend_896};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1043 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1043 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1043 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1043 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1043 = out_rivalid_1_939 & out_rimask_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1043 = out_roready_1_939 & out_romask_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1043 = out_wivalid_1_939 & out_wimask_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_939;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1043 = out_woready_1_939 & out_womask_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1044 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1044 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1044 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1044 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1044 = out_rivalid_1_940 & out_rimask_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1044 = out_roready_1_940 & out_romask_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1044 = out_wivalid_1_940 & out_wimask_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1044 = out_woready_1_940 & out_womask_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1045 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1045 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1045 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1045 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1045 = out_rivalid_1_941 & out_rimask_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1045 = out_roready_1_941 & out_romask_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1045 = out_wivalid_1_941 & out_wimask_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_941;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1045 = out_woready_1_941 & out_womask_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1046 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1046 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1046 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1046 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1046 = out_rivalid_1_942 & out_rimask_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1046 = out_roready_1_942 & out_romask_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1046 = out_wivalid_1_942 & out_wimask_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1046 = out_woready_1_942 & out_womask_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1047 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1047 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1047 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1047 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1047 = out_rivalid_1_943 & out_rimask_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1047 = out_roready_1_943 & out_romask_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1047 = out_wivalid_1_943 & out_wimask_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_943;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1047 = out_woready_1_943 & out_womask_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1048 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1048 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1048 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1048 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1048 = out_rivalid_1_944 & out_rimask_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1048 = out_roready_1_944 & out_romask_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1048 = out_wivalid_1_944 & out_wimask_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1048 = out_woready_1_944 & out_womask_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1049 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1049 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1049 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1049 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1049 = out_rivalid_1_945 & out_rimask_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1049 = out_roready_1_945 & out_romask_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1049 = out_wivalid_1_945 & out_wimask_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_945;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1049 = out_woready_1_945 & out_womask_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1050 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1050 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1050 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1050 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1050 = out_rivalid_1_946 & out_rimask_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1050 = out_roready_1_946 & out_romask_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1050 = out_wivalid_1_946 & out_wimask_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1050 = out_woready_1_946 & out_womask_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1051 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1051 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1051 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1051 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1051 = out_rivalid_1_947 & out_rimask_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1051 = out_roready_1_947 & out_romask_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1051 = out_wivalid_1_947 & out_wimask_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_947;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1051 = out_woready_1_947 & out_womask_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1052 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1052 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1052 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1052 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1052 = out_rivalid_1_948 & out_rimask_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1052 = out_roready_1_948 & out_romask_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1052 = out_wivalid_1_948 & out_wimask_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1052 = out_woready_1_948 & out_womask_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_905 = {hi_242, flags_0_go, hi_241, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1053 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1053 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1053 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1053 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1053 = out_rivalid_1_949 & out_rimask_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1053 = out_roready_1_949 & out_romask_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1053 = out_wivalid_1_949 & out_wimask_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_949;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1053 = out_woready_1_949 & out_womask_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_906 = {hi_243, flags_0_go, out_prepend_905};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1054 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1054 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1054 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1054 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1054 = out_rivalid_1_950 & out_rimask_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1054 = out_roready_1_950 & out_romask_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1054 = out_wivalid_1_950 & out_wimask_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1054 = out_woready_1_950 & out_womask_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_907 = {hi_244, flags_0_go, out_prepend_906};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1055 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1055 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1055 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1055 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1055 = out_rivalid_1_951 & out_rimask_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1055 = out_roready_1_951 & out_romask_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1055 = out_wivalid_1_951 & out_wimask_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_951;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1055 = out_woready_1_951 & out_womask_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_908 = {hi_245, flags_0_go, out_prepend_907};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1056 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1056 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1056 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1056 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1056 = out_rivalid_1_952 & out_rimask_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1056 = out_roready_1_952 & out_romask_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1056 = out_wivalid_1_952 & out_wimask_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1056 = out_woready_1_952 & out_womask_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_909 = {hi_246, flags_0_go, out_prepend_908};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1057 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1057 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1057 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1057 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1057 = out_rivalid_1_953 & out_rimask_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1057 = out_roready_1_953 & out_romask_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1057 = out_wivalid_1_953 & out_wimask_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_953;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1057 = out_woready_1_953 & out_womask_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_910 = {hi_247, flags_0_go, out_prepend_909};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1058 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1058 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1058 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1058 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1058 = out_rivalid_1_954 & out_rimask_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1058 = out_roready_1_954 & out_romask_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1058 = out_wivalid_1_954 & out_wimask_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1058 = out_woready_1_954 & out_womask_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_911 = {hi_248, flags_0_go, out_prepend_910};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1059 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1059 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1059 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1059 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1059 = out_rivalid_1_955 & out_rimask_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1059 = out_roready_1_955 & out_romask_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1059 = out_wivalid_1_955 & out_wimask_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_955;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1059 = out_woready_1_955 & out_womask_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1060 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1060 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1060 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1060 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1060 = out_rivalid_1_956 & out_rimask_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1060 = out_roready_1_956 & out_romask_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1060 = out_wivalid_1_956 & out_wimask_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1060 = out_woready_1_956 & out_womask_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_912 = {hi_466, flags_0_go, hi_465, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1061 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1061 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1061 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1061 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1061 = out_rivalid_1_957 & out_rimask_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1061 = out_roready_1_957 & out_romask_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1061 = out_wivalid_1_957 & out_wimask_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_957;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1061 = out_woready_1_957 & out_womask_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_913 = {hi_467, flags_0_go, out_prepend_912};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1062 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1062 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1062 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1062 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1062 = out_rivalid_1_958 & out_rimask_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1062 = out_roready_1_958 & out_romask_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1062 = out_wivalid_1_958 & out_wimask_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1062 = out_woready_1_958 & out_womask_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_914 = {hi_468, flags_0_go, out_prepend_913};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1063 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1063 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1063 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1063 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1063 = out_rivalid_1_959 & out_rimask_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1063 = out_roready_1_959 & out_romask_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1063 = out_wivalid_1_959 & out_wimask_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_959;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1063 = out_woready_1_959 & out_womask_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_915 = {hi_469, flags_0_go, out_prepend_914};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1064 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1064 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1064 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1064 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1064 = out_rivalid_1_960 & out_rimask_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1064 = out_roready_1_960 & out_romask_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1064 = out_wivalid_1_960 & out_wimask_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1064 = out_woready_1_960 & out_womask_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_916 = {hi_470, flags_0_go, out_prepend_915};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1065 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1065 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1065 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1065 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1065 = out_rivalid_1_961 & out_rimask_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1065 = out_roready_1_961 & out_romask_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1065 = out_wivalid_1_961 & out_wimask_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_961;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1065 = out_woready_1_961 & out_womask_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_917 = {hi_471, flags_0_go, out_prepend_916};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1066 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1066 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1066 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1066 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1066 = out_rivalid_1_962 & out_rimask_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1066 = out_roready_1_962 & out_romask_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1066 = out_wivalid_1_962 & out_wimask_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1066 = out_woready_1_962 & out_womask_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_918 = {hi_472, flags_0_go, out_prepend_917};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1067 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1067 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1067 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1067 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1067 = out_rivalid_1_963 & out_rimask_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1067 = out_roready_1_963 & out_romask_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1067 = out_wivalid_1_963 & out_wimask_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_963;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1067 = out_woready_1_963 & out_womask_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1068 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1068 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1068 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1068 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1068 = out_rivalid_1_964 & out_rimask_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1068 = out_roready_1_964 & out_romask_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1068 = out_wivalid_1_964 & out_wimask_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1068 = out_woready_1_964 & out_womask_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_919 = {hi_346, flags_0_go, hi_345, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1069 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1069 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1069 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1069 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1069 = out_rivalid_1_965 & out_rimask_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1069 = out_roready_1_965 & out_romask_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1069 = out_wivalid_1_965 & out_wimask_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_965;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1069 = out_woready_1_965 & out_womask_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_920 = {hi_347, flags_0_go, out_prepend_919};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1070 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1070 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1070 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1070 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1070 = out_rivalid_1_966 & out_rimask_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1070 = out_roready_1_966 & out_romask_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1070 = out_wivalid_1_966 & out_wimask_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1070 = out_woready_1_966 & out_womask_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_921 = {hi_348, flags_0_go, out_prepend_920};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1071 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1071 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1071 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1071 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1071 = out_rivalid_1_967 & out_rimask_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1071 = out_roready_1_967 & out_romask_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1071 = out_wivalid_1_967 & out_wimask_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_967;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1071 = out_woready_1_967 & out_womask_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_922 = {hi_349, flags_0_go, out_prepend_921};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1072 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1072 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1072 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1072 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1072 = out_rivalid_1_968 & out_rimask_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1072 = out_roready_1_968 & out_romask_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1072 = out_wivalid_1_968 & out_wimask_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1072 = out_woready_1_968 & out_womask_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_923 = {hi_350, flags_0_go, out_prepend_922};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1073 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1073 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1073 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1073 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1073 = out_rivalid_1_969 & out_rimask_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1073 = out_roready_1_969 & out_romask_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1073 = out_wivalid_1_969 & out_wimask_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_969;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1073 = out_woready_1_969 & out_womask_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_924 = {hi_351, flags_0_go, out_prepend_923};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1074 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1074 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1074 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1074 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1074 = out_rivalid_1_970 & out_rimask_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1074 = out_roready_1_970 & out_romask_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1074 = out_wivalid_1_970 & out_wimask_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1074 = out_woready_1_970 & out_womask_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_925 = {hi_352, flags_0_go, out_prepend_924};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1075 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1075 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1075 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1075 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1075 = out_rivalid_1_971 & out_rimask_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1075 = out_roready_1_971 & out_romask_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1075 = out_wivalid_1_971 & out_wimask_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_971;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1075 = out_woready_1_971 & out_womask_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1076 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1076 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1076 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1076 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1076 = out_rivalid_1_972 & out_rimask_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1076 = out_roready_1_972 & out_romask_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1076 = out_wivalid_1_972 & out_wimask_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1076 = out_woready_1_972 & out_womask_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_926 = {hi_90, flags_0_go, hi_89, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1077 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1077 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1077 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1077 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1077 = out_rivalid_1_973 & out_rimask_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1077 = out_roready_1_973 & out_romask_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1077 = out_wivalid_1_973 & out_wimask_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_973;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1077 = out_woready_1_973 & out_womask_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_927 = {hi_91, flags_0_go, out_prepend_926};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1078 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1078 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1078 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1078 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1078 = out_rivalid_1_974 & out_rimask_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1078 = out_roready_1_974 & out_romask_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1078 = out_wivalid_1_974 & out_wimask_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1078 = out_woready_1_974 & out_womask_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_928 = {hi_92, flags_0_go, out_prepend_927};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1079 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1079 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1079 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1079 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1079 = out_rivalid_1_975 & out_rimask_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1079 = out_roready_1_975 & out_romask_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1079 = out_wivalid_1_975 & out_wimask_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_975;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1079 = out_woready_1_975 & out_womask_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_929 = {hi_93, flags_0_go, out_prepend_928};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1080 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1080 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1080 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1080 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1080 = out_rivalid_1_976 & out_rimask_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1080 = out_roready_1_976 & out_romask_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1080 = out_wivalid_1_976 & out_wimask_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1080 = out_woready_1_976 & out_womask_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_930 = {hi_94, flags_0_go, out_prepend_929};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1081 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1081 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1081 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1081 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1081 = out_rivalid_1_977 & out_rimask_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1081 = out_roready_1_977 & out_romask_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1081 = out_wivalid_1_977 & out_wimask_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_977;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1081 = out_woready_1_977 & out_womask_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_931 = {hi_95, flags_0_go, out_prepend_930};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1082 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1082 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1082 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1082 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1082 = out_rivalid_1_978 & out_rimask_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1082 = out_roready_1_978 & out_romask_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1082 = out_wivalid_1_978 & out_wimask_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1082 = out_woready_1_978 & out_womask_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_932 = {hi_96, flags_0_go, out_prepend_931};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1083 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1083 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1083 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1083 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1083 = out_rivalid_1_979 & out_rimask_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1083 = out_roready_1_979 & out_romask_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1083 = out_wivalid_1_979 & out_wimask_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_979;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1083 = out_woready_1_979 & out_womask_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1084 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1084 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1084 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1084 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1084 = out_rivalid_1_980 & out_rimask_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1084 = out_roready_1_980 & out_romask_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1084 = out_wivalid_1_980 & out_wimask_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1084 = out_woready_1_980 & out_womask_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_933 = {hi_634, flags_0_go, hi_633, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1085 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1085 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1085 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1085 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1085 = out_rivalid_1_981 & out_rimask_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1085 = out_roready_1_981 & out_romask_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1085 = out_wivalid_1_981 & out_wimask_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_981;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1085 = out_woready_1_981 & out_womask_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_934 = {hi_635, flags_0_go, out_prepend_933};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1086 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1086 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1086 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1086 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1086 = out_rivalid_1_982 & out_rimask_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1086 = out_roready_1_982 & out_romask_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1086 = out_wivalid_1_982 & out_wimask_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1086 = out_woready_1_982 & out_womask_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_935 = {hi_636, flags_0_go, out_prepend_934};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1087 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1087 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1087 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1087 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1087 = out_rivalid_1_983 & out_rimask_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1087 = out_roready_1_983 & out_romask_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1087 = out_wivalid_1_983 & out_wimask_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_983;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1087 = out_woready_1_983 & out_womask_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_936 = {hi_637, flags_0_go, out_prepend_935};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1088 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1088 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1088 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1088 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1088 = out_rivalid_1_984 & out_rimask_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1088 = out_roready_1_984 & out_romask_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1088 = out_wivalid_1_984 & out_wimask_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1088 = out_woready_1_984 & out_womask_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_937 = {hi_638, flags_0_go, out_prepend_936};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1089 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1089 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1089 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1089 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1089 = out_rivalid_1_985 & out_rimask_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1089 = out_roready_1_985 & out_romask_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1089 = out_wivalid_1_985 & out_wimask_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_985;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1089 = out_woready_1_985 & out_womask_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_938 = {hi_639, flags_0_go, out_prepend_937};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1090 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1090 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1090 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1090 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1090 = out_rivalid_1_986 & out_rimask_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1090 = out_roready_1_986 & out_romask_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1090 = out_wivalid_1_986 & out_wimask_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1090 = out_woready_1_986 & out_womask_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_939 = {hi_640, flags_0_go, out_prepend_938};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1091 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1091 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1091 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1091 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1091 = out_rivalid_1_987 & out_rimask_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1091 = out_roready_1_987 & out_romask_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1091 = out_wivalid_1_987 & out_wimask_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_987;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1091 = out_woready_1_987 & out_womask_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1092 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1092 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1092 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1092 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1092 = out_rivalid_1_988 & out_rimask_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1092 = out_roready_1_988 & out_romask_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1092 = out_wivalid_1_988 & out_wimask_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1092 = out_woready_1_988 & out_womask_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_940 = {hi_690, flags_0_go, hi_689, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1093 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1093 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1093 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1093 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1093 = out_rivalid_1_989 & out_rimask_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1093 = out_roready_1_989 & out_romask_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1093 = out_wivalid_1_989 & out_wimask_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_989;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1093 = out_woready_1_989 & out_womask_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_941 = {hi_691, flags_0_go, out_prepend_940};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1094 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1094 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1094 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1094 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1094 = out_rivalid_1_990 & out_rimask_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1094 = out_roready_1_990 & out_romask_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1094 = out_wivalid_1_990 & out_wimask_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1094 = out_woready_1_990 & out_womask_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_942 = {hi_692, flags_0_go, out_prepend_941};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1095 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1095 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1095 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1095 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1095 = out_rivalid_1_991 & out_rimask_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1095 = out_roready_1_991 & out_romask_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1095 = out_wivalid_1_991 & out_wimask_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_991;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1095 = out_woready_1_991 & out_womask_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_943 = {hi_693, flags_0_go, out_prepend_942};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1096 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1096 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1096 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1096 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1096 = out_rivalid_1_992 & out_rimask_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1096 = out_roready_1_992 & out_romask_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1096 = out_wivalid_1_992 & out_wimask_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1096 = out_woready_1_992 & out_womask_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_944 = {hi_694, flags_0_go, out_prepend_943};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1097 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1097 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1097 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1097 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1097 = out_rivalid_1_993 & out_rimask_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1097 = out_roready_1_993 & out_romask_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1097 = out_wivalid_1_993 & out_wimask_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_993;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1097 = out_woready_1_993 & out_womask_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_945 = {hi_695, flags_0_go, out_prepend_944};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1098 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1098 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1098 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1098 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1098 = out_rivalid_1_994 & out_rimask_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1098 = out_roready_1_994 & out_romask_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1098 = out_wivalid_1_994 & out_wimask_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1098 = out_woready_1_994 & out_womask_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_946 = {hi_696, flags_0_go, out_prepend_945};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1099 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1099 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1099 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1099 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1099 = out_rivalid_1_995 & out_rimask_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1099 = out_roready_1_995 & out_romask_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1099 = out_wivalid_1_995 & out_wimask_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_995;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1099 = out_woready_1_995 & out_womask_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1100 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1100 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1100 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1100 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1100 = out_rivalid_1_996 & out_rimask_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1100 = out_roready_1_996 & out_romask_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1100 = out_wivalid_1_996 & out_wimask_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1100 = out_woready_1_996 & out_womask_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_947 = {hi_858, flags_0_go, hi_857, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1101 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1101 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1101 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1101 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1101 = out_rivalid_1_997 & out_rimask_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1101 = out_roready_1_997 & out_romask_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1101 = out_wivalid_1_997 & out_wimask_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_997;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1101 = out_woready_1_997 & out_womask_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_948 = {hi_859, flags_0_go, out_prepend_947};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1102 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1102 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1102 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1102 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1102 = out_rivalid_1_998 & out_rimask_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1102 = out_roready_1_998 & out_romask_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1102 = out_wivalid_1_998 & out_wimask_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1102 = out_woready_1_998 & out_womask_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_949 = {hi_860, flags_0_go, out_prepend_948};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1103 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1103 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1103 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1103 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1103 = out_rivalid_1_999 & out_rimask_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1103 = out_roready_1_999 & out_romask_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1103 = out_wivalid_1_999 & out_wimask_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_999;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1103 = out_woready_1_999 & out_womask_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_950 = {hi_861, flags_0_go, out_prepend_949};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1104 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1104 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1104 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1104 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1104 = out_rivalid_1_1000 & out_rimask_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1104 = out_roready_1_1000 & out_romask_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1104 = out_wivalid_1_1000 & out_wimask_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1104 = out_woready_1_1000 & out_womask_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_951 = {hi_862, flags_0_go, out_prepend_950};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1105 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1105 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1105 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1105 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1105 = out_rivalid_1_1001 & out_rimask_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1105 = out_roready_1_1001 & out_romask_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1105 = out_wivalid_1_1001 & out_wimask_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1001;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1105 = out_woready_1_1001 & out_womask_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_952 = {hi_863, flags_0_go, out_prepend_951};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1106 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1106 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1106 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1106 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1106 = out_rivalid_1_1002 & out_rimask_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1106 = out_roready_1_1002 & out_romask_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1106 = out_wivalid_1_1002 & out_wimask_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1106 = out_woready_1_1002 & out_womask_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_953 = {hi_864, flags_0_go, out_prepend_952};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1107 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1107 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1107 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1107 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1107 = out_rivalid_1_1003 & out_rimask_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1107 = out_roready_1_1003 & out_romask_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1107 = out_wivalid_1_1003 & out_wimask_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1003;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1107 = out_woready_1_1003 & out_womask_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1108 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1108 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1108 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1108 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1108 = out_rivalid_1_1004 & out_rimask_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1108 = out_roready_1_1004 & out_romask_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1108 = out_wivalid_1_1004 & out_wimask_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1108 = out_woready_1_1004 & out_womask_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_954 = {hi_946, flags_0_go, hi_945, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1109 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1109 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1109 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1109 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1109 = out_rivalid_1_1005 & out_rimask_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1109 = out_roready_1_1005 & out_romask_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1109 = out_wivalid_1_1005 & out_wimask_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1005;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1109 = out_woready_1_1005 & out_womask_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_955 = {hi_947, flags_0_go, out_prepend_954};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1110 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1110 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1110 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1110 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1110 = out_rivalid_1_1006 & out_rimask_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1110 = out_roready_1_1006 & out_romask_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1110 = out_wivalid_1_1006 & out_wimask_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1110 = out_woready_1_1006 & out_womask_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_956 = {hi_948, flags_0_go, out_prepend_955};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1111 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1111 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1111 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1111 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1111 = out_rivalid_1_1007 & out_rimask_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1111 = out_roready_1_1007 & out_romask_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1111 = out_wivalid_1_1007 & out_wimask_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1007;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1111 = out_woready_1_1007 & out_womask_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_957 = {hi_949, flags_0_go, out_prepend_956};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1112 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1112 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1112 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1112 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1112 = out_rivalid_1_1008 & out_rimask_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1112 = out_roready_1_1008 & out_romask_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1112 = out_wivalid_1_1008 & out_wimask_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1112 = out_woready_1_1008 & out_womask_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_958 = {hi_950, flags_0_go, out_prepend_957};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1113 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1113 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1113 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1113 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1113 = out_rivalid_1_1009 & out_rimask_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1113 = out_roready_1_1009 & out_romask_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1113 = out_wivalid_1_1009 & out_wimask_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1009;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1113 = out_woready_1_1009 & out_womask_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_959 = {hi_951, flags_0_go, out_prepend_958};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1114 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1114 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1114 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1114 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1114 = out_rivalid_1_1010 & out_rimask_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1114 = out_roready_1_1010 & out_romask_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1114 = out_wivalid_1_1010 & out_wimask_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1114 = out_woready_1_1010 & out_womask_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_960 = {hi_952, flags_0_go, out_prepend_959};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1115 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1115 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1115 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1115 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1115 = out_rivalid_1_1011 & out_rimask_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1115 = out_roready_1_1011 & out_romask_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1115 = out_wivalid_1_1011 & out_wimask_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1011;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1115 = out_woready_1_1011 & out_womask_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1116 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1116 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1116 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1116 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1116 = out_rivalid_1_1012 & out_rimask_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1116 = out_roready_1_1012 & out_romask_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1116 = out_wivalid_1_1012 & out_wimask_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1116 = out_woready_1_1012 & out_womask_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_961 = {hi_186, flags_0_go, hi_185, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1117 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1117 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1117 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1117 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1117 = out_rivalid_1_1013 & out_rimask_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1117 = out_roready_1_1013 & out_romask_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1117 = out_wivalid_1_1013 & out_wimask_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1013;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1117 = out_woready_1_1013 & out_womask_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_962 = {hi_187, flags_0_go, out_prepend_961};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1118 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1118 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1118 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1118 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1118 = out_rivalid_1_1014 & out_rimask_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1118 = out_roready_1_1014 & out_romask_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1118 = out_wivalid_1_1014 & out_wimask_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1118 = out_woready_1_1014 & out_womask_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_963 = {hi_188, flags_0_go, out_prepend_962};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1119 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1119 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1119 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1119 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1119 = out_rivalid_1_1015 & out_rimask_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1119 = out_roready_1_1015 & out_romask_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1119 = out_wivalid_1_1015 & out_wimask_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1015;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1119 = out_woready_1_1015 & out_womask_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_964 = {hi_189, flags_0_go, out_prepend_963};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1120 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1120 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1120 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1120 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1120 = out_rivalid_1_1016 & out_rimask_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1120 = out_roready_1_1016 & out_romask_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1120 = out_wivalid_1_1016 & out_wimask_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1120 = out_woready_1_1016 & out_womask_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_965 = {hi_190, flags_0_go, out_prepend_964};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1121 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1121 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1121 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1121 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1121 = out_rivalid_1_1017 & out_rimask_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1121 = out_roready_1_1017 & out_romask_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1121 = out_wivalid_1_1017 & out_wimask_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1017;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1121 = out_woready_1_1017 & out_womask_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_966 = {hi_191, flags_0_go, out_prepend_965};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1122 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1122 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1122 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1122 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1122 = out_rivalid_1_1018 & out_rimask_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1122 = out_roready_1_1018 & out_romask_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1122 = out_wivalid_1_1018 & out_wimask_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1122 = out_woready_1_1018 & out_womask_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_967 = {hi_192, flags_0_go, out_prepend_966};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1123 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1123 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1123 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1123 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1123 = out_rivalid_1_1019 & out_rimask_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1123 = out_roready_1_1019 & out_romask_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1123 = out_wivalid_1_1019 & out_wimask_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1019;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1123 = out_woready_1_1019 & out_womask_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1124 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1124 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1124 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1124 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1124 = out_rivalid_1_1020 & out_rimask_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1124 = out_roready_1_1020 & out_romask_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1124 = out_wivalid_1_1020 & out_wimask_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1124 = out_woready_1_1020 & out_womask_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_968 = {hi_146, flags_0_go, hi_145, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1125 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1125 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1125 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1125 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1125 = out_rivalid_1_1021 & out_rimask_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1125 = out_roready_1_1021 & out_romask_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1125 = out_wivalid_1_1021 & out_wimask_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1021;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1125 = out_woready_1_1021 & out_womask_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_969 = {hi_147, flags_0_go, out_prepend_968};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1126 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1126 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1126 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1126 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1126 = out_rivalid_1_1022 & out_rimask_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1126 = out_roready_1_1022 & out_romask_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1126 = out_wivalid_1_1022 & out_wimask_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1126 = out_woready_1_1022 & out_womask_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_970 = {hi_148, flags_0_go, out_prepend_969};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1127 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1127 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1127 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1127 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1127 = out_rivalid_1_1023 & out_rimask_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1127 = out_roready_1_1023 & out_romask_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1127 = out_wivalid_1_1023 & out_wimask_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1127 = out_woready_1_1023 & out_womask_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_971 = {hi_149, flags_0_go, out_prepend_970};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1128 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1128 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1128 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1128 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1128 = out_rivalid_1_1024 & out_rimask_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1128 = out_roready_1_1024 & out_romask_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1128 = out_wivalid_1_1024 & out_wimask_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1128 = out_woready_1_1024 & out_womask_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_972 = {hi_150, flags_0_go, out_prepend_971};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1129 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1129 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1129 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1129 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1129 = out_rivalid_1_1025 & out_rimask_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1129 = out_roready_1_1025 & out_romask_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1129 = out_wivalid_1_1025 & out_wimask_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1025;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1129 = out_woready_1_1025 & out_womask_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_973 = {hi_151, flags_0_go, out_prepend_972};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1130 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1130 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1130 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1130 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1130 = out_rivalid_1_1026 & out_rimask_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1130 = out_roready_1_1026 & out_romask_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1130 = out_wivalid_1_1026 & out_wimask_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1130 = out_woready_1_1026 & out_womask_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_974 = {hi_152, flags_0_go, out_prepend_973};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1131 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1131 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1131 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1131 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1131 = out_rivalid_1_1027 & out_rimask_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1131 = out_roready_1_1027 & out_romask_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1131 = out_wivalid_1_1027 & out_wimask_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1027;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1131 = out_woready_1_1027 & out_womask_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1132 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1132 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1132 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1132 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1132 = out_rivalid_1_1028 & out_rimask_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1132 = out_roready_1_1028 & out_romask_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1132 = out_wivalid_1_1028 & out_wimask_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1132 = out_woready_1_1028 & out_womask_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_975 = {hi_498, flags_0_go, hi_497, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1133 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1133 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1133 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1133 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1133 = out_rivalid_1_1029 & out_rimask_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1133 = out_roready_1_1029 & out_romask_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1133 = out_wivalid_1_1029 & out_wimask_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1029;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1133 = out_woready_1_1029 & out_womask_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_976 = {hi_499, flags_0_go, out_prepend_975};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1134 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1134 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1134 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1134 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1134 = out_rivalid_1_1030 & out_rimask_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1134 = out_roready_1_1030 & out_romask_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1134 = out_wivalid_1_1030 & out_wimask_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1134 = out_woready_1_1030 & out_womask_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_977 = {hi_500, flags_0_go, out_prepend_976};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1135 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1135 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1135 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1135 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1135 = out_rivalid_1_1031 & out_rimask_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1135 = out_roready_1_1031 & out_romask_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1135 = out_wivalid_1_1031 & out_wimask_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1031;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1135 = out_woready_1_1031 & out_womask_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_978 = {hi_501, flags_0_go, out_prepend_977};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1136 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1136 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1136 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1136 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1136 = out_rivalid_1_1032 & out_rimask_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1136 = out_roready_1_1032 & out_romask_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1136 = out_wivalid_1_1032 & out_wimask_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1136 = out_woready_1_1032 & out_womask_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_979 = {hi_502, flags_0_go, out_prepend_978};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1137 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1137 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1137 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1137 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1137 = out_rivalid_1_1033 & out_rimask_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1137 = out_roready_1_1033 & out_romask_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1137 = out_wivalid_1_1033 & out_wimask_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1033;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1137 = out_woready_1_1033 & out_womask_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_980 = {hi_503, flags_0_go, out_prepend_979};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1138 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1138 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1138 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1138 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1138 = out_rivalid_1_1034 & out_rimask_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1138 = out_roready_1_1034 & out_romask_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1138 = out_wivalid_1_1034 & out_wimask_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1138 = out_woready_1_1034 & out_womask_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_981 = {hi_504, flags_0_go, out_prepend_980};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1139 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1139 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1139 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1139 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1139 = out_rivalid_1_1035 & out_rimask_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1139 = out_roready_1_1035 & out_romask_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1139 = out_wivalid_1_1035 & out_wimask_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1035;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1139 = out_woready_1_1035 & out_womask_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1140 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1140 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1140 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1140 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1140 = out_rivalid_1_1036 & out_rimask_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1140 = out_roready_1_1036 & out_romask_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1140 = out_wivalid_1_1036 & out_wimask_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1140 = out_woready_1_1036 & out_womask_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_982 = {hi_442, flags_0_go, hi_441, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1141 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1141 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1141 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1141 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1141 = out_rivalid_1_1037 & out_rimask_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1141 = out_roready_1_1037 & out_romask_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1141 = out_wivalid_1_1037 & out_wimask_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1037;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1141 = out_woready_1_1037 & out_womask_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_983 = {hi_443, flags_0_go, out_prepend_982};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1142 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1142 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1142 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1142 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1142 = out_rivalid_1_1038 & out_rimask_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1142 = out_roready_1_1038 & out_romask_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1142 = out_wivalid_1_1038 & out_wimask_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1142 = out_woready_1_1038 & out_womask_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_984 = {hi_444, flags_0_go, out_prepend_983};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1143 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1143 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1143 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1143 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1143 = out_rivalid_1_1039 & out_rimask_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1143 = out_roready_1_1039 & out_romask_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1143 = out_wivalid_1_1039 & out_wimask_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1039;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1143 = out_woready_1_1039 & out_womask_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_985 = {hi_445, flags_0_go, out_prepend_984};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1144 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1144 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1144 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1144 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1144 = out_rivalid_1_1040 & out_rimask_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1144 = out_roready_1_1040 & out_romask_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1144 = out_wivalid_1_1040 & out_wimask_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1144 = out_woready_1_1040 & out_womask_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_986 = {hi_446, flags_0_go, out_prepend_985};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1145 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1145 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1145 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1145 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1145 = out_rivalid_1_1041 & out_rimask_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1145 = out_roready_1_1041 & out_romask_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1145 = out_wivalid_1_1041 & out_wimask_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1041;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1145 = out_woready_1_1041 & out_womask_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_987 = {hi_447, flags_0_go, out_prepend_986};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1146 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1146 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1146 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1146 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1146 = out_rivalid_1_1042 & out_rimask_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1146 = out_roready_1_1042 & out_romask_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1146 = out_wivalid_1_1042 & out_wimask_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1146 = out_woready_1_1042 & out_womask_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_988 = {hi_448, flags_0_go, out_prepend_987};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1147 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1147 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1147 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1147 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1147 = out_rivalid_1_1043 & out_rimask_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1147 = out_roready_1_1043 & out_romask_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1147 = out_wivalid_1_1043 & out_wimask_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1043;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1147 = out_woready_1_1043 & out_womask_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1148 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1148 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1148 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1148 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1148 = out_rivalid_1_1044 & out_rimask_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1148 = out_roready_1_1044 & out_romask_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1148 = out_wivalid_1_1044 & out_wimask_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1148 = out_woready_1_1044 & out_womask_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_989 = {hi_322, flags_0_go, hi_321, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1149 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1149 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1149 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1149 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1149 = out_rivalid_1_1045 & out_rimask_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1149 = out_roready_1_1045 & out_romask_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1149 = out_wivalid_1_1045 & out_wimask_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1045;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1149 = out_woready_1_1045 & out_womask_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_990 = {hi_323, flags_0_go, out_prepend_989};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1150 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1150 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1150 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1150 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1150 = out_rivalid_1_1046 & out_rimask_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1150 = out_roready_1_1046 & out_romask_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1150 = out_wivalid_1_1046 & out_wimask_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1150 = out_woready_1_1046 & out_womask_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_991 = {hi_324, flags_0_go, out_prepend_990};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1151 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1151 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1151 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1151 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1151 = out_rivalid_1_1047 & out_rimask_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1151 = out_roready_1_1047 & out_romask_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1151 = out_wivalid_1_1047 & out_wimask_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1047;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1151 = out_woready_1_1047 & out_womask_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_992 = {hi_325, flags_0_go, out_prepend_991};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1152 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1152 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1152 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1152 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1152 = out_rivalid_1_1048 & out_rimask_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1152 = out_roready_1_1048 & out_romask_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1152 = out_wivalid_1_1048 & out_wimask_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1152 = out_woready_1_1048 & out_womask_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_993 = {hi_326, flags_0_go, out_prepend_992};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1153 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1153 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1153 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1153 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1153 = out_rivalid_1_1049 & out_rimask_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1153 = out_roready_1_1049 & out_romask_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1153 = out_wivalid_1_1049 & out_wimask_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1049;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1153 = out_woready_1_1049 & out_womask_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_994 = {hi_327, flags_0_go, out_prepend_993};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1154 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1154 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1154 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1154 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1154 = out_rivalid_1_1050 & out_rimask_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1154 = out_roready_1_1050 & out_romask_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1154 = out_wivalid_1_1050 & out_wimask_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1154 = out_woready_1_1050 & out_womask_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_995 = {hi_328, flags_0_go, out_prepend_994};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1155 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1155 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1155 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1155 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1155 = out_rivalid_1_1051 & out_rimask_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1155 = out_roready_1_1051 & out_romask_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1155 = out_wivalid_1_1051 & out_wimask_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1051;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1155 = out_woready_1_1051 & out_womask_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1156 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1156 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1156 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1156 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1156 = out_rivalid_1_1052 & out_rimask_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1156 = out_roready_1_1052 & out_romask_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1156 = out_wivalid_1_1052 & out_wimask_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1156 = out_woready_1_1052 & out_womask_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1157 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1157 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1157 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1157 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1157 = out_rivalid_1_1053 & out_rimask_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1157 = out_roready_1_1053 & out_romask_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1157 = out_wivalid_1_1053 & out_wimask_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1053;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1157 = out_woready_1_1053 & out_womask_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1158 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1158 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1158 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1158 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1158 = out_rivalid_1_1054 & out_rimask_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1158 = out_roready_1_1054 & out_romask_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1158 = out_wivalid_1_1054 & out_wimask_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1158 = out_woready_1_1054 & out_womask_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1159 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1159 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1159 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1159 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1159 = out_rivalid_1_1055 & out_rimask_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1159 = out_roready_1_1055 & out_romask_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1159 = out_wivalid_1_1055 & out_wimask_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1055;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1159 = out_woready_1_1055 & out_womask_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1160 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1160 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1160 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1160 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1160 = out_rivalid_1_1056 & out_rimask_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1160 = out_roready_1_1056 & out_romask_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1160 = out_wivalid_1_1056 & out_wimask_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1160 = out_woready_1_1056 & out_womask_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1161 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1161 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1161 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1161 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1161 = out_rivalid_1_1057 & out_rimask_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1161 = out_roready_1_1057 & out_romask_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1161 = out_wivalid_1_1057 & out_wimask_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1057;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1161 = out_woready_1_1057 & out_womask_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1162 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1162 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1162 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1162 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1162 = out_rivalid_1_1058 & out_rimask_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1162 = out_roready_1_1058 & out_romask_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1162 = out_wivalid_1_1058 & out_wimask_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1162 = out_woready_1_1058 & out_womask_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1163 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1163 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1163 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1163 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1163 = out_rivalid_1_1059 & out_rimask_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1163 = out_roready_1_1059 & out_romask_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1163 = out_wivalid_1_1059 & out_wimask_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1059;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1163 = out_woready_1_1059 & out_womask_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1164 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1164 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1164 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1164 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1164 = out_rivalid_1_1060 & out_rimask_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1164 = out_roready_1_1060 & out_romask_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1164 = out_wivalid_1_1060 & out_wimask_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1164 = out_woready_1_1060 & out_womask_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1003 = {hi_658, flags_0_go, hi_657, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1165 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1165 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1165 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1165 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1165 = out_rivalid_1_1061 & out_rimask_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1165 = out_roready_1_1061 & out_romask_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1165 = out_wivalid_1_1061 & out_wimask_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1061;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1165 = out_woready_1_1061 & out_womask_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1004 = {hi_659, flags_0_go, out_prepend_1003};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1166 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1166 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1166 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1166 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1166 = out_rivalid_1_1062 & out_rimask_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1166 = out_roready_1_1062 & out_romask_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1166 = out_wivalid_1_1062 & out_wimask_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1166 = out_woready_1_1062 & out_womask_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1005 = {hi_660, flags_0_go, out_prepend_1004};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1167 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1167 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1167 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1167 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1167 = out_rivalid_1_1063 & out_rimask_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1167 = out_roready_1_1063 & out_romask_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1167 = out_wivalid_1_1063 & out_wimask_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1063;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1167 = out_woready_1_1063 & out_womask_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1006 = {hi_661, flags_0_go, out_prepend_1005};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1168 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1168 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1168 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1168 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1168 = out_rivalid_1_1064 & out_rimask_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1168 = out_roready_1_1064 & out_romask_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1168 = out_wivalid_1_1064 & out_wimask_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1168 = out_woready_1_1064 & out_womask_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1007 = {hi_662, flags_0_go, out_prepend_1006};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1169 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1169 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1169 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1169 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1169 = out_rivalid_1_1065 & out_rimask_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1169 = out_roready_1_1065 & out_romask_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1169 = out_wivalid_1_1065 & out_wimask_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1065;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1169 = out_woready_1_1065 & out_womask_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1008 = {hi_663, flags_0_go, out_prepend_1007};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1170 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1170 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1170 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1170 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1170 = out_rivalid_1_1066 & out_rimask_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1170 = out_roready_1_1066 & out_romask_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1170 = out_wivalid_1_1066 & out_wimask_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1170 = out_woready_1_1066 & out_womask_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1009 = {hi_664, flags_0_go, out_prepend_1008};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1171 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1171 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1171 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1171 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1171 = out_rivalid_1_1067 & out_rimask_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1171 = out_roready_1_1067 & out_romask_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1171 = out_wivalid_1_1067 & out_wimask_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1171 = out_woready_1_1067 & out_womask_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1172 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1172 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1172 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1172 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1172 = out_rivalid_1_1068 & out_rimask_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1172 = out_roready_1_1068 & out_romask_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1172 = out_wivalid_1_1068 & out_wimask_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1172 = out_woready_1_1068 & out_womask_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1173 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1173 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1173 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1173 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1173 = out_rivalid_1_1069 & out_rimask_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1173 = out_roready_1_1069 & out_romask_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1173 = out_wivalid_1_1069 & out_wimask_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1069;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1173 = out_woready_1_1069 & out_womask_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1011 = {programBufferMem_26, out_prepend_1010};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1174 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1174 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1174 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1174 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1174 = out_rivalid_1_1070 & out_rimask_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1174 = out_roready_1_1070 & out_romask_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1174 = out_wivalid_1_1070 & out_wimask_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1174 = out_woready_1_1070 & out_womask_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1012 = {programBufferMem_27, out_prepend_1011};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1175 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1175 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1175 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1175 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1175 = out_rivalid_1_1071 & out_rimask_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1175 = out_roready_1_1071 & out_romask_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1175 = out_wivalid_1_1071 & out_wimask_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1071;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1175 = out_woready_1_1071 & out_womask_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1013 = {programBufferMem_28, out_prepend_1012};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1176 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1176 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1176 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1176 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1176 = out_rivalid_1_1072 & out_rimask_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1176 = out_roready_1_1072 & out_romask_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1176 = out_wivalid_1_1072 & out_wimask_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1176 = out_woready_1_1072 & out_womask_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1014 = {programBufferMem_29, out_prepend_1013};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1177 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1177 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1177 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1177 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1177 = out_rivalid_1_1073 & out_rimask_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1177 = out_roready_1_1073 & out_romask_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1177 = out_wivalid_1_1073 & out_wimask_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1177 = out_woready_1_1073 & out_womask_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1015 = {programBufferMem_30, out_prepend_1014};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1178 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1178 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1178 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1178 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1178 = out_rivalid_1_1074 & out_rimask_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1178 = out_roready_1_1074 & out_romask_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1178 = out_wivalid_1_1074 & out_wimask_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1178 = out_woready_1_1074 & out_womask_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1016 = {programBufferMem_31, out_prepend_1015};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1179 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1179 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1179 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1179 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1179 = out_rivalid_1_1075 & out_rimask_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1179 = out_roready_1_1075 & out_romask_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1179 = out_wivalid_1_1075 & out_wimask_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1075;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1179 = out_woready_1_1075 & out_womask_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1180 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1180 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1180 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1180 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1180 = out_rivalid_1_1076 & out_rimask_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1180 = out_roready_1_1076 & out_romask_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1180 = out_wivalid_1_1076 & out_wimask_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1180 = out_woready_1_1076 & out_womask_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1017 = {hi_66, flags_0_go, hi_65, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1181 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1181 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1181 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1181 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1181 = out_rivalid_1_1077 & out_rimask_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1181 = out_roready_1_1077 & out_romask_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1181 = out_wivalid_1_1077 & out_wimask_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1077;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1181 = out_woready_1_1077 & out_womask_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1018 = {hi_67, flags_0_go, out_prepend_1017};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1182 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1182 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1182 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1182 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1182 = out_rivalid_1_1078 & out_rimask_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1182 = out_roready_1_1078 & out_romask_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1182 = out_wivalid_1_1078 & out_wimask_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1182 = out_woready_1_1078 & out_womask_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1019 = {hi_68, flags_0_go, out_prepend_1018};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1183 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1183 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1183 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1183 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1183 = out_rivalid_1_1079 & out_rimask_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1183 = out_roready_1_1079 & out_romask_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1183 = out_wivalid_1_1079 & out_wimask_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1079;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1183 = out_woready_1_1079 & out_womask_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1020 = {hi_69, flags_0_go, out_prepend_1019};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1184 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1184 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1184 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1184 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1184 = out_rivalid_1_1080 & out_rimask_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1184 = out_roready_1_1080 & out_romask_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1184 = out_wivalid_1_1080 & out_wimask_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1184 = out_woready_1_1080 & out_womask_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1021 = {hi_70, flags_0_go, out_prepend_1020};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1185 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1185 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1185 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1185 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1185 = out_rivalid_1_1081 & out_rimask_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1185 = out_roready_1_1081 & out_romask_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1185 = out_wivalid_1_1081 & out_wimask_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1081;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1185 = out_woready_1_1081 & out_womask_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1022 = {hi_71, flags_0_go, out_prepend_1021};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1186 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1186 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1186 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1186 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1186 = out_rivalid_1_1082 & out_rimask_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1186 = out_roready_1_1082 & out_romask_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1186 = out_wivalid_1_1082 & out_wimask_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1186 = out_woready_1_1082 & out_womask_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1023 = {hi_72, flags_0_go, out_prepend_1022};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1187 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1187 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1187 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1187 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1187 = out_rivalid_1_1083 & out_rimask_1187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1187 = out_roready_1_1083 & out_romask_1187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1187 = out_wivalid_1_1083 & out_wimask_1187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1083;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1187 = out_woready_1_1083 & out_womask_1187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1188 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1188 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1188 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1188 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1188 = out_rivalid_1_1084 & out_rimask_1188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1188 = out_roready_1_1084 & out_romask_1188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1188 = out_wivalid_1_1084 & out_wimask_1188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1188 = out_woready_1_1084 & out_womask_1188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1024 = {hi_538, flags_0_go, hi_537, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1189 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1189 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1189 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1189 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1189 = out_rivalid_1_1085 & out_rimask_1189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1189 = out_roready_1_1085 & out_romask_1189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1189 = out_wivalid_1_1085 & out_wimask_1189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1085;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1189 = out_woready_1_1085 & out_womask_1189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1025 = {hi_539, flags_0_go, out_prepend_1024};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1190 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1190 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1190 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1190 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1190 = out_rivalid_1_1086 & out_rimask_1190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1190 = out_roready_1_1086 & out_romask_1190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1190 = out_wivalid_1_1086 & out_wimask_1190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1190 = out_woready_1_1086 & out_womask_1190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1026 = {hi_540, flags_0_go, out_prepend_1025};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1191 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1191 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1191 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1191 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1191 = out_rivalid_1_1087 & out_rimask_1191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1191 = out_roready_1_1087 & out_romask_1191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1191 = out_wivalid_1_1087 & out_wimask_1191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1087;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1191 = out_woready_1_1087 & out_womask_1191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1027 = {hi_541, flags_0_go, out_prepend_1026};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1192 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1192 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1192 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1192 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1192 = out_rivalid_1_1088 & out_rimask_1192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1192 = out_roready_1_1088 & out_romask_1192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1192 = out_wivalid_1_1088 & out_wimask_1192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1192 = out_woready_1_1088 & out_womask_1192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1028 = {hi_542, flags_0_go, out_prepend_1027};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1193 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1193 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1193 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1193 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1193 = out_rivalid_1_1089 & out_rimask_1193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1193 = out_roready_1_1089 & out_romask_1193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1193 = out_wivalid_1_1089 & out_wimask_1193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1089;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1193 = out_woready_1_1089 & out_womask_1193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1029 = {hi_543, flags_0_go, out_prepend_1028};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1194 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1194 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1194 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1194 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1194 = out_rivalid_1_1090 & out_rimask_1194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1194 = out_roready_1_1090 & out_romask_1194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1194 = out_wivalid_1_1090 & out_wimask_1194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1194 = out_woready_1_1090 & out_womask_1194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1030 = {hi_544, flags_0_go, out_prepend_1029};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1195 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1195 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1195 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1195 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1195 = out_rivalid_1_1091 & out_rimask_1195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1195 = out_roready_1_1091 & out_romask_1195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1195 = out_wivalid_1_1091 & out_wimask_1195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1091;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1195 = out_woready_1_1091 & out_womask_1195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1196 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1196 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1196 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1196 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1196 = out_rivalid_1_1092 & out_rimask_1196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1196 = out_roready_1_1092 & out_romask_1196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1196 = out_wivalid_1_1092 & out_wimask_1196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1196 = out_woready_1_1092 & out_womask_1196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1031 = {hi_890, flags_0_go, hi_889, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1197 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1197 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1197 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1197 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1197 = out_rivalid_1_1093 & out_rimask_1197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1197 = out_roready_1_1093 & out_romask_1197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1197 = out_wivalid_1_1093 & out_wimask_1197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1093;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1197 = out_woready_1_1093 & out_womask_1197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1032 = {hi_891, flags_0_go, out_prepend_1031};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1198 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1198 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1198 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1198 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1198 = out_rivalid_1_1094 & out_rimask_1198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1198 = out_roready_1_1094 & out_romask_1198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1198 = out_wivalid_1_1094 & out_wimask_1198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1198 = out_woready_1_1094 & out_womask_1198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1033 = {hi_892, flags_0_go, out_prepend_1032};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1199 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1199 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1199 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1199 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1199 = out_rivalid_1_1095 & out_rimask_1199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1199 = out_roready_1_1095 & out_romask_1199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1199 = out_wivalid_1_1095 & out_wimask_1199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1095;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1199 = out_woready_1_1095 & out_womask_1199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1034 = {hi_893, flags_0_go, out_prepend_1033};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1200 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1200 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1200 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1200 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1200 = out_rivalid_1_1096 & out_rimask_1200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1200 = out_roready_1_1096 & out_romask_1200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1200 = out_wivalid_1_1096 & out_wimask_1200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1200 = out_woready_1_1096 & out_womask_1200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1035 = {hi_894, flags_0_go, out_prepend_1034};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1201 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1201 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1201 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1201 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1201 = out_rivalid_1_1097 & out_rimask_1201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1201 = out_roready_1_1097 & out_romask_1201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1201 = out_wivalid_1_1097 & out_wimask_1201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1097;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1201 = out_woready_1_1097 & out_womask_1201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1036 = {hi_895, flags_0_go, out_prepend_1035};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1202 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1202 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1202 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1202 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1202 = out_rivalid_1_1098 & out_rimask_1202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1202 = out_roready_1_1098 & out_romask_1202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1202 = out_wivalid_1_1098 & out_wimask_1202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1202 = out_woready_1_1098 & out_womask_1202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1037 = {hi_896, flags_0_go, out_prepend_1036};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1203 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1203 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1203 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1203 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1203 = out_rivalid_1_1099 & out_rimask_1203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1203 = out_roready_1_1099 & out_romask_1203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1203 = out_wivalid_1_1099 & out_wimask_1203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1099;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1203 = out_woready_1_1099 & out_womask_1203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1204 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1204 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1204 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1204 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1204 = out_rivalid_1_1100 & out_rimask_1204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1204 = out_roready_1_1100 & out_romask_1204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1204 = out_wivalid_1_1100 & out_wimask_1204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1204 = out_woready_1_1100 & out_womask_1204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1038 = {hi_914, flags_0_go, hi_913, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1205 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1205 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1205 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1205 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1205 = out_rivalid_1_1101 & out_rimask_1205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1205 = out_roready_1_1101 & out_romask_1205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1205 = out_wivalid_1_1101 & out_wimask_1205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1205 = out_woready_1_1101 & out_womask_1205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1039 = {hi_915, flags_0_go, out_prepend_1038};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1206 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1206 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1206 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1206 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1206 = out_rivalid_1_1102 & out_rimask_1206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1206 = out_roready_1_1102 & out_romask_1206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1206 = out_wivalid_1_1102 & out_wimask_1206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1206 = out_woready_1_1102 & out_womask_1206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1040 = {hi_916, flags_0_go, out_prepend_1039};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1207 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1207 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1207 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1207 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1207 = out_rivalid_1_1103 & out_rimask_1207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1207 = out_roready_1_1103 & out_romask_1207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1207 = out_wivalid_1_1103 & out_wimask_1207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1207 = out_woready_1_1103 & out_womask_1207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1041 = {hi_917, flags_0_go, out_prepend_1040};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1208 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1208 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1208 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1208 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1208 = out_rivalid_1_1104 & out_rimask_1208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1208 = out_roready_1_1104 & out_romask_1208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1208 = out_wivalid_1_1104 & out_wimask_1208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1208 = out_woready_1_1104 & out_womask_1208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1042 = {hi_918, flags_0_go, out_prepend_1041};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1209 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1209 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1209 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1209 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1209 = out_rivalid_1_1105 & out_rimask_1209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1209 = out_roready_1_1105 & out_romask_1209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1209 = out_wivalid_1_1105 & out_wimask_1209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1209 = out_woready_1_1105 & out_womask_1209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1043 = {hi_919, flags_0_go, out_prepend_1042};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1210 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1210 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1210 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1210 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1210 = out_rivalid_1_1106 & out_rimask_1210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1210 = out_roready_1_1106 & out_romask_1210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1210 = out_wivalid_1_1106 & out_wimask_1210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1210 = out_woready_1_1106 & out_womask_1210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1044 = {hi_920, flags_0_go, out_prepend_1043};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1211 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1211 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1211 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1211 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1211 = out_rivalid_1_1107 & out_rimask_1211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1211 = out_roready_1_1107 & out_romask_1211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1211 = out_wivalid_1_1107 & out_wimask_1211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1211 = out_woready_1_1107 & out_womask_1211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1212 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1212 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1212 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1212 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1212 = out_rivalid_1_1108 & out_rimask_1212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1212 = out_roready_1_1108 & out_romask_1212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1212 = out_wivalid_1_1108 & out_wimask_1212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1212 = out_woready_1_1108 & out_womask_1212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1045 = {hi_26, flags_0_go, hi_25, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1213 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1213 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1213 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1213 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1213 = out_rivalid_1_1109 & out_rimask_1213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1213 = out_roready_1_1109 & out_romask_1213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1213 = out_wivalid_1_1109 & out_wimask_1213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1213 = out_woready_1_1109 & out_womask_1213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1046 = {hi_27, flags_0_go, out_prepend_1045};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1214 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1214 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1214 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1214 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1214 = out_rivalid_1_1110 & out_rimask_1214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1214 = out_roready_1_1110 & out_romask_1214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1214 = out_wivalid_1_1110 & out_wimask_1214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1214 = out_woready_1_1110 & out_womask_1214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1047 = {hi_28, flags_0_go, out_prepend_1046};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1215 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1215 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1215 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1215 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1215 = out_rivalid_1_1111 & out_rimask_1215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1215 = out_roready_1_1111 & out_romask_1215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1215 = out_wivalid_1_1111 & out_wimask_1215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1215 = out_woready_1_1111 & out_womask_1215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1048 = {hi_29, flags_0_go, out_prepend_1047};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1216 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1216 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1216 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1216 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1216 = out_rivalid_1_1112 & out_rimask_1216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1216 = out_roready_1_1112 & out_romask_1216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1216 = out_wivalid_1_1112 & out_wimask_1216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1216 = out_woready_1_1112 & out_womask_1216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1049 = {hi_30, flags_0_go, out_prepend_1048};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1217 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1217 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1217 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1217 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1217 = out_rivalid_1_1113 & out_rimask_1217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1217 = out_roready_1_1113 & out_romask_1217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1217 = out_wivalid_1_1113 & out_wimask_1217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1217 = out_woready_1_1113 & out_womask_1217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1050 = {hi_31, flags_0_go, out_prepend_1049};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1218 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1218 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1218 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1218 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1218 = out_rivalid_1_1114 & out_rimask_1218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1218 = out_roready_1_1114 & out_romask_1218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1218 = out_wivalid_1_1114 & out_wimask_1218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1218 = out_woready_1_1114 & out_womask_1218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1051 = {hi_32, flags_0_go, out_prepend_1050};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1219 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1219 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1219 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1219 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1219 = out_rivalid_1_1115 & out_rimask_1219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1219 = out_roready_1_1115 & out_romask_1219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1219 = out_wivalid_1_1115 & out_wimask_1219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1219 = out_woready_1_1115 & out_womask_1219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1220 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1220 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1220 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1220 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1220 = out_rivalid_1_1116 & out_rimask_1220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1220 = out_roready_1_1116 & out_romask_1220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1220 = out_wivalid_1_1116 & out_wimask_1220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1220 = out_woready_1_1116 & out_womask_1220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1052 = {hi_402, flags_0_go, hi_401, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1221 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1221 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1221 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1221 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1221 = out_rivalid_1_1117 & out_rimask_1221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1221 = out_roready_1_1117 & out_romask_1221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1221 = out_wivalid_1_1117 & out_wimask_1221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1221 = out_woready_1_1117 & out_womask_1221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1053 = {hi_403, flags_0_go, out_prepend_1052};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1222 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1222 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1222 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1222 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1222 = out_rivalid_1_1118 & out_rimask_1222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1222 = out_roready_1_1118 & out_romask_1222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1222 = out_wivalid_1_1118 & out_wimask_1222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1222 = out_woready_1_1118 & out_womask_1222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1054 = {hi_404, flags_0_go, out_prepend_1053};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1223 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1223 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1223 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1223 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1223 = out_rivalid_1_1119 & out_rimask_1223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1223 = out_roready_1_1119 & out_romask_1223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1223 = out_wivalid_1_1119 & out_wimask_1223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1223 = out_woready_1_1119 & out_womask_1223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1055 = {hi_405, flags_0_go, out_prepend_1054};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1224 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1224 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1224 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1224 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1224 = out_rivalid_1_1120 & out_rimask_1224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1224 = out_roready_1_1120 & out_romask_1224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1224 = out_wivalid_1_1120 & out_wimask_1224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1224 = out_woready_1_1120 & out_womask_1224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1056 = {hi_406, flags_0_go, out_prepend_1055};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1225 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1225 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1225 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1225 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1225 = out_rivalid_1_1121 & out_rimask_1225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1225 = out_roready_1_1121 & out_romask_1225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1225 = out_wivalid_1_1121 & out_wimask_1225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1225 = out_woready_1_1121 & out_womask_1225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1057 = {hi_407, flags_0_go, out_prepend_1056};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1226 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1226 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1226 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1226 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1226 = out_rivalid_1_1122 & out_rimask_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1226 = out_roready_1_1122 & out_romask_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1226 = out_wivalid_1_1122 & out_wimask_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1226 = out_woready_1_1122 & out_womask_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1058 = {hi_408, flags_0_go, out_prepend_1057};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1227 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1227 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1227 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1227 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1227 = out_rivalid_1_1123 & out_rimask_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1227 = out_roready_1_1123 & out_romask_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1227 = out_wivalid_1_1123 & out_wimask_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1227 = out_woready_1_1123 & out_womask_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1228 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1228 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1228 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1228 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1228 = out_rivalid_1_1124 & out_rimask_1228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1228 = out_roready_1_1124 & out_romask_1228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1228 = out_wivalid_1_1124 & out_wimask_1228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1228 = out_woready_1_1124 & out_womask_1228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1059 = {hi_282, flags_0_go, hi_281, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1229 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1229 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1229 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1229 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1229 = out_rivalid_1_1125 & out_rimask_1229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1229 = out_roready_1_1125 & out_romask_1229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1229 = out_wivalid_1_1125 & out_wimask_1229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1229 = out_woready_1_1125 & out_womask_1229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1060 = {hi_283, flags_0_go, out_prepend_1059};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1230 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1230 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1230 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1230 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1230 = out_rivalid_1_1126 & out_rimask_1230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1230 = out_roready_1_1126 & out_romask_1230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1230 = out_wivalid_1_1126 & out_wimask_1230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1230 = out_woready_1_1126 & out_womask_1230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1061 = {hi_284, flags_0_go, out_prepend_1060};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1231 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1231 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1231 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1231 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1231 = out_rivalid_1_1127 & out_rimask_1231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1231 = out_roready_1_1127 & out_romask_1231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1231 = out_wivalid_1_1127 & out_wimask_1231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1231 = out_woready_1_1127 & out_womask_1231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1062 = {hi_285, flags_0_go, out_prepend_1061};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1232 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1232 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1232 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1232 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1232 = out_rivalid_1_1128 & out_rimask_1232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1232 = out_roready_1_1128 & out_romask_1232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1232 = out_wivalid_1_1128 & out_wimask_1232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1232 = out_woready_1_1128 & out_womask_1232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1063 = {hi_286, flags_0_go, out_prepend_1062};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1233 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1233 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1233 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1233 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1233 = out_rivalid_1_1129 & out_rimask_1233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1233 = out_roready_1_1129 & out_romask_1233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1233 = out_wivalid_1_1129 & out_wimask_1233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1233 = out_woready_1_1129 & out_womask_1233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1064 = {hi_287, flags_0_go, out_prepend_1063};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1234 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1234 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1234 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1234 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1234 = out_rivalid_1_1130 & out_rimask_1234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1234 = out_roready_1_1130 & out_romask_1234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1234 = out_wivalid_1_1130 & out_wimask_1234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1234 = out_woready_1_1130 & out_womask_1234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1065 = {hi_288, flags_0_go, out_prepend_1064};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1235 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1235 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1235 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1235 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1235 = out_rivalid_1_1131 & out_rimask_1235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1235 = out_roready_1_1131 & out_romask_1235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1235 = out_wivalid_1_1131 & out_wimask_1235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1235 = out_woready_1_1131 & out_womask_1235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1236 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1236 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1236 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1236 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1236 = out_rivalid_1_1132 & out_rimask_1236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1236 = out_roready_1_1132 & out_romask_1236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1236 = out_wivalid_1_1132 & out_wimask_1236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1236 = out_woready_1_1132 & out_womask_1236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1066 = {hi_578, flags_0_go, hi_577, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1237 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1237 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1237 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1237 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1237 = out_rivalid_1_1133 & out_rimask_1237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1237 = out_roready_1_1133 & out_romask_1237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1237 = out_wivalid_1_1133 & out_wimask_1237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1237 = out_woready_1_1133 & out_womask_1237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1067 = {hi_579, flags_0_go, out_prepend_1066};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1238 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1238 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1238 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1238 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1238 = out_rivalid_1_1134 & out_rimask_1238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1238 = out_roready_1_1134 & out_romask_1238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1238 = out_wivalid_1_1134 & out_wimask_1238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1238 = out_woready_1_1134 & out_womask_1238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1068 = {hi_580, flags_0_go, out_prepend_1067};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1239 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1239 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1239 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1239 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1239 = out_rivalid_1_1135 & out_rimask_1239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1239 = out_roready_1_1135 & out_romask_1239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1239 = out_wivalid_1_1135 & out_wimask_1239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1239 = out_woready_1_1135 & out_womask_1239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1069 = {hi_581, flags_0_go, out_prepend_1068};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1240 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1240 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1240 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1240 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1240 = out_rivalid_1_1136 & out_rimask_1240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1240 = out_roready_1_1136 & out_romask_1240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1240 = out_wivalid_1_1136 & out_wimask_1240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1240 = out_woready_1_1136 & out_womask_1240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1070 = {hi_582, flags_0_go, out_prepend_1069};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1241 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1241 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1241 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1241 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1241 = out_rivalid_1_1137 & out_rimask_1241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1241 = out_roready_1_1137 & out_romask_1241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1241 = out_wivalid_1_1137 & out_wimask_1241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1241 = out_woready_1_1137 & out_womask_1241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1071 = {hi_583, flags_0_go, out_prepend_1070};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1242 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1242 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1242 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1242 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1242 = out_rivalid_1_1138 & out_rimask_1242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1242 = out_roready_1_1138 & out_romask_1242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1242 = out_wivalid_1_1138 & out_wimask_1242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1242 = out_woready_1_1138 & out_womask_1242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1072 = {hi_584, flags_0_go, out_prepend_1071};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1243 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1243 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1243 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1243 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1243 = out_rivalid_1_1139 & out_rimask_1243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1243 = out_roready_1_1139 & out_romask_1243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1243 = out_wivalid_1_1139 & out_wimask_1243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1243 = out_woready_1_1139 & out_womask_1243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1244 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1244 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1244 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1244 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1244 = out_rivalid_1_1140 & out_rimask_1244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1244 = out_roready_1_1140 & out_romask_1244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1244 = out_wivalid_1_1140 & out_wimask_1244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1244 = out_woready_1_1140 & out_womask_1244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1245 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1245 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1245 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1245 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1245 = out_rivalid_1_1141 & out_rimask_1245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1245 = out_roready_1_1141 & out_romask_1245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1245 = out_wivalid_1_1141 & out_wimask_1245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1245 = out_woready_1_1141 & out_womask_1245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1074 = {programBufferMem_58, out_prepend_1073};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1246 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1246 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1246 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1246 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1246 = out_rivalid_1_1142 & out_rimask_1246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1246 = out_roready_1_1142 & out_romask_1246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1246 = out_wivalid_1_1142 & out_wimask_1246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1246 = out_woready_1_1142 & out_womask_1246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1075 = {programBufferMem_59, out_prepend_1074};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1247 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1247 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1247 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1247 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1247 = out_rivalid_1_1143 & out_rimask_1247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1247 = out_roready_1_1143 & out_romask_1247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1247 = out_wivalid_1_1143 & out_wimask_1247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1247 = out_woready_1_1143 & out_womask_1247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1076 = {programBufferMem_60, out_prepend_1075};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1248 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1248 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1248 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1248 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1248 = out_rivalid_1_1144 & out_rimask_1248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1248 = out_roready_1_1144 & out_romask_1248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1248 = out_wivalid_1_1144 & out_wimask_1248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1248 = out_woready_1_1144 & out_womask_1248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1077 = {programBufferMem_61, out_prepend_1076};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1249 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1249 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1249 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1249 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1249 = out_rivalid_1_1145 & out_rimask_1249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1249 = out_roready_1_1145 & out_romask_1249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1249 = out_wivalid_1_1145 & out_wimask_1249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1249 = out_woready_1_1145 & out_womask_1249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1078 = {programBufferMem_62, out_prepend_1077};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1250 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1250 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1250 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1250 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1250 = out_rivalid_1_1146 & out_rimask_1250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1250 = out_roready_1_1146 & out_romask_1250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1250 = out_wivalid_1_1146 & out_wimask_1250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1250 = out_woready_1_1146 & out_womask_1250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1079 = {programBufferMem_63, out_prepend_1078};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1251 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1251 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1251 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1251 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1251 = out_rivalid_1_1147 & out_rimask_1251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1251 = out_roready_1_1147 & out_romask_1251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1251 = out_wivalid_1_1147 & out_wimask_1251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1251 = out_woready_1_1147 & out_womask_1251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1252 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1252 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1252 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1252 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1252 = out_rivalid_1_1148 & out_rimask_1252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1252 = out_roready_1_1148 & out_romask_1252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1252 = out_wivalid_1_1148 & out_wimask_1252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1252 = out_woready_1_1148 & out_womask_1252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1080 = {hi_698, flags_0_go, hi_697, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1253 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1253 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1253 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1253 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1253 = out_rivalid_1_1149 & out_rimask_1253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1253 = out_roready_1_1149 & out_romask_1253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1253 = out_wivalid_1_1149 & out_wimask_1253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1253 = out_woready_1_1149 & out_womask_1253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1081 = {hi_699, flags_0_go, out_prepend_1080};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1254 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1254 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1254 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1254 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1254 = out_rivalid_1_1150 & out_rimask_1254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1254 = out_roready_1_1150 & out_romask_1254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1254 = out_wivalid_1_1150 & out_wimask_1254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1254 = out_woready_1_1150 & out_womask_1254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1082 = {hi_700, flags_0_go, out_prepend_1081};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1255 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1255 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1255 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1255 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1255 = out_rivalid_1_1151 & out_rimask_1255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1255 = out_roready_1_1151 & out_romask_1255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1255 = out_wivalid_1_1151 & out_wimask_1255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1255 = out_woready_1_1151 & out_womask_1255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1083 = {hi_701, flags_0_go, out_prepend_1082};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1256 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1256 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1256 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1256 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1256 = out_rivalid_1_1152 & out_rimask_1256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1256 = out_roready_1_1152 & out_romask_1256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1256 = out_wivalid_1_1152 & out_wimask_1256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1256 = out_woready_1_1152 & out_womask_1256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1084 = {hi_702, flags_0_go, out_prepend_1083};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1257 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1257 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1257 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1257 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1257 = out_rivalid_1_1153 & out_rimask_1257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1257 = out_roready_1_1153 & out_romask_1257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1257 = out_wivalid_1_1153 & out_wimask_1257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1257 = out_woready_1_1153 & out_womask_1257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1085 = {hi_703, flags_0_go, out_prepend_1084};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1258 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1258 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1258 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1258 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1258 = out_rivalid_1_1154 & out_rimask_1258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1258 = out_roready_1_1154 & out_romask_1258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1258 = out_wivalid_1_1154 & out_wimask_1258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1258 = out_woready_1_1154 & out_womask_1258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1086 = {hi_704, flags_0_go, out_prepend_1085};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1259 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1259 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1259 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1259 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1259 = out_rivalid_1_1155 & out_rimask_1259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1259 = out_roready_1_1155 & out_romask_1259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1259 = out_wivalid_1_1155 & out_wimask_1259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1259 = out_woready_1_1155 & out_womask_1259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1260 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1260 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1260 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1260 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1260 = out_rivalid_1_1156 & out_rimask_1260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1260 = out_roready_1_1156 & out_romask_1260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1260 = out_wivalid_1_1156 & out_wimask_1260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1260 = out_woready_1_1156 & out_womask_1260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1087 = {hi_754, flags_0_go, hi_753, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1261 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1261 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1261 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1261 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1261 = out_rivalid_1_1157 & out_rimask_1261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1261 = out_roready_1_1157 & out_romask_1261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1261 = out_wivalid_1_1157 & out_wimask_1261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1261 = out_woready_1_1157 & out_womask_1261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1088 = {hi_755, flags_0_go, out_prepend_1087};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1262 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1262 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1262 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1262 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1262 = out_rivalid_1_1158 & out_rimask_1262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1262 = out_roready_1_1158 & out_romask_1262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1262 = out_wivalid_1_1158 & out_wimask_1262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1262 = out_woready_1_1158 & out_womask_1262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1089 = {hi_756, flags_0_go, out_prepend_1088};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1263 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1263 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1263 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1263 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1263 = out_rivalid_1_1159 & out_rimask_1263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1263 = out_roready_1_1159 & out_romask_1263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1263 = out_wivalid_1_1159 & out_wimask_1263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1263 = out_woready_1_1159 & out_womask_1263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1090 = {hi_757, flags_0_go, out_prepend_1089};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1264 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1264 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1264 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1264 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1264 = out_rivalid_1_1160 & out_rimask_1264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1264 = out_roready_1_1160 & out_romask_1264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1264 = out_wivalid_1_1160 & out_wimask_1264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1264 = out_woready_1_1160 & out_womask_1264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1091 = {hi_758, flags_0_go, out_prepend_1090};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1265 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1265 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1265 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1265 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1265 = out_rivalid_1_1161 & out_rimask_1265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1265 = out_roready_1_1161 & out_romask_1265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1265 = out_wivalid_1_1161 & out_wimask_1265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1265 = out_woready_1_1161 & out_womask_1265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1092 = {hi_759, flags_0_go, out_prepend_1091};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1266 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1266 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1266 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1266 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1266 = out_rivalid_1_1162 & out_rimask_1266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1266 = out_roready_1_1162 & out_romask_1266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1266 = out_wivalid_1_1162 & out_wimask_1266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1266 = out_woready_1_1162 & out_womask_1266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1093 = {hi_760, flags_0_go, out_prepend_1092};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1267 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1267 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1267 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1267 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1267 = out_rivalid_1_1163 & out_rimask_1267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1267 = out_roready_1_1163 & out_romask_1267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1267 = out_wivalid_1_1163 & out_wimask_1267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1267 = out_woready_1_1163 & out_womask_1267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1268 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1268 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1268 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1268 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1268 = out_rivalid_1_1164 & out_rimask_1268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1268 = out_roready_1_1164 & out_romask_1268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1268 = out_wivalid_1_1164 & out_wimask_1268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1268 = out_woready_1_1164 & out_womask_1268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1094 = {hi_834, flags_0_go, hi_833, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1269 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1269 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1269 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1269 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1269 = out_rivalid_1_1165 & out_rimask_1269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1269 = out_roready_1_1165 & out_romask_1269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1269 = out_wivalid_1_1165 & out_wimask_1269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1269 = out_woready_1_1165 & out_womask_1269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1095 = {hi_835, flags_0_go, out_prepend_1094};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1270 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1270 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1270 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1270 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1270 = out_rivalid_1_1166 & out_rimask_1270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1270 = out_roready_1_1166 & out_romask_1270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1270 = out_wivalid_1_1166 & out_wimask_1270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1270 = out_woready_1_1166 & out_womask_1270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1096 = {hi_836, flags_0_go, out_prepend_1095};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1271 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1271 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1271 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1271 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1271 = out_rivalid_1_1167 & out_rimask_1271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1271 = out_roready_1_1167 & out_romask_1271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1271 = out_wivalid_1_1167 & out_wimask_1271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1271 = out_woready_1_1167 & out_womask_1271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1097 = {hi_837, flags_0_go, out_prepend_1096};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1272 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1272 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1272 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1272 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1272 = out_rivalid_1_1168 & out_rimask_1272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1272 = out_roready_1_1168 & out_romask_1272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1272 = out_wivalid_1_1168 & out_wimask_1272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1272 = out_woready_1_1168 & out_womask_1272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1098 = {hi_838, flags_0_go, out_prepend_1097};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1273 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1273 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1273 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1273 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1273 = out_rivalid_1_1169 & out_rimask_1273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1273 = out_roready_1_1169 & out_romask_1273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1273 = out_wivalid_1_1169 & out_wimask_1273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1273 = out_woready_1_1169 & out_womask_1273;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1099 = {hi_839, flags_0_go, out_prepend_1098};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1274 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1274 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1274 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1274 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1274 = out_rivalid_1_1170 & out_rimask_1274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1274 = out_roready_1_1170 & out_romask_1274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1274 = out_wivalid_1_1170 & out_wimask_1274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1274 = out_woready_1_1170 & out_womask_1274;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1100 = {hi_840, flags_0_go, out_prepend_1099};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1275 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1275 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1275 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1275 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1275 = out_rivalid_1_1171 & out_rimask_1275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1275 = out_roready_1_1171 & out_romask_1275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1275 = out_wivalid_1_1171 & out_wimask_1275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1275 = out_woready_1_1171 & out_womask_1275;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1276 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1276 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1276 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1276 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1276 = out_rivalid_1_1172 & out_rimask_1276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1276 = out_roready_1_1172 & out_romask_1276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1276 = out_wivalid_1_1172 & out_wimask_1276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1276 = out_woready_1_1172 & out_womask_1276;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1101 = {hi_1010, flags_0_go, hi_1009, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1277 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1277 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1277 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1277 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1277 = out_rivalid_1_1173 & out_rimask_1277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1277 = out_roready_1_1173 & out_romask_1277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1277 = out_wivalid_1_1173 & out_wimask_1277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1277 = out_woready_1_1173 & out_womask_1277;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1102 = {hi_1011, flags_0_go, out_prepend_1101};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1278 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1278 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1278 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1278 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1278 = out_rivalid_1_1174 & out_rimask_1278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1278 = out_roready_1_1174 & out_romask_1278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1278 = out_wivalid_1_1174 & out_wimask_1278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1278 = out_woready_1_1174 & out_womask_1278;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1103 = {hi_1012, flags_0_go, out_prepend_1102};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1279 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1279 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1279 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1279 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1279 = out_rivalid_1_1175 & out_rimask_1279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1279 = out_roready_1_1175 & out_romask_1279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1279 = out_wivalid_1_1175 & out_wimask_1279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1279 = out_woready_1_1175 & out_womask_1279;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1104 = {hi_1013, flags_0_go, out_prepend_1103};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1280 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1280 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1280 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1280 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1280 = out_rivalid_1_1176 & out_rimask_1280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1280 = out_roready_1_1176 & out_romask_1280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1280 = out_wivalid_1_1176 & out_wimask_1280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1280 = out_woready_1_1176 & out_womask_1280;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1105 = {hi_1014, flags_0_go, out_prepend_1104};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1281 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1281 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1281 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1281 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1281 = out_rivalid_1_1177 & out_rimask_1281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1281 = out_roready_1_1177 & out_romask_1281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1281 = out_wivalid_1_1177 & out_wimask_1281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1281 = out_woready_1_1177 & out_womask_1281;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1106 = {hi_1015, flags_0_go, out_prepend_1105};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1282 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1282 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1282 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1282 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1282 = out_rivalid_1_1178 & out_rimask_1282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1282 = out_roready_1_1178 & out_romask_1282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1282 = out_wivalid_1_1178 & out_wimask_1282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1282 = out_woready_1_1178 & out_womask_1282;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1107 = {hi_1016, flags_0_go, out_prepend_1106};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1283 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1283 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1283 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1283 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1283 = out_rivalid_1_1179 & out_rimask_1283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1283 = out_roready_1_1179 & out_romask_1283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1283 = out_wivalid_1_1179 & out_wimask_1283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1283 = out_woready_1_1179 & out_womask_1283;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1284 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1284 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1284 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1284 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1284 = out_rivalid_1_1180 & out_rimask_1284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1284 = out_roready_1_1180 & out_romask_1284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1284 = out_wivalid_1_1180 & out_wimask_1284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1284 = out_woready_1_1180 & out_womask_1284;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]        out_prepend_1108 = {hi_794, flags_0_go, hi_793, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1285 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1285 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1285 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1285 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1285 = out_rivalid_1_1181 & out_rimask_1285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1285 = out_roready_1_1181 & out_romask_1285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1285 = out_wivalid_1_1181 & out_wimask_1285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1285 = out_woready_1_1181 & out_womask_1285;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]        out_prepend_1109 = {hi_795, flags_0_go, out_prepend_1108};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1286 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1286 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1286 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1286 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1286 = out_rivalid_1_1182 & out_rimask_1286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1286 = out_roready_1_1182 & out_romask_1286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1286 = out_wivalid_1_1182 & out_wimask_1286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1286 = out_woready_1_1182 & out_womask_1286;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]        out_prepend_1110 = {hi_796, flags_0_go, out_prepend_1109};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1287 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1287 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1287 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1287 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1287 = out_rivalid_1_1183 & out_rimask_1287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1287 = out_roready_1_1183 & out_romask_1287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1287 = out_wivalid_1_1183 & out_wimask_1287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1287 = out_woready_1_1183 & out_womask_1287;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]        out_prepend_1111 = {hi_797, flags_0_go, out_prepend_1110};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1288 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1288 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1288 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1288 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1288 = out_rivalid_1_1184 & out_rimask_1288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1288 = out_roready_1_1184 & out_romask_1288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1288 = out_wivalid_1_1184 & out_wimask_1288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1288 = out_woready_1_1184 & out_womask_1288;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]        out_prepend_1112 = {hi_798, flags_0_go, out_prepend_1111};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1289 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1289 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1289 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1289 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1289 = out_rivalid_1_1185 & out_rimask_1289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1289 = out_roready_1_1185 & out_romask_1289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1289 = out_wivalid_1_1185 & out_wimask_1289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1289 = out_woready_1_1185 & out_womask_1289;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]        out_prepend_1113 = {hi_799, flags_0_go, out_prepend_1112};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rimask_1290 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wimask_1290 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_romask_1290 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_womask_1290 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_rivalid_1_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_rivalid_1290 = out_rivalid_1_1186 & out_rimask_1290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_roready_1_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_roready_1290 = out_roready_1_1186 & out_romask_1290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_wivalid_1_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_wivalid_1290 = out_wivalid_1_1186 & out_wimask_1290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_woready_1_1186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_f_woready_1290 = out_woready_1_1186 & out_womask_1290;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]        out_prepend_1114 = {hi_800, flags_0_go, out_prepend_1113};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1695:60, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_iindex_lo_lo = out_front_1_bits_index[1:0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_oindex_lo_lo = out_front_1_bits_index[1:0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_iindex_lo_hi = out_front_1_bits_index[3:2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_oindex_lo_hi = out_front_1_bits_index[3:2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]         out_iindex_lo_1 = {out_iindex_lo_hi, out_iindex_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_iindex_hi_lo = out_front_1_bits_index[5:4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_oindex_hi_lo = out_front_1_bits_index[5:4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_iindex_hi_hi_1 = out_front_1_bits_index[7:6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]         out_oindex_hi_hi_1 = out_front_1_bits_index[7:6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]         out_iindex_hi_1 = {out_iindex_hi_hi_1, out_iindex_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         out_iindex_1 = {out_iindex_hi_1, out_iindex_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]         out_oindex_lo_1 = {out_oindex_lo_hi, out_oindex_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]         out_oindex_hi_1 = {out_oindex_hi_hi_1, out_oindex_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]         out_oindex_1 = {out_oindex_hi_1, out_oindex_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_0_1 = out_iindex_1 == 8'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_1_1 = out_iindex_1 == 8'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_2_1 = out_iindex_1 == 8'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_3_1 = out_iindex_1 == 8'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_4_1 = out_iindex_1 == 8'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_5_1 = out_iindex_1 == 8'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_6_1 = out_iindex_1 == 8'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_7_1 = out_iindex_1 == 8'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_8_1 = out_iindex_1 == 8'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_9_1 = out_iindex_1 == 8'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_10_1 = out_iindex_1 == 8'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_11_1 = out_iindex_1 == 8'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_12_1 = out_iindex_1 == 8'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_13_1 = out_iindex_1 == 8'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_14_1 = out_iindex_1 == 8'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_15_1 = out_iindex_1 == 8'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_16_1 = out_iindex_1 == 8'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_17_1 = out_iindex_1 == 8'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_18_1 = out_iindex_1 == 8'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_19_1 = out_iindex_1 == 8'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_20_1 = out_iindex_1 == 8'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_21_1 = out_iindex_1 == 8'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_22_1 = out_iindex_1 == 8'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_23_1 = out_iindex_1 == 8'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_24_1 = out_iindex_1 == 8'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_25_1 = out_iindex_1 == 8'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_26_1 = out_iindex_1 == 8'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_27_1 = out_iindex_1 == 8'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_28_1 = out_iindex_1 == 8'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_29_1 = out_iindex_1 == 8'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_30_1 = out_iindex_1 == 8'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_31_1 = out_iindex_1 == 8'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_32 = out_iindex_1 == 8'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_33 = out_iindex_1 == 8'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_34 = out_iindex_1 == 8'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_35 = out_iindex_1 == 8'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_36 = out_iindex_1 == 8'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_37 = out_iindex_1 == 8'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_38 = out_iindex_1 == 8'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_39 = out_iindex_1 == 8'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_40 = out_iindex_1 == 8'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_41 = out_iindex_1 == 8'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_42 = out_iindex_1 == 8'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_43 = out_iindex_1 == 8'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_44 = out_iindex_1 == 8'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_45 = out_iindex_1 == 8'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_46 = out_iindex_1 == 8'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_47 = out_iindex_1 == 8'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_48 = out_iindex_1 == 8'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_49 = out_iindex_1 == 8'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_50 = out_iindex_1 == 8'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_51 = out_iindex_1 == 8'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_52 = out_iindex_1 == 8'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_53 = out_iindex_1 == 8'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_54 = out_iindex_1 == 8'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_55 = out_iindex_1 == 8'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_56 = out_iindex_1 == 8'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_57 = out_iindex_1 == 8'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_58 = out_iindex_1 == 8'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_59 = out_iindex_1 == 8'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_60 = out_iindex_1 == 8'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_61 = out_iindex_1 == 8'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_62 = out_iindex_1 == 8'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_63 = out_iindex_1 == 8'h3F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_64 = out_iindex_1 == 8'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_65 = out_iindex_1 == 8'h41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_66 = out_iindex_1 == 8'h42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_67 = out_iindex_1 == 8'h43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_68 = out_iindex_1 == 8'h44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_69 = out_iindex_1 == 8'h45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_70 = out_iindex_1 == 8'h46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_71 = out_iindex_1 == 8'h47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_72 = out_iindex_1 == 8'h48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_73 = out_iindex_1 == 8'h49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_74 = out_iindex_1 == 8'h4A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_75 = out_iindex_1 == 8'h4B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_76 = out_iindex_1 == 8'h4C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_77 = out_iindex_1 == 8'h4D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_78 = out_iindex_1 == 8'h4E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_79 = out_iindex_1 == 8'h4F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_80 = out_iindex_1 == 8'h50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_81 = out_iindex_1 == 8'h51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_82 = out_iindex_1 == 8'h52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_83 = out_iindex_1 == 8'h53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_84 = out_iindex_1 == 8'h54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_85 = out_iindex_1 == 8'h55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_86 = out_iindex_1 == 8'h56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_87 = out_iindex_1 == 8'h57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_88 = out_iindex_1 == 8'h58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_89 = out_iindex_1 == 8'h59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_90 = out_iindex_1 == 8'h5A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_91 = out_iindex_1 == 8'h5B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_92 = out_iindex_1 == 8'h5C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_93 = out_iindex_1 == 8'h5D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_94 = out_iindex_1 == 8'h5E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_95 = out_iindex_1 == 8'h5F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_96 = out_iindex_1 == 8'h60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_97 = out_iindex_1 == 8'h61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_98 = out_iindex_1 == 8'h62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_99 = out_iindex_1 == 8'h63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_100 = out_iindex_1 == 8'h64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_101 = out_iindex_1 == 8'h65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_102 = out_iindex_1 == 8'h66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_103 = out_iindex_1 == 8'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_104 = out_iindex_1 == 8'h68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_105 = out_iindex_1 == 8'h69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_106 = out_iindex_1 == 8'h6A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_107 = out_iindex_1 == 8'h6B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_108 = out_iindex_1 == 8'h6C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_109 = out_iindex_1 == 8'h6D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_110 = out_iindex_1 == 8'h6E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_111 = out_iindex_1 == 8'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_112 = out_iindex_1 == 8'h70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_113 = out_iindex_1 == 8'h71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_114 = out_iindex_1 == 8'h72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_115 = out_iindex_1 == 8'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_116 = out_iindex_1 == 8'h74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_117 = out_iindex_1 == 8'h75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_118 = out_iindex_1 == 8'h76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_119 = out_iindex_1 == 8'h77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_120 = out_iindex_1 == 8'h78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_121 = out_iindex_1 == 8'h79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_122 = out_iindex_1 == 8'h7A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_123 = out_iindex_1 == 8'h7B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_124 = out_iindex_1 == 8'h7C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_125 = out_iindex_1 == 8'h7D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_126 = out_iindex_1 == 8'h7E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_127 = out_iindex_1 == 8'h7F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_128 = out_iindex_1 == 8'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_129 = out_iindex_1 == 8'h81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_130 = out_iindex_1 == 8'h82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_131 = out_iindex_1 == 8'h83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_132 = out_iindex_1 == 8'h84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_133 = out_iindex_1 == 8'h85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_134 = out_iindex_1 == 8'h86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_135 = out_iindex_1 == 8'h87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_136 = out_iindex_1 == 8'h88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_137 = out_iindex_1 == 8'h89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_138 = out_iindex_1 == 8'h8A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_139 = out_iindex_1 == 8'h8B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_140 = out_iindex_1 == 8'h8C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_141 = out_iindex_1 == 8'h8D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_142 = out_iindex_1 == 8'h8E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_143 = out_iindex_1 == 8'h8F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_144 = out_iindex_1 == 8'h90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_145 = out_iindex_1 == 8'h91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_146 = out_iindex_1 == 8'h92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_147 = out_iindex_1 == 8'h93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_148 = out_iindex_1 == 8'h94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_149 = out_iindex_1 == 8'h95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_150 = out_iindex_1 == 8'h96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_151 = out_iindex_1 == 8'h97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_152 = out_iindex_1 == 8'h98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_153 = out_iindex_1 == 8'h99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_154 = out_iindex_1 == 8'h9A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_155 = out_iindex_1 == 8'h9B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_156 = out_iindex_1 == 8'h9C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_157 = out_iindex_1 == 8'h9D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_158 = out_iindex_1 == 8'h9E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_159 = out_iindex_1 == 8'h9F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_160 = out_iindex_1 == 8'hA0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_161 = out_iindex_1 == 8'hA1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_162 = out_iindex_1 == 8'hA2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_163 = out_iindex_1 == 8'hA3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_164 = out_iindex_1 == 8'hA4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_165 = out_iindex_1 == 8'hA5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_166 = out_iindex_1 == 8'hA6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_167 = out_iindex_1 == 8'hA7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_168 = out_iindex_1 == 8'hA8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_169 = out_iindex_1 == 8'hA9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_170 = out_iindex_1 == 8'hAA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_171 = out_iindex_1 == 8'hAB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_172 = out_iindex_1 == 8'hAC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_173 = out_iindex_1 == 8'hAD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_174 = out_iindex_1 == 8'hAE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_175 = out_iindex_1 == 8'hAF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_176 = out_iindex_1 == 8'hB0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_177 = out_iindex_1 == 8'hB1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_178 = out_iindex_1 == 8'hB2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_179 = out_iindex_1 == 8'hB3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_180 = out_iindex_1 == 8'hB4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_181 = out_iindex_1 == 8'hB5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_182 = out_iindex_1 == 8'hB6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_183 = out_iindex_1 == 8'hB7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_184 = out_iindex_1 == 8'hB8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_185 = out_iindex_1 == 8'hB9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_186 = out_iindex_1 == 8'hBA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_187 = out_iindex_1 == 8'hBB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_188 = out_iindex_1 == 8'hBC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_189 = out_iindex_1 == 8'hBD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_190 = out_iindex_1 == 8'hBE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_191 = out_iindex_1 == 8'hBF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_192 = out_iindex_1 == 8'hC0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_193 = out_iindex_1 == 8'hC1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_194 = out_iindex_1 == 8'hC2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_195 = out_iindex_1 == 8'hC3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_196 = out_iindex_1 == 8'hC4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_197 = out_iindex_1 == 8'hC5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_198 = out_iindex_1 == 8'hC6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_199 = out_iindex_1 == 8'hC7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_200 = out_iindex_1 == 8'hC8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_201 = out_iindex_1 == 8'hC9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_202 = out_iindex_1 == 8'hCA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_203 = out_iindex_1 == 8'hCB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_204 = out_iindex_1 == 8'hCC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_205 = out_iindex_1 == 8'hCD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_206 = out_iindex_1 == 8'hCE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_207 = out_iindex_1 == 8'hCF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_208 = out_iindex_1 == 8'hD0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_209 = out_iindex_1 == 8'hD1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_210 = out_iindex_1 == 8'hD2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_211 = out_iindex_1 == 8'hD3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_212 = out_iindex_1 == 8'hD4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_213 = out_iindex_1 == 8'hD5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_214 = out_iindex_1 == 8'hD6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_215 = out_iindex_1 == 8'hD7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_216 = out_iindex_1 == 8'hD8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_217 = out_iindex_1 == 8'hD9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_218 = out_iindex_1 == 8'hDA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_219 = out_iindex_1 == 8'hDB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_220 = out_iindex_1 == 8'hDC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_221 = out_iindex_1 == 8'hDD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_222 = out_iindex_1 == 8'hDE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_223 = out_iindex_1 == 8'hDF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_224 = out_iindex_1 == 8'hE0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_225 = out_iindex_1 == 8'hE1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_226 = out_iindex_1 == 8'hE2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_227 = out_iindex_1 == 8'hE3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_228 = out_iindex_1 == 8'hE4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_229 = out_iindex_1 == 8'hE5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_230 = out_iindex_1 == 8'hE6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_231 = out_iindex_1 == 8'hE7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_232 = out_iindex_1 == 8'hE8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_233 = out_iindex_1 == 8'hE9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_234 = out_iindex_1 == 8'hEA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_235 = out_iindex_1 == 8'hEB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_236 = out_iindex_1 == 8'hEC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_237 = out_iindex_1 == 8'hED;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_238 = out_iindex_1 == 8'hEE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_239 = out_iindex_1 == 8'hEF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_240 = out_iindex_1 == 8'hF0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_241 = out_iindex_1 == 8'hF1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_242 = out_iindex_1 == 8'hF2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_243 = out_iindex_1 == 8'hF3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_244 = out_iindex_1 == 8'hF4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_245 = out_iindex_1 == 8'hF5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_246 = out_iindex_1 == 8'hF6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_247 = out_iindex_1 == 8'hF7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_248 = out_iindex_1 == 8'hF8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_249 = out_iindex_1 == 8'hF9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_250 = out_iindex_1 == 8'hFA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_251 = out_iindex_1 == 8'hFB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_252 = out_iindex_1 == 8'hFC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_253 = out_iindex_1 == 8'hFD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_254 = out_iindex_1 == 8'hFE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_frontSel_255 = &out_iindex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_0_1 = out_oindex_1 == 8'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_1_1 = out_oindex_1 == 8'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_2_1 = out_oindex_1 == 8'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_3_1 = out_oindex_1 == 8'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_4_1 = out_oindex_1 == 8'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_5_1 = out_oindex_1 == 8'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_6_1 = out_oindex_1 == 8'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_7_1 = out_oindex_1 == 8'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_8_1 = out_oindex_1 == 8'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_9_1 = out_oindex_1 == 8'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_10_1 = out_oindex_1 == 8'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_11_1 = out_oindex_1 == 8'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_12_1 = out_oindex_1 == 8'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_13_1 = out_oindex_1 == 8'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_14_1 = out_oindex_1 == 8'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_15_1 = out_oindex_1 == 8'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_16_1 = out_oindex_1 == 8'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_17_1 = out_oindex_1 == 8'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_18_1 = out_oindex_1 == 8'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_19_1 = out_oindex_1 == 8'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_20_1 = out_oindex_1 == 8'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_21_1 = out_oindex_1 == 8'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_22_1 = out_oindex_1 == 8'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_23_1 = out_oindex_1 == 8'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_24_1 = out_oindex_1 == 8'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_25_1 = out_oindex_1 == 8'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_26_1 = out_oindex_1 == 8'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_27_1 = out_oindex_1 == 8'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_28_1 = out_oindex_1 == 8'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_29_1 = out_oindex_1 == 8'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_30_1 = out_oindex_1 == 8'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_31_1 = out_oindex_1 == 8'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_32 = out_oindex_1 == 8'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_33 = out_oindex_1 == 8'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_34 = out_oindex_1 == 8'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_35 = out_oindex_1 == 8'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_36 = out_oindex_1 == 8'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_37 = out_oindex_1 == 8'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_38 = out_oindex_1 == 8'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_39 = out_oindex_1 == 8'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_40 = out_oindex_1 == 8'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_41 = out_oindex_1 == 8'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_42 = out_oindex_1 == 8'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_43 = out_oindex_1 == 8'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_44 = out_oindex_1 == 8'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_45 = out_oindex_1 == 8'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_46 = out_oindex_1 == 8'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_47 = out_oindex_1 == 8'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_48 = out_oindex_1 == 8'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_49 = out_oindex_1 == 8'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_50 = out_oindex_1 == 8'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_51 = out_oindex_1 == 8'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_52 = out_oindex_1 == 8'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_53 = out_oindex_1 == 8'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_54 = out_oindex_1 == 8'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_55 = out_oindex_1 == 8'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_56 = out_oindex_1 == 8'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_57 = out_oindex_1 == 8'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_58 = out_oindex_1 == 8'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_59 = out_oindex_1 == 8'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_60 = out_oindex_1 == 8'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_61 = out_oindex_1 == 8'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_62 = out_oindex_1 == 8'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_63 = out_oindex_1 == 8'h3F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_64 = out_oindex_1 == 8'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_65 = out_oindex_1 == 8'h41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_66 = out_oindex_1 == 8'h42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_67 = out_oindex_1 == 8'h43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_68 = out_oindex_1 == 8'h44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_69 = out_oindex_1 == 8'h45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_70 = out_oindex_1 == 8'h46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_71 = out_oindex_1 == 8'h47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_72 = out_oindex_1 == 8'h48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_73 = out_oindex_1 == 8'h49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_74 = out_oindex_1 == 8'h4A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_75 = out_oindex_1 == 8'h4B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_76 = out_oindex_1 == 8'h4C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_77 = out_oindex_1 == 8'h4D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_78 = out_oindex_1 == 8'h4E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_79 = out_oindex_1 == 8'h4F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_80 = out_oindex_1 == 8'h50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_81 = out_oindex_1 == 8'h51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_82 = out_oindex_1 == 8'h52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_83 = out_oindex_1 == 8'h53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_84 = out_oindex_1 == 8'h54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_85 = out_oindex_1 == 8'h55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_86 = out_oindex_1 == 8'h56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_87 = out_oindex_1 == 8'h57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_88 = out_oindex_1 == 8'h58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_89 = out_oindex_1 == 8'h59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_90 = out_oindex_1 == 8'h5A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_91 = out_oindex_1 == 8'h5B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_92 = out_oindex_1 == 8'h5C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_93 = out_oindex_1 == 8'h5D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_94 = out_oindex_1 == 8'h5E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_95 = out_oindex_1 == 8'h5F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_96 = out_oindex_1 == 8'h60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_97 = out_oindex_1 == 8'h61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_98 = out_oindex_1 == 8'h62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_99 = out_oindex_1 == 8'h63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_100 = out_oindex_1 == 8'h64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_101 = out_oindex_1 == 8'h65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_102 = out_oindex_1 == 8'h66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_103 = out_oindex_1 == 8'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_104 = out_oindex_1 == 8'h68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_105 = out_oindex_1 == 8'h69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_106 = out_oindex_1 == 8'h6A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_107 = out_oindex_1 == 8'h6B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_108 = out_oindex_1 == 8'h6C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_109 = out_oindex_1 == 8'h6D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_110 = out_oindex_1 == 8'h6E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_111 = out_oindex_1 == 8'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_112 = out_oindex_1 == 8'h70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_113 = out_oindex_1 == 8'h71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_114 = out_oindex_1 == 8'h72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_115 = out_oindex_1 == 8'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_116 = out_oindex_1 == 8'h74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_117 = out_oindex_1 == 8'h75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_118 = out_oindex_1 == 8'h76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_119 = out_oindex_1 == 8'h77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_120 = out_oindex_1 == 8'h78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_121 = out_oindex_1 == 8'h79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_122 = out_oindex_1 == 8'h7A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_123 = out_oindex_1 == 8'h7B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_124 = out_oindex_1 == 8'h7C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_125 = out_oindex_1 == 8'h7D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_126 = out_oindex_1 == 8'h7E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_127 = out_oindex_1 == 8'h7F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_128 = out_oindex_1 == 8'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_129 = out_oindex_1 == 8'h81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_130 = out_oindex_1 == 8'h82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_131 = out_oindex_1 == 8'h83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_132 = out_oindex_1 == 8'h84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_133 = out_oindex_1 == 8'h85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_134 = out_oindex_1 == 8'h86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_135 = out_oindex_1 == 8'h87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_136 = out_oindex_1 == 8'h88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_137 = out_oindex_1 == 8'h89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_138 = out_oindex_1 == 8'h8A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_139 = out_oindex_1 == 8'h8B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_140 = out_oindex_1 == 8'h8C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_141 = out_oindex_1 == 8'h8D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_142 = out_oindex_1 == 8'h8E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_143 = out_oindex_1 == 8'h8F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_144 = out_oindex_1 == 8'h90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_145 = out_oindex_1 == 8'h91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_146 = out_oindex_1 == 8'h92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_147 = out_oindex_1 == 8'h93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_148 = out_oindex_1 == 8'h94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_149 = out_oindex_1 == 8'h95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_150 = out_oindex_1 == 8'h96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_151 = out_oindex_1 == 8'h97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_152 = out_oindex_1 == 8'h98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_153 = out_oindex_1 == 8'h99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_154 = out_oindex_1 == 8'h9A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_155 = out_oindex_1 == 8'h9B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_156 = out_oindex_1 == 8'h9C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_157 = out_oindex_1 == 8'h9D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_158 = out_oindex_1 == 8'h9E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_159 = out_oindex_1 == 8'h9F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_160 = out_oindex_1 == 8'hA0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_161 = out_oindex_1 == 8'hA1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_162 = out_oindex_1 == 8'hA2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_163 = out_oindex_1 == 8'hA3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_164 = out_oindex_1 == 8'hA4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_165 = out_oindex_1 == 8'hA5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_166 = out_oindex_1 == 8'hA6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_167 = out_oindex_1 == 8'hA7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_168 = out_oindex_1 == 8'hA8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_169 = out_oindex_1 == 8'hA9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_170 = out_oindex_1 == 8'hAA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_171 = out_oindex_1 == 8'hAB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_172 = out_oindex_1 == 8'hAC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_173 = out_oindex_1 == 8'hAD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_174 = out_oindex_1 == 8'hAE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_175 = out_oindex_1 == 8'hAF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_176 = out_oindex_1 == 8'hB0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_177 = out_oindex_1 == 8'hB1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_178 = out_oindex_1 == 8'hB2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_179 = out_oindex_1 == 8'hB3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_180 = out_oindex_1 == 8'hB4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_181 = out_oindex_1 == 8'hB5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_182 = out_oindex_1 == 8'hB6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_183 = out_oindex_1 == 8'hB7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_184 = out_oindex_1 == 8'hB8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_185 = out_oindex_1 == 8'hB9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_186 = out_oindex_1 == 8'hBA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_187 = out_oindex_1 == 8'hBB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_188 = out_oindex_1 == 8'hBC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_189 = out_oindex_1 == 8'hBD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_190 = out_oindex_1 == 8'hBE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_191 = out_oindex_1 == 8'hBF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_192 = out_oindex_1 == 8'hC0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_193 = out_oindex_1 == 8'hC1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_194 = out_oindex_1 == 8'hC2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_195 = out_oindex_1 == 8'hC3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_196 = out_oindex_1 == 8'hC4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_197 = out_oindex_1 == 8'hC5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_198 = out_oindex_1 == 8'hC6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_199 = out_oindex_1 == 8'hC7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_200 = out_oindex_1 == 8'hC8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_201 = out_oindex_1 == 8'hC9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_202 = out_oindex_1 == 8'hCA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_203 = out_oindex_1 == 8'hCB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_204 = out_oindex_1 == 8'hCC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_205 = out_oindex_1 == 8'hCD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_206 = out_oindex_1 == 8'hCE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_207 = out_oindex_1 == 8'hCF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_208 = out_oindex_1 == 8'hD0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_209 = out_oindex_1 == 8'hD1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_210 = out_oindex_1 == 8'hD2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_211 = out_oindex_1 == 8'hD3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_212 = out_oindex_1 == 8'hD4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_213 = out_oindex_1 == 8'hD5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_214 = out_oindex_1 == 8'hD6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_215 = out_oindex_1 == 8'hD7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_216 = out_oindex_1 == 8'hD8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_217 = out_oindex_1 == 8'hD9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_218 = out_oindex_1 == 8'hDA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_219 = out_oindex_1 == 8'hDB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_220 = out_oindex_1 == 8'hDC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_221 = out_oindex_1 == 8'hDD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_222 = out_oindex_1 == 8'hDE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_223 = out_oindex_1 == 8'hDF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_224 = out_oindex_1 == 8'hE0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_225 = out_oindex_1 == 8'hE1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_226 = out_oindex_1 == 8'hE2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_227 = out_oindex_1 == 8'hE3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_228 = out_oindex_1 == 8'hE4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_229 = out_oindex_1 == 8'hE5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_230 = out_oindex_1 == 8'hE6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_231 = out_oindex_1 == 8'hE7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_232 = out_oindex_1 == 8'hE8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_233 = out_oindex_1 == 8'hE9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_234 = out_oindex_1 == 8'hEA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_235 = out_oindex_1 == 8'hEB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_236 = out_oindex_1 == 8'hEC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_237 = out_oindex_1 == 8'hED;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_238 = out_oindex_1 == 8'hEE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_239 = out_oindex_1 == 8'hEF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_240 = out_oindex_1 == 8'hF0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_241 = out_oindex_1 == 8'hF1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_242 = out_oindex_1 == 8'hF2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_243 = out_oindex_1 == 8'hF3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_244 = out_oindex_1 == 8'hF4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_245 = out_oindex_1 == 8'hF5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_246 = out_oindex_1 == 8'hF6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_247 = out_oindex_1 == 8'hF7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_248 = out_oindex_1 == 8'hF8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_249 = out_oindex_1 == 8'hF9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_250 = out_oindex_1 == 8'hFA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_251 = out_oindex_1 == 8'hFB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_252 = out_oindex_1 == 8'hFC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_253 = out_oindex_1 == 8'hFD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_254 = out_oindex_1 == 8'hFE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               out_backSel_255 = &out_oindex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_132 = in_1_valid & out_front_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire               _out_rifireMux_T_132 = _out_wifireMux_T_132 & out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_134 =
    _out_rifireMux_T_132 & out_frontSel_0_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_443 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_444 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_445 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_446 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_447 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_448 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_449 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_450 = _out_rifireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_138 =
    _out_rifireMux_T_132 & out_frontSel_1_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_88 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_89 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_90 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_91 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_92 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_93 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_94 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_95 = _out_rifireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_142 =
    _out_rifireMux_T_132 & out_frontSel_2_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_939 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_940 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_941 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_942 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_943 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_944 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_945 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_946 = _out_rifireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_146 =
    _out_rifireMux_T_132 & out_frontSel_3_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_593 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_594 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_595 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_596 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_597 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_598 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_599 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_600 = _out_rifireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_150 =
    _out_rifireMux_T_132 & out_frontSel_4_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_304 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_305 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_306 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_307 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_308 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_309 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_310 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_311 = _out_rifireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_154 =
    _out_rifireMux_T_132 & out_frontSel_5_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_152 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_153 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_154 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_155 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_156 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_157 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_158 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_159 = _out_rifireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_158 =
    _out_rifireMux_T_132 & out_frontSel_6_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1051 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1052 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1053 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1054 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1055 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1056 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1057 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1058 = _out_rifireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_162 =
    _out_rifireMux_T_132 & out_frontSel_7_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_843 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_844 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_845 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_846 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_847 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_848 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_849 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_850 = _out_rifireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_166 =
    _out_rifireMux_T_132 & out_frontSel_8_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_537 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_538 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_539 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_540 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_541 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_542 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_543 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_544 = _out_rifireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_170 =
    _out_rifireMux_T_132 & out_frontSel_9_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_256 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_257 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_258 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_259 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_260 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_261 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_262 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_263 = _out_rifireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_174 =
    _out_rifireMux_T_132 & out_frontSel_10_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_475 = _out_rifireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_476 = _out_rifireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_477 = _out_rifireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_478 = _out_rifireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_262 =
    _out_rifireMux_T_132 & out_frontSel_32 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_527 = _out_rifireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_528 = _out_rifireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_266 =
    _out_rifireMux_T_132 & out_frontSel_33 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_344 = _out_rifireMux_T_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_345 = _out_rifireMux_T_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_434 = _out_rifireMux_T_132 & out_frontSel_96 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_546 =
    _out_rifireMux_T_132 & out_frontSel_103 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_681 = _out_rifireMux_T_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_682 = _out_rifireMux_T_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_550 =
    _out_rifireMux_T_132 & out_frontSel_104 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_915 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_916 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_917 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_918 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_919 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_920 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_921 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_922 = _out_rifireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_554 =
    _out_rifireMux_T_132 & out_frontSel_105 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_503 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_504 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_505 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_506 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_507 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_508 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_509 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_510 = _out_rifireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_558 =
    _out_rifireMux_T_132 & out_frontSel_106 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_184 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_185 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_186 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_187 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_188 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_189 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_190 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_191 = _out_rifireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_562 =
    _out_rifireMux_T_132 & out_frontSel_107 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1067 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1068 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1069 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1070 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1071 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1072 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1073 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1074 = _out_rifireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_566 =
    _out_rifireMux_T_132 & out_frontSel_108 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_715 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_716 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_717 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_718 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_719 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_720 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_721 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_722 = _out_rifireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_570 =
    _out_rifireMux_T_132 & out_frontSel_109 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_435 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_436 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_437 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_438 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_439 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_440 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_441 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_442 = _out_rifireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_574 =
    _out_rifireMux_T_132 & out_frontSel_110 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_104 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_105 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_106 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_107 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_108 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_109 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_110 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_111 = _out_rifireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_578 =
    _out_rifireMux_T_132 & out_frontSel_111 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1139 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1140 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1141 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1142 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1143 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1144 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1145 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1146 = _out_rifireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_582 =
    _out_rifireMux_T_132 & out_frontSel_112 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_811 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_812 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_813 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_814 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_815 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_816 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_817 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_818 = _out_rifireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_646 =
    _out_rifireMux_T_132 & out_frontSel_128 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_487 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_488 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_489 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_490 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_491 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_492 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_493 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_494 = _out_rifireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_650 =
    _out_rifireMux_T_132 & out_frontSel_129 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_459 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_460 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_461 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_462 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_463 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_464 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_465 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_466 = _out_rifireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_654 =
    _out_rifireMux_T_132 & out_frontSel_130 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_739 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_740 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_741 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_742 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_743 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_744 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_745 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_746 = _out_rifireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_658 =
    _out_rifireMux_T_132 & out_frontSel_131 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1107 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1108 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1109 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1110 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1111 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1112 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1113 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1114 = _out_rifireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_662 =
    _out_rifireMux_T_132 & out_frontSel_132 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_232 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_233 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_234 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_235 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_236 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_237 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_238 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_239 = _out_rifireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_666 =
    _out_rifireMux_T_132 & out_frontSel_133 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_240 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_241 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_242 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_243 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_244 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_245 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_246 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_247 = _out_rifireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_670 =
    _out_rifireMux_T_132 & out_frontSel_134 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_467 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_468 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_469 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_470 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_471 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_472 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_473 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_474 = _out_rifireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_674 =
    _out_rifireMux_T_132 & out_frontSel_135 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_755 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_756 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_757 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_758 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_759 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_760 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_761 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_762 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_678 =
    _out_rifireMux_T_132 & out_frontSel_136 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1075 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1076 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1077 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1078 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1079 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1080 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1081 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1082 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_682 =
    _out_rifireMux_T_132 & out_frontSel_137 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_328 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_329 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_330 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_331 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_332 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_333 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_334 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_335 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_686 =
    _out_rifireMux_T_132 & out_frontSel_138 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_0 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_2 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_3 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_4 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_5 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_6 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_7 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_690 =
    _out_rifireMux_T_132 & out_frontSel_139 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_971 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_972 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_973 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_974 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_975 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_976 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_977 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_978 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_694 =
    _out_rifireMux_T_132 & out_frontSel_140 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_683 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_684 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_685 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_686 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_687 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_688 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_689 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_690 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_698 =
    _out_rifireMux_T_132 & out_frontSel_141 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_402 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_403 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_404 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_405 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_406 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_407 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_408 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_409 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_702 =
    _out_rifireMux_T_132 & out_frontSel_142 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_56 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_57 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_58 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_59 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_60 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_61 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_62 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_63 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_706 =
    _out_rifireMux_T_132 & out_frontSel_143 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_891 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_892 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_893 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_894 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_895 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_896 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_897 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_898 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_710 =
    _out_rifireMux_T_132 & out_frontSel_144 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_601 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_602 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_603 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_604 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_605 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_606 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_607 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_608 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_714 =
    _out_rifireMux_T_132 & out_frontSel_145 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_827 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_828 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_829 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_830 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_831 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_832 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_833 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_834 = _out_rifireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_718 =
    _out_rifireMux_T_132 & out_frontSel_146 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1019 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1020 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1021 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1022 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1023 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1024 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1025 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1026 = _out_rifireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_722 =
    _out_rifireMux_T_132 & out_frontSel_147 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_216 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_217 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_218 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_219 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_220 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_221 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_222 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_223 = _out_rifireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_726 =
    _out_rifireMux_T_132 & out_frontSel_148 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_529 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_530 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_531 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_532 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_533 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_534 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_535 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_536 = _out_rifireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_730 =
    _out_rifireMux_T_132 & out_frontSel_149 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_561 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_562 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_563 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_564 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_565 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_566 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_567 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_568 = _out_rifireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_734 =
    _out_rifireMux_T_132 & out_frontSel_150 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_835 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_836 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_837 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_838 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_839 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_840 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_841 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_842 = _out_rifireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_738 =
    _out_rifireMux_T_132 & out_frontSel_151 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1011 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1012 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1013 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1014 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1015 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1016 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1017 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1018 = _out_rifireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_742 =
    _out_rifireMux_T_132 & out_frontSel_152 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_136 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_137 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_138 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_139 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_140 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_141 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_142 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_143 = _out_rifireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_746 =
    _out_rifireMux_T_132 & out_frontSel_153 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_64 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_65 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_66 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_67 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_68 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_69 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_70 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_71 = _out_rifireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_750 =
    _out_rifireMux_T_132 & out_frontSel_154 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_875 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_876 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_877 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_878 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_879 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_880 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_881 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_882 = _out_rifireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_754 =
    _out_rifireMux_T_132 & out_frontSel_155 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_699 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_700 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_701 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_702 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_703 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_704 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_705 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_706 = _out_rifireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_758 =
    _out_rifireMux_T_132 & out_frontSel_156 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_378 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_379 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_380 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_381 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_382 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_383 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_384 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_385 = _out_rifireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_762 =
    _out_rifireMux_T_132 & out_frontSel_157 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_120 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_121 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_122 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_123 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_124 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_125 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_126 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_127 = _out_rifireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_766 =
    _out_rifireMux_T_132 & out_frontSel_158 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_947 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_948 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_949 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_950 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_951 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_952 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_953 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_954 = _out_rifireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_770 =
    _out_rifireMux_T_132 & out_frontSel_159 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_625 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_626 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_627 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_628 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_629 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_630 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_631 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_632 = _out_rifireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_774 =
    _out_rifireMux_T_132 & out_frontSel_160 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_312 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_313 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_314 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_315 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_316 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_317 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_318 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_319 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_778 =
    _out_rifireMux_T_132 & out_frontSel_161 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_545 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_546 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_547 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_548 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_549 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_550 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_551 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_552 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_782 =
    _out_rifireMux_T_132 & out_frontSel_162 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_787 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_788 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_789 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_790 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_791 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_792 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_793 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_794 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_786 =
    _out_rifireMux_T_132 & out_frontSel_163 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1123 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1124 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1125 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1126 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1127 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1128 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1129 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1130 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_790 =
    _out_rifireMux_T_132 & out_frontSel_164 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_168 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_169 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_170 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_171 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_172 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_173 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_174 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_175 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_794 =
    _out_rifireMux_T_132 & out_frontSel_165 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_336 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_337 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_338 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_339 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_340 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_341 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_342 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_343 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_798 =
    _out_rifireMux_T_132 & out_frontSel_166 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_519 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_520 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_521 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_522 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_523 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_524 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_525 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_526 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_802 =
    _out_rifireMux_T_132 & out_frontSel_167 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_779 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_780 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_781 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_782 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_783 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_784 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_785 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_786 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_806 =
    _out_rifireMux_T_132 & out_frontSel_168 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1043 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1044 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1045 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1046 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1047 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1048 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1049 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1050 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_810 =
    _out_rifireMux_T_132 & out_frontSel_169 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_394 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_395 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_396 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_397 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_398 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_399 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_400 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_401 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_814 =
    _out_rifireMux_T_132 & out_frontSel_170 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_24 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_25 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_26 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_27 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_28 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_29 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_30 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_31 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_818 =
    _out_rifireMux_T_132 & out_frontSel_171 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_963 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_964 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_965 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_966 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_967 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_968 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_969 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_970 = _out_rifireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_822 =
    _out_rifireMux_T_132 & out_frontSel_172 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_641 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_642 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_643 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_644 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_645 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_646 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_647 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_648 = _out_rifireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_826 =
    _out_rifireMux_T_132 & out_frontSel_173 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_451 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_452 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_453 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_454 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_455 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_456 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_457 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_458 = _out_rifireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_830 =
    _out_rifireMux_T_132 & out_frontSel_174 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_72 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_73 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_74 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_75 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_76 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_77 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_78 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_79 = _out_rifireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_834 =
    _out_rifireMux_T_132 & out_frontSel_175 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_883 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_884 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_885 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_886 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_887 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_888 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_889 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_890 = _out_rifireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_838 =
    _out_rifireMux_T_132 & out_frontSel_176 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_569 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_570 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_571 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_572 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_573 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_574 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_575 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_576 = _out_rifireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_842 =
    _out_rifireMux_T_132 & out_frontSel_177 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_859 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_860 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_861 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_862 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_863 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_864 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_865 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_866 = _out_rifireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_846 =
    _out_rifireMux_T_132 & out_frontSel_178 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1115 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1116 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1117 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1118 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1119 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1120 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1121 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1122 = _out_rifireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_850 =
    _out_rifireMux_T_132 & out_frontSel_179 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_176 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_177 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_178 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_179 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_180 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_181 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_182 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_183 = _out_rifireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_854 =
    _out_rifireMux_T_132 & out_frontSel_180 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_553 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_554 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_555 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_556 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_557 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_558 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_559 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_560 = _out_rifireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_858 =
    _out_rifireMux_T_132 & out_frontSel_181 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_617 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_618 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_619 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_620 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_621 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_622 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_623 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_624 = _out_rifireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_862 =
    _out_rifireMux_T_132 & out_frontSel_182 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_867 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_868 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_869 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_870 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_871 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_872 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_873 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_874 = _out_rifireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_866 =
    _out_rifireMux_T_132 & out_frontSel_183 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1035 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1036 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1037 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1038 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1039 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1040 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1041 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1042 = _out_rifireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_870 =
    _out_rifireMux_T_132 & out_frontSel_184 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_96 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_97 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_98 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_99 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_100 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_101 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_102 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_103 = _out_rifireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_874 =
    _out_rifireMux_T_132 & out_frontSel_185 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_80 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_81 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_82 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_83 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_84 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_85 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_86 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_87 = _out_rifireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_878 =
    _out_rifireMux_T_132 & out_frontSel_186 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_955 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_956 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_957 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_958 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_959 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_960 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_961 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_962 = _out_rifireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_882 =
    _out_rifireMux_T_132 & out_frontSel_187 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_633 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_634 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_635 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_636 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_637 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_638 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_639 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_640 = _out_rifireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_886 =
    _out_rifireMux_T_132 & out_frontSel_188 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_386 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_387 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_388 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_389 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_390 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_391 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_392 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_393 = _out_rifireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_890 =
    _out_rifireMux_T_132 & out_frontSel_189 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_128 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_129 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_130 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_131 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_132 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_133 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_134 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_135 = _out_rifireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_894 =
    _out_rifireMux_T_132 & out_frontSel_190 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1027 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1028 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1029 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1030 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1031 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1032 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1033 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1034 = _out_rifireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_898 =
    _out_rifireMux_T_132 & out_frontSel_191 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_577 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_578 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_579 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_580 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_581 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_582 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_583 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_584 = _out_rifireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_902 =
    _out_rifireMux_T_132 & out_frontSel_192 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_320 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_321 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_322 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_323 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_324 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_325 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_326 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_327 = _out_rifireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_906 =
    _out_rifireMux_T_132 & out_frontSel_193 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_418 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_419 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_420 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_421 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_422 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_423 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_424 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_425 = _out_rifireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_910 =
    _out_rifireMux_T_132 & out_frontSel_194 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_819 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_820 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_821 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_822 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_823 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_824 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_825 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_826 = _out_rifireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_914 =
    _out_rifireMux_T_132 & out_frontSel_195 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1083 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1084 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1085 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1086 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1087 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1088 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1089 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1090 = _out_rifireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_918 =
    _out_rifireMux_T_132 & out_frontSel_196 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_112 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_113 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_114 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_115 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_116 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_117 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_118 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_119 = _out_rifireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_922 =
    _out_rifireMux_T_132 & out_frontSel_197 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_362 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_363 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_364 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_365 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_366 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_367 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_368 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_369 = _out_rifireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_926 =
    _out_rifireMux_T_132 & out_frontSel_198 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_707 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_708 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_709 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_710 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_711 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_712 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_713 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_714 = _out_rifireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_930 =
    _out_rifireMux_T_132 & out_frontSel_199 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_851 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_852 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_853 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_854 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_855 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_856 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_857 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_858 = _out_rifireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_934 =
    _out_rifireMux_T_132 & out_frontSel_200 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1131 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1132 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1133 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1134 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1135 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1136 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1137 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1138 = _out_rifireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_938 =
    _out_rifireMux_T_132 & out_frontSel_201 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_288 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_289 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_290 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_291 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_292 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_293 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_294 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_295 = _out_rifireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_942 =
    _out_rifireMux_T_132 & out_frontSel_202 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_48 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_49 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_50 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_51 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_52 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_53 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_54 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_55 = _out_rifireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_946 =
    _out_rifireMux_T_132 & out_frontSel_203 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_899 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_900 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_901 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_902 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_903 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_904 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_905 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_906 = _out_rifireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_950 =
    _out_rifireMux_T_132 & out_frontSel_204 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_585 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_586 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_587 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_588 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_589 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_590 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_591 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_592 = _out_rifireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_954 =
    _out_rifireMux_T_132 & out_frontSel_205 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_479 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_480 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_481 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_482 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_483 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_484 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_485 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_486 = _out_rifireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_958 =
    _out_rifireMux_T_132 & out_frontSel_206 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_264 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_265 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_266 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_267 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_268 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_269 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_270 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_271 = _out_rifireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_962 =
    _out_rifireMux_T_132 & out_frontSel_207 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_979 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_980 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_981 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_982 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_983 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_984 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_985 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_986 = _out_rifireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_966 =
    _out_rifireMux_T_132 & out_frontSel_208 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_673 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_674 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_675 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_676 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_677 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_678 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_679 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_680 = _out_rifireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_970 =
    _out_rifireMux_T_132 & out_frontSel_209 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_803 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_804 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_805 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_806 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_807 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_808 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_809 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_810 = _out_rifireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_974 =
    _out_rifireMux_T_132 & out_frontSel_210 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1059 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1060 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1061 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1062 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1063 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1064 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1065 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1066 = _out_rifireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_978 =
    _out_rifireMux_T_132 & out_frontSel_211 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_200 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_201 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_202 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_203 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_204 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_205 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_206 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_207 = _out_rifireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_982 =
    _out_rifireMux_T_132 & out_frontSel_212 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_426 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_427 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_428 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_429 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_430 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_431 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_432 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_433 = _out_rifireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_986 =
    _out_rifireMux_T_132 & out_frontSel_213 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_691 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_692 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_693 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_694 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_695 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_696 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_697 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_698 = _out_rifireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_990 =
    _out_rifireMux_T_132 & out_frontSel_214 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_987 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_988 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_989 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_990 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_991 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_992 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_993 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_994 = _out_rifireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_994 =
    _out_rifireMux_T_132 & out_frontSel_215 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1147 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1148 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1149 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1150 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1151 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1152 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1153 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1154 = _out_rifireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_998 =
    _out_rifireMux_T_132 & out_frontSel_216 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_160 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_161 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_162 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_163 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_164 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_165 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_166 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_167 = _out_rifireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1002 =
    _out_rifireMux_T_132 & out_frontSel_217 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_32 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_33 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_34 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_35 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_36 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_37 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_38 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_39 = _out_rifireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1006 =
    _out_rifireMux_T_132 & out_frontSel_218 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_907 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_908 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_909 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_910 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_911 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_912 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_913 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_914 = _out_rifireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1010 =
    _out_rifireMux_T_132 & out_frontSel_219 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_649 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_650 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_651 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_652 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_653 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_654 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_655 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_656 = _out_rifireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1014 =
    _out_rifireMux_T_132 & out_frontSel_220 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_296 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_297 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_298 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_299 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_300 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_301 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_302 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_303 = _out_rifireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1018 =
    _out_rifireMux_T_132 & out_frontSel_221 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_224 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_225 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_226 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_227 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_228 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_229 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_230 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_231 = _out_rifireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1022 =
    _out_rifireMux_T_132 & out_frontSel_222 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1155 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1156 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1157 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1158 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1159 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1160 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1161 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1162 = _out_rifireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1026 =
    _out_rifireMux_T_132 & out_frontSel_223 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_747 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_748 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_749 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_750 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_751 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_752 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_753 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_754 = _out_rifireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1030 =
    _out_rifireMux_T_132 & out_frontSel_224 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_370 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_371 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_372 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_373 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_374 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_375 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_376 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_377 = _out_rifireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1034 =
    _out_rifireMux_T_132 & out_frontSel_225 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_410 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_411 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_412 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_413 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_414 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_415 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_416 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_417 = _out_rifireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1038 =
    _out_rifireMux_T_132 & out_frontSel_226 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_763 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_764 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_765 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_766 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_767 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_768 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_769 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_770 = _out_rifireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1042 =
    _out_rifireMux_T_132 & out_frontSel_227 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1179 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1180 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1181 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1182 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1183 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1184 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1185 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1186 = _out_rifireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1046 =
    _out_rifireMux_T_132 & out_frontSel_228 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_144 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_145 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_146 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_147 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_148 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_149 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_150 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_151 = _out_rifireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1050 =
    _out_rifireMux_T_132 & out_frontSel_229 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_346 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_347 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_348 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_349 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_350 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_351 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_352 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_353 = _out_rifireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1054 =
    _out_rifireMux_T_132 & out_frontSel_230 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_657 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_658 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_659 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_660 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_661 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_662 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_663 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_664 = _out_rifireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1058 =
    _out_rifireMux_T_132 & out_frontSel_231 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_931 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_932 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_933 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_934 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_935 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_936 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_937 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_938 = _out_rifireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1062 =
    _out_rifireMux_T_132 & out_frontSel_232 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1163 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1164 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1165 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1166 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1167 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1168 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1169 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1170 = _out_rifireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1066 =
    _out_rifireMux_T_132 & out_frontSel_233 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_272 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_273 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_274 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_275 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_276 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_277 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_278 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_279 = _out_rifireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1070 =
    _out_rifireMux_T_132 & out_frontSel_234 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_16 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_17 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_18 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_19 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_20 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_21 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_22 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_23 = _out_rifireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1074 =
    _out_rifireMux_T_132 & out_frontSel_235 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_995 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_996 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_997 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_998 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_999 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1000 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1001 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1002 = _out_rifireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1078 =
    _out_rifireMux_T_132 & out_frontSel_236 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_609 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_610 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_611 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_612 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_613 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_614 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_615 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_616 = _out_rifireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1082 =
    _out_rifireMux_T_132 & out_frontSel_237 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_495 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_496 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_497 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_498 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_499 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_500 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_501 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_502 = _out_rifireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1086 =
    _out_rifireMux_T_132 & out_frontSel_238 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_192 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_193 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_194 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_195 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_196 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_197 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_198 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_199 = _out_rifireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1090 =
    _out_rifireMux_T_132 & out_frontSel_239 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1091 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1092 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1093 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1094 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1095 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1096 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1097 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1098 = _out_rifireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1094 =
    _out_rifireMux_T_132 & out_frontSel_240 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_723 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_724 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_725 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_726 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_727 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_728 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_729 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_730 = _out_rifireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1098 =
    _out_rifireMux_T_132 & out_frontSel_241 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_771 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_772 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_773 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_774 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_775 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_776 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_777 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_778 = _out_rifireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1102 =
    _out_rifireMux_T_132 & out_frontSel_242 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1099 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1100 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1101 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1102 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1103 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1104 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1105 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1106 = _out_rifireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1106 =
    _out_rifireMux_T_132 & out_frontSel_243 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_248 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_249 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_250 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_251 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_252 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_253 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_254 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_255 = _out_rifireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1110 =
    _out_rifireMux_T_132 & out_frontSel_244 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_511 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_512 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_513 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_514 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_515 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_516 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_517 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_518 = _out_rifireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1114 =
    _out_rifireMux_T_132 & out_frontSel_245 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_665 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_666 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_667 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_668 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_669 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_670 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_671 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_672 = _out_rifireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1118 =
    _out_rifireMux_T_132 & out_frontSel_246 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1003 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1004 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1005 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1006 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1007 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1008 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1009 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1010 = _out_rifireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1122 =
    _out_rifireMux_T_132 & out_frontSel_247 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_40 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_41 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_42 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_43 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_44 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_45 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_46 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_47 = _out_rifireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1126 =
    _out_rifireMux_T_132 & out_frontSel_248 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_280 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_281 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_282 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_283 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_284 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_285 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_286 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_287 = _out_rifireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1130 =
    _out_rifireMux_T_132 & out_frontSel_249 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_8 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_9 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_10 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_11 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_12 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_13 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_14 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_15 = _out_rifireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1134 =
    _out_rifireMux_T_132 & out_frontSel_250 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_923 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_924 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_925 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_926 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_927 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_928 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_929 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_930 = _out_rifireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1138 =
    _out_rifireMux_T_132 & out_frontSel_251 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_731 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_732 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_733 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_734 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_735 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_736 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_737 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_738 = _out_rifireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1142 =
    _out_rifireMux_T_132 & out_frontSel_252 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_354 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_355 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_356 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_357 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_358 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_359 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_360 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_361 = _out_rifireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1146 =
    _out_rifireMux_T_132 & out_frontSel_253 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_208 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_209 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_210 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_211 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_212 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_213 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_214 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_215 = _out_rifireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1150 =
    _out_rifireMux_T_132 & out_frontSel_254 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1171 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1172 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1173 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1174 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1175 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1176 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1177 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1178 = _out_rifireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rifireMux_T_1154 =
    _out_rifireMux_T_132 & out_frontSel_255 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_795 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_796 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_797 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_798 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_799 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_800 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_801 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_802 = _out_rifireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_134 = _out_wifireMux_T_132 & ~out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_136 =
    _out_wifireMux_T_134 & out_frontSel_0_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_443 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_444 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_445 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_446 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_447 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_448 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_449 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_450 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_140 =
    _out_wifireMux_T_134 & out_frontSel_1_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_88 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_89 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_90 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_91 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_92 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_93 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_94 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_95 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_144 =
    _out_wifireMux_T_134 & out_frontSel_2_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_939 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_940 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_941 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_942 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_943 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_944 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_945 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_946 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_148 =
    _out_wifireMux_T_134 & out_frontSel_3_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_593 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_594 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_595 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_596 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_597 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_598 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_599 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_600 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_152 =
    _out_wifireMux_T_134 & out_frontSel_4_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_304 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_305 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_306 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_307 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_308 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_309 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_310 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_311 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_156 =
    _out_wifireMux_T_134 & out_frontSel_5_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_152 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_153 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_154 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_155 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_156 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_157 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_158 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_159 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_160 =
    _out_wifireMux_T_134 & out_frontSel_6_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1051 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1052 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1053 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1054 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1055 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1056 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1057 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1058 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_164 =
    _out_wifireMux_T_134 & out_frontSel_7_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_843 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_844 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_845 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_846 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_847 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_848 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_849 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_850 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_168 =
    _out_wifireMux_T_134 & out_frontSel_8_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_537 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_538 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_539 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_540 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_541 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_542 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_543 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_544 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_172 =
    _out_wifireMux_T_134 & out_frontSel_9_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_256 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_257 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_258 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_259 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_260 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_261 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_262 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_263 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_176 =
    _out_wifireMux_T_134 & out_frontSel_10_1 & _out_T_1406;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_475 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_476 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_477 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_478 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_264 =
    _out_wifireMux_T_134 & out_frontSel_32 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_527 = _out_wifireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_528 = _out_wifireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_268 =
    _out_wifireMux_T_134 & out_frontSel_33 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_344 = _out_wifireMux_T_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_345 = _out_wifireMux_T_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_434 = _out_wifireMux_T_134 & out_frontSel_96 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_548 =
    _out_wifireMux_T_134 & out_frontSel_103 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_681 = _out_wifireMux_T_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_682 = _out_wifireMux_T_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_552 =
    _out_wifireMux_T_134 & out_frontSel_104 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_915 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_916 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_917 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_918 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_919 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_920 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_921 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_922 = _out_wifireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_556 =
    _out_wifireMux_T_134 & out_frontSel_105 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_503 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_504 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_505 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_506 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_507 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_508 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_509 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_510 = _out_wifireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_560 =
    _out_wifireMux_T_134 & out_frontSel_106 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_184 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_185 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_186 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_187 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_188 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_189 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_190 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_191 = _out_wifireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_564 =
    _out_wifireMux_T_134 & out_frontSel_107 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1067 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1068 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1069 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1070 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1071 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1072 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1073 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1074 = _out_wifireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_568 =
    _out_wifireMux_T_134 & out_frontSel_108 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_715 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_716 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_717 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_718 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_719 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_720 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_721 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_722 = _out_wifireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_572 =
    _out_wifireMux_T_134 & out_frontSel_109 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_435 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_436 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_437 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_438 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_439 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_440 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_441 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_442 = _out_wifireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_576 =
    _out_wifireMux_T_134 & out_frontSel_110 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_104 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_105 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_106 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_107 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_108 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_109 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_110 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_111 = _out_wifireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_580 =
    _out_wifireMux_T_134 & out_frontSel_111 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1139 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1140 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1141 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1142 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1143 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1144 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1145 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1146 = _out_wifireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_584 =
    _out_wifireMux_T_134 & out_frontSel_112 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_811 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_812 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_813 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_814 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_815 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_816 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_817 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_818 = _out_wifireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_648 =
    _out_wifireMux_T_134 & out_frontSel_128 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_487 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_488 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_489 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_490 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_491 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_492 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_493 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_494 = _out_wifireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_652 =
    _out_wifireMux_T_134 & out_frontSel_129 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_459 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_460 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_461 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_462 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_463 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_464 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_465 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_466 = _out_wifireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_656 =
    _out_wifireMux_T_134 & out_frontSel_130 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_739 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_740 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_741 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_742 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_743 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_744 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_745 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_746 = _out_wifireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_660 =
    _out_wifireMux_T_134 & out_frontSel_131 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1107 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1108 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1109 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1110 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1111 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1112 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1113 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1114 = _out_wifireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_664 =
    _out_wifireMux_T_134 & out_frontSel_132 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_232 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_233 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_234 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_235 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_236 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_237 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_238 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_239 = _out_wifireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_668 =
    _out_wifireMux_T_134 & out_frontSel_133 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_240 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_241 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_242 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_243 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_244 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_245 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_246 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_247 = _out_wifireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_672 =
    _out_wifireMux_T_134 & out_frontSel_134 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_467 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_468 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_469 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_470 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_471 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_472 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_473 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_474 = _out_wifireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_676 =
    _out_wifireMux_T_134 & out_frontSel_135 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_755 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_756 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_757 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_758 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_759 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_760 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_761 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_762 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_680 =
    _out_wifireMux_T_134 & out_frontSel_136 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1075 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1076 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1077 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1078 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1079 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1080 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1081 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1082 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_684 =
    _out_wifireMux_T_134 & out_frontSel_137 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_328 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_329 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_330 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_331 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_332 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_333 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_334 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_335 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_688 =
    _out_wifireMux_T_134 & out_frontSel_138 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_0 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_2 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_3 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_4 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_5 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_6 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_7 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_692 =
    _out_wifireMux_T_134 & out_frontSel_139 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_971 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_972 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_973 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_974 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_975 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_976 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_977 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_978 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_696 =
    _out_wifireMux_T_134 & out_frontSel_140 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_683 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_684 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_685 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_686 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_687 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_688 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_689 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_690 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_700 =
    _out_wifireMux_T_134 & out_frontSel_141 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_402 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_403 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_404 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_405 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_406 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_407 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_408 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_409 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_704 =
    _out_wifireMux_T_134 & out_frontSel_142 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_56 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_57 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_58 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_59 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_60 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_61 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_62 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_63 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_708 =
    _out_wifireMux_T_134 & out_frontSel_143 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_891 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_892 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_893 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_894 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_895 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_896 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_897 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_898 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_712 =
    _out_wifireMux_T_134 & out_frontSel_144 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_601 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_602 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_603 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_604 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_605 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_606 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_607 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_608 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_716 =
    _out_wifireMux_T_134 & out_frontSel_145 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_827 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_828 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_829 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_830 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_831 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_832 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_833 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_834 = _out_wifireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_720 =
    _out_wifireMux_T_134 & out_frontSel_146 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1019 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1020 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1021 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1022 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1023 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1024 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1025 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1026 = _out_wifireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_724 =
    _out_wifireMux_T_134 & out_frontSel_147 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_216 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_217 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_218 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_219 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_220 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_221 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_222 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_223 = _out_wifireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_728 =
    _out_wifireMux_T_134 & out_frontSel_148 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_529 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_530 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_531 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_532 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_533 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_534 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_535 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_536 = _out_wifireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_732 =
    _out_wifireMux_T_134 & out_frontSel_149 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_561 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_562 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_563 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_564 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_565 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_566 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_567 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_568 = _out_wifireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_736 =
    _out_wifireMux_T_134 & out_frontSel_150 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_835 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_836 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_837 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_838 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_839 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_840 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_841 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_842 = _out_wifireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_740 =
    _out_wifireMux_T_134 & out_frontSel_151 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1011 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1012 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1013 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1014 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1015 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1016 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1017 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1018 = _out_wifireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_744 =
    _out_wifireMux_T_134 & out_frontSel_152 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_136 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_137 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_138 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_139 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_140 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_141 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_142 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_143 = _out_wifireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_748 =
    _out_wifireMux_T_134 & out_frontSel_153 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_64 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_65 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_66 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_67 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_68 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_69 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_70 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_71 = _out_wifireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_752 =
    _out_wifireMux_T_134 & out_frontSel_154 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_875 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_876 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_877 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_878 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_879 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_880 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_881 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_882 = _out_wifireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_756 =
    _out_wifireMux_T_134 & out_frontSel_155 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_699 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_700 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_701 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_702 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_703 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_704 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_705 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_706 = _out_wifireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_760 =
    _out_wifireMux_T_134 & out_frontSel_156 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_378 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_379 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_380 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_381 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_382 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_383 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_384 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_385 = _out_wifireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_764 =
    _out_wifireMux_T_134 & out_frontSel_157 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_120 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_121 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_122 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_123 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_124 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_125 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_126 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_127 = _out_wifireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_768 =
    _out_wifireMux_T_134 & out_frontSel_158 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_947 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_948 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_949 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_950 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_951 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_952 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_953 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_954 = _out_wifireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_772 =
    _out_wifireMux_T_134 & out_frontSel_159 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_625 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_626 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_627 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_628 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_629 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_630 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_631 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_632 = _out_wifireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_776 =
    _out_wifireMux_T_134 & out_frontSel_160 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_312 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_313 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_314 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_315 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_316 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_317 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_318 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_319 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_780 =
    _out_wifireMux_T_134 & out_frontSel_161 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_545 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_546 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_547 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_548 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_549 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_550 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_551 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_552 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_784 =
    _out_wifireMux_T_134 & out_frontSel_162 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_787 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_788 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_789 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_790 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_791 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_792 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_793 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_794 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_788 =
    _out_wifireMux_T_134 & out_frontSel_163 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1123 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1124 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1125 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1126 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1127 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1128 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1129 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1130 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_792 =
    _out_wifireMux_T_134 & out_frontSel_164 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_168 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_169 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_170 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_171 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_172 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_173 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_174 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_175 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_796 =
    _out_wifireMux_T_134 & out_frontSel_165 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_336 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_337 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_338 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_339 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_340 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_341 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_342 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_343 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_800 =
    _out_wifireMux_T_134 & out_frontSel_166 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_519 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_520 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_521 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_522 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_523 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_524 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_525 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_526 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_804 =
    _out_wifireMux_T_134 & out_frontSel_167 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_779 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_780 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_781 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_782 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_783 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_784 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_785 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_786 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_808 =
    _out_wifireMux_T_134 & out_frontSel_168 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1043 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1044 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1045 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1046 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1047 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1048 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1049 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1050 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_812 =
    _out_wifireMux_T_134 & out_frontSel_169 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_394 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_395 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_396 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_397 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_398 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_399 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_400 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_401 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_816 =
    _out_wifireMux_T_134 & out_frontSel_170 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_24 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_25 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_26 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_27 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_28 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_29 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_30 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_31 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_820 =
    _out_wifireMux_T_134 & out_frontSel_171 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_963 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_964 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_965 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_966 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_967 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_968 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_969 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_970 = _out_wifireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_824 =
    _out_wifireMux_T_134 & out_frontSel_172 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_641 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_642 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_643 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_644 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_645 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_646 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_647 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_648 = _out_wifireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_828 =
    _out_wifireMux_T_134 & out_frontSel_173 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_451 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_452 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_453 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_454 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_455 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_456 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_457 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_458 = _out_wifireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_832 =
    _out_wifireMux_T_134 & out_frontSel_174 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_72 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_73 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_74 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_75 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_76 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_77 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_78 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_79 = _out_wifireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_836 =
    _out_wifireMux_T_134 & out_frontSel_175 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_883 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_884 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_885 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_886 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_887 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_888 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_889 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_890 = _out_wifireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_840 =
    _out_wifireMux_T_134 & out_frontSel_176 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_569 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_570 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_571 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_572 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_573 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_574 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_575 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_576 = _out_wifireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_844 =
    _out_wifireMux_T_134 & out_frontSel_177 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_859 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_860 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_861 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_862 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_863 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_864 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_865 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_866 = _out_wifireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_848 =
    _out_wifireMux_T_134 & out_frontSel_178 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1115 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1116 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1117 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1118 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1119 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1120 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1121 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1122 = _out_wifireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_852 =
    _out_wifireMux_T_134 & out_frontSel_179 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_176 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_177 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_178 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_179 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_180 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_181 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_182 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_183 = _out_wifireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_856 =
    _out_wifireMux_T_134 & out_frontSel_180 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_553 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_554 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_555 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_556 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_557 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_558 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_559 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_560 = _out_wifireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_860 =
    _out_wifireMux_T_134 & out_frontSel_181 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_617 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_618 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_619 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_620 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_621 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_622 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_623 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_624 = _out_wifireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_864 =
    _out_wifireMux_T_134 & out_frontSel_182 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_867 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_868 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_869 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_870 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_871 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_872 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_873 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_874 = _out_wifireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_868 =
    _out_wifireMux_T_134 & out_frontSel_183 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1035 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1036 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1037 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1038 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1039 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1040 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1041 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1042 = _out_wifireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_872 =
    _out_wifireMux_T_134 & out_frontSel_184 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_96 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_97 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_98 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_99 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_100 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_101 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_102 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_103 = _out_wifireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_876 =
    _out_wifireMux_T_134 & out_frontSel_185 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_80 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_81 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_82 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_83 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_84 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_85 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_86 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_87 = _out_wifireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_880 =
    _out_wifireMux_T_134 & out_frontSel_186 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_955 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_956 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_957 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_958 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_959 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_960 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_961 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_962 = _out_wifireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_884 =
    _out_wifireMux_T_134 & out_frontSel_187 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_633 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_634 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_635 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_636 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_637 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_638 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_639 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_640 = _out_wifireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_888 =
    _out_wifireMux_T_134 & out_frontSel_188 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_386 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_387 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_388 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_389 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_390 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_391 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_392 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_393 = _out_wifireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_892 =
    _out_wifireMux_T_134 & out_frontSel_189 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_128 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_129 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_130 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_131 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_132 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_133 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_134 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_135 = _out_wifireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_896 =
    _out_wifireMux_T_134 & out_frontSel_190 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1027 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1028 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1029 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1030 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1031 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1032 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1033 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1034 = _out_wifireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_900 =
    _out_wifireMux_T_134 & out_frontSel_191 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_577 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_578 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_579 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_580 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_581 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_582 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_583 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_584 = _out_wifireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_904 =
    _out_wifireMux_T_134 & out_frontSel_192 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_320 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_321 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_322 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_323 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_324 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_325 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_326 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_327 = _out_wifireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_908 =
    _out_wifireMux_T_134 & out_frontSel_193 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_418 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_419 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_420 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_421 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_422 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_423 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_424 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_425 = _out_wifireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_912 =
    _out_wifireMux_T_134 & out_frontSel_194 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_819 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_820 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_821 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_822 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_823 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_824 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_825 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_826 = _out_wifireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_916 =
    _out_wifireMux_T_134 & out_frontSel_195 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1083 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1084 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1085 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1086 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1087 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1088 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1089 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1090 = _out_wifireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_920 =
    _out_wifireMux_T_134 & out_frontSel_196 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_112 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_113 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_114 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_115 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_116 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_117 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_118 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_119 = _out_wifireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_924 =
    _out_wifireMux_T_134 & out_frontSel_197 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_362 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_363 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_364 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_365 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_366 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_367 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_368 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_369 = _out_wifireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_928 =
    _out_wifireMux_T_134 & out_frontSel_198 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_707 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_708 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_709 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_710 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_711 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_712 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_713 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_714 = _out_wifireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_932 =
    _out_wifireMux_T_134 & out_frontSel_199 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_851 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_852 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_853 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_854 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_855 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_856 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_857 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_858 = _out_wifireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_936 =
    _out_wifireMux_T_134 & out_frontSel_200 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1131 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1132 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1133 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1134 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1135 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1136 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1137 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1138 = _out_wifireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_940 =
    _out_wifireMux_T_134 & out_frontSel_201 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_288 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_289 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_290 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_291 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_292 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_293 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_294 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_295 = _out_wifireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_944 =
    _out_wifireMux_T_134 & out_frontSel_202 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_48 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_49 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_50 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_51 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_52 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_53 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_54 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_55 = _out_wifireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_948 =
    _out_wifireMux_T_134 & out_frontSel_203 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_899 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_900 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_901 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_902 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_903 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_904 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_905 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_906 = _out_wifireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_952 =
    _out_wifireMux_T_134 & out_frontSel_204 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_585 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_586 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_587 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_588 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_589 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_590 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_591 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_592 = _out_wifireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_956 =
    _out_wifireMux_T_134 & out_frontSel_205 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_479 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_480 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_481 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_482 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_483 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_484 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_485 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_486 = _out_wifireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_960 =
    _out_wifireMux_T_134 & out_frontSel_206 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_264 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_265 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_266 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_267 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_268 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_269 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_270 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_271 = _out_wifireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_964 =
    _out_wifireMux_T_134 & out_frontSel_207 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_979 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_980 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_981 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_982 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_983 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_984 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_985 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_986 = _out_wifireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_968 =
    _out_wifireMux_T_134 & out_frontSel_208 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_673 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_674 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_675 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_676 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_677 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_678 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_679 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_680 = _out_wifireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_972 =
    _out_wifireMux_T_134 & out_frontSel_209 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_803 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_804 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_805 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_806 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_807 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_808 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_809 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_810 = _out_wifireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_976 =
    _out_wifireMux_T_134 & out_frontSel_210 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1059 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1060 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1061 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1062 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1063 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1064 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1065 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1066 = _out_wifireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_980 =
    _out_wifireMux_T_134 & out_frontSel_211 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_200 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_201 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_202 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_203 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_204 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_205 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_206 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_207 = _out_wifireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_984 =
    _out_wifireMux_T_134 & out_frontSel_212 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_426 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_427 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_428 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_429 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_430 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_431 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_432 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_433 = _out_wifireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_988 =
    _out_wifireMux_T_134 & out_frontSel_213 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_691 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_692 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_693 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_694 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_695 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_696 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_697 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_698 = _out_wifireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_992 =
    _out_wifireMux_T_134 & out_frontSel_214 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_987 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_988 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_989 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_990 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_991 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_992 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_993 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_994 = _out_wifireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_996 =
    _out_wifireMux_T_134 & out_frontSel_215 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1147 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1148 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1149 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1150 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1151 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1152 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1153 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1154 = _out_wifireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1000 =
    _out_wifireMux_T_134 & out_frontSel_216 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_160 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_161 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_162 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_163 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_164 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_165 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_166 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_167 = _out_wifireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1004 =
    _out_wifireMux_T_134 & out_frontSel_217 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_32 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_33 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_34 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_35 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_36 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_37 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_38 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_39 = _out_wifireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1008 =
    _out_wifireMux_T_134 & out_frontSel_218 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_907 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_908 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_909 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_910 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_911 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_912 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_913 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_914 = _out_wifireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1012 =
    _out_wifireMux_T_134 & out_frontSel_219 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_649 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_650 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_651 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_652 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_653 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_654 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_655 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_656 = _out_wifireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1016 =
    _out_wifireMux_T_134 & out_frontSel_220 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_296 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_297 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_298 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_299 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_300 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_301 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_302 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_303 = _out_wifireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1020 =
    _out_wifireMux_T_134 & out_frontSel_221 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_224 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_225 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_226 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_227 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_228 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_229 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_230 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_231 = _out_wifireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1024 =
    _out_wifireMux_T_134 & out_frontSel_222 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1155 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1156 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1157 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1158 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1159 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1160 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1161 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1162 = _out_wifireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1028 =
    _out_wifireMux_T_134 & out_frontSel_223 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_747 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_748 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_749 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_750 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_751 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_752 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_753 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_754 = _out_wifireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1032 =
    _out_wifireMux_T_134 & out_frontSel_224 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_370 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_371 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_372 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_373 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_374 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_375 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_376 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_377 = _out_wifireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1036 =
    _out_wifireMux_T_134 & out_frontSel_225 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_410 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_411 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_412 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_413 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_414 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_415 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_416 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_417 = _out_wifireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1040 =
    _out_wifireMux_T_134 & out_frontSel_226 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_763 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_764 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_765 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_766 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_767 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_768 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_769 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_770 = _out_wifireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1044 =
    _out_wifireMux_T_134 & out_frontSel_227 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1179 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1180 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1181 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1182 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1183 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1184 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1185 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1186 = _out_wifireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1048 =
    _out_wifireMux_T_134 & out_frontSel_228 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_144 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_145 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_146 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_147 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_148 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_149 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_150 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_151 = _out_wifireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1052 =
    _out_wifireMux_T_134 & out_frontSel_229 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_346 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_347 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_348 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_349 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_350 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_351 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_352 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_353 = _out_wifireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1056 =
    _out_wifireMux_T_134 & out_frontSel_230 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_657 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_658 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_659 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_660 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_661 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_662 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_663 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_664 = _out_wifireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1060 =
    _out_wifireMux_T_134 & out_frontSel_231 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_931 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_932 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_933 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_934 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_935 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_936 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_937 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_938 = _out_wifireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1064 =
    _out_wifireMux_T_134 & out_frontSel_232 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1163 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1164 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1165 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1166 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1167 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1168 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1169 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1170 = _out_wifireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1068 =
    _out_wifireMux_T_134 & out_frontSel_233 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_272 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_273 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_274 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_275 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_276 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_277 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_278 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_279 = _out_wifireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1072 =
    _out_wifireMux_T_134 & out_frontSel_234 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_16 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_17 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_18 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_19 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_20 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_21 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_22 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_23 = _out_wifireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1076 =
    _out_wifireMux_T_134 & out_frontSel_235 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_995 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_996 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_997 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_998 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_999 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1000 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1001 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1002 = _out_wifireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1080 =
    _out_wifireMux_T_134 & out_frontSel_236 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_609 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_610 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_611 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_612 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_613 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_614 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_615 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_616 = _out_wifireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1084 =
    _out_wifireMux_T_134 & out_frontSel_237 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_495 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_496 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_497 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_498 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_499 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_500 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_501 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_502 = _out_wifireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1088 =
    _out_wifireMux_T_134 & out_frontSel_238 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_192 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_193 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_194 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_195 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_196 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_197 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_198 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_199 = _out_wifireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1092 =
    _out_wifireMux_T_134 & out_frontSel_239 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1091 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1092 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1093 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1094 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1095 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1096 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1097 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1098 = _out_wifireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1096 =
    _out_wifireMux_T_134 & out_frontSel_240 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_723 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_724 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_725 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_726 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_727 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_728 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_729 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_730 = _out_wifireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1100 =
    _out_wifireMux_T_134 & out_frontSel_241 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_771 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_772 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_773 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_774 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_775 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_776 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_777 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_778 = _out_wifireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1104 =
    _out_wifireMux_T_134 & out_frontSel_242 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1099 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1100 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1101 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1102 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1103 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1104 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1105 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1106 = _out_wifireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1108 =
    _out_wifireMux_T_134 & out_frontSel_243 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_248 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_249 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_250 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_251 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_252 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_253 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_254 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_255 = _out_wifireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1112 =
    _out_wifireMux_T_134 & out_frontSel_244 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_511 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_512 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_513 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_514 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_515 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_516 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_517 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_518 = _out_wifireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1116 =
    _out_wifireMux_T_134 & out_frontSel_245 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_665 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_666 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_667 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_668 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_669 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_670 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_671 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_672 = _out_wifireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1120 =
    _out_wifireMux_T_134 & out_frontSel_246 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1003 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1004 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1005 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1006 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1007 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1008 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1009 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1010 = _out_wifireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1124 =
    _out_wifireMux_T_134 & out_frontSel_247 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_40 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_41 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_42 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_43 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_44 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_45 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_46 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_47 = _out_wifireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1128 =
    _out_wifireMux_T_134 & out_frontSel_248 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_280 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_281 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_282 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_283 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_284 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_285 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_286 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_287 = _out_wifireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1132 =
    _out_wifireMux_T_134 & out_frontSel_249 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_8 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_9 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_10 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_11 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_12 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_13 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_14 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_15 = _out_wifireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1136 =
    _out_wifireMux_T_134 & out_frontSel_250 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_923 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_924 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_925 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_926 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_927 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_928 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_929 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_930 = _out_wifireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1140 =
    _out_wifireMux_T_134 & out_frontSel_251 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_731 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_732 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_733 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_734 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_735 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_736 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_737 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_738 = _out_wifireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1144 =
    _out_wifireMux_T_134 & out_frontSel_252 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_354 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_355 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_356 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_357 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_358 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_359 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_360 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_361 = _out_wifireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1148 =
    _out_wifireMux_T_134 & out_frontSel_253 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_208 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_209 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_210 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_211 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_212 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_213 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_214 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_215 = _out_wifireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1152 =
    _out_wifireMux_T_134 & out_frontSel_254 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1171 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1172 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1173 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1174 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1175 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1176 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1177 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1178 = _out_wifireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wifireMux_T_1156 =
    _out_wifireMux_T_134 & out_frontSel_255 & _out_T_1438;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_795 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_796 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_797 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_798 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_799 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_800 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_801 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_802 = _out_wifireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_132 = out_front_1_valid & out_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_132 = _out_wofireMux_T_132 & out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_134 =
    _out_rofireMux_T_132 & out_backSel_0_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_443 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_444 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_445 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_446 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_447 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_448 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_449 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_450 = _out_rofireMux_T_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_138 =
    _out_rofireMux_T_132 & out_backSel_1_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_88 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_89 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_90 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_91 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_92 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_93 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_94 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_95 = _out_rofireMux_T_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_142 =
    _out_rofireMux_T_132 & out_backSel_2_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_939 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_940 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_941 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_942 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_943 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_944 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_945 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_946 = _out_rofireMux_T_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_146 =
    _out_rofireMux_T_132 & out_backSel_3_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_593 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_594 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_595 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_596 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_597 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_598 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_599 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_600 = _out_rofireMux_T_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_150 =
    _out_rofireMux_T_132 & out_backSel_4_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_304 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_305 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_306 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_307 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_308 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_309 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_310 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_311 = _out_rofireMux_T_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_154 =
    _out_rofireMux_T_132 & out_backSel_5_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_152 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_153 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_154 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_155 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_156 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_157 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_158 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_159 = _out_rofireMux_T_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_158 =
    _out_rofireMux_T_132 & out_backSel_6_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1051 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1052 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1053 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1054 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1055 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1056 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1057 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1058 = _out_rofireMux_T_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_162 =
    _out_rofireMux_T_132 & out_backSel_7_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_843 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_844 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_845 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_846 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_847 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_848 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_849 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_850 = _out_rofireMux_T_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_166 =
    _out_rofireMux_T_132 & out_backSel_8_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_537 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_538 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_539 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_540 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_541 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_542 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_543 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_544 = _out_rofireMux_T_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_170 =
    _out_rofireMux_T_132 & out_backSel_9_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_256 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_257 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_258 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_259 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_260 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_261 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_262 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_263 = _out_rofireMux_T_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_174 =
    _out_rofireMux_T_132 & out_backSel_10_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_475 = _out_rofireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_476 = _out_rofireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_477 = _out_rofireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_478 = _out_rofireMux_T_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_262 =
    _out_rofireMux_T_132 & out_backSel_32 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_527 = _out_rofireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_528 = _out_rofireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_266 =
    _out_rofireMux_T_132 & out_backSel_33 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_344 = _out_rofireMux_T_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_345 = _out_rofireMux_T_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_434 = _out_rofireMux_T_132 & out_backSel_96 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_546 =
    _out_rofireMux_T_132 & out_backSel_103 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_681 = _out_rofireMux_T_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_682 = _out_rofireMux_T_546;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_550 =
    _out_rofireMux_T_132 & out_backSel_104 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_915 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_916 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_917 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_918 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_919 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_920 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_921 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_922 = _out_rofireMux_T_550;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_554 =
    _out_rofireMux_T_132 & out_backSel_105 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_503 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_504 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_505 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_506 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_507 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_508 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_509 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_510 = _out_rofireMux_T_554;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_558 =
    _out_rofireMux_T_132 & out_backSel_106 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_184 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_185 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_186 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_187 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_188 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_189 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_190 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_191 = _out_rofireMux_T_558;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_562 =
    _out_rofireMux_T_132 & out_backSel_107 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1067 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1068 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1069 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1070 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1071 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1072 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1073 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1074 = _out_rofireMux_T_562;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_566 =
    _out_rofireMux_T_132 & out_backSel_108 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_715 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_716 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_717 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_718 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_719 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_720 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_721 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_722 = _out_rofireMux_T_566;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_570 =
    _out_rofireMux_T_132 & out_backSel_109 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_435 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_436 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_437 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_438 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_439 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_440 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_441 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_442 = _out_rofireMux_T_570;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_574 =
    _out_rofireMux_T_132 & out_backSel_110 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_104 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_105 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_106 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_107 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_108 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_109 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_110 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_111 = _out_rofireMux_T_574;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_578 =
    _out_rofireMux_T_132 & out_backSel_111 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1139 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1140 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1141 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1142 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1143 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1144 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1145 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1146 = _out_rofireMux_T_578;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_582 =
    _out_rofireMux_T_132 & out_backSel_112 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_811 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_812 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_813 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_814 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_815 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_816 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_817 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_818 = _out_rofireMux_T_582;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_646 =
    _out_rofireMux_T_132 & out_backSel_128 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_487 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_488 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_489 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_490 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_491 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_492 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_493 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_494 = _out_rofireMux_T_646;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_650 =
    _out_rofireMux_T_132 & out_backSel_129 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_459 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_460 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_461 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_462 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_463 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_464 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_465 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_466 = _out_rofireMux_T_650;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_654 =
    _out_rofireMux_T_132 & out_backSel_130 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_739 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_740 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_741 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_742 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_743 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_744 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_745 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_746 = _out_rofireMux_T_654;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_658 =
    _out_rofireMux_T_132 & out_backSel_131 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1107 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1108 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1109 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1110 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1111 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1112 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1113 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1114 = _out_rofireMux_T_658;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_662 =
    _out_rofireMux_T_132 & out_backSel_132 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_232 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_233 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_234 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_235 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_236 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_237 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_238 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_239 = _out_rofireMux_T_662;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_666 =
    _out_rofireMux_T_132 & out_backSel_133 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_240 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_241 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_242 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_243 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_244 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_245 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_246 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_247 = _out_rofireMux_T_666;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_670 =
    _out_rofireMux_T_132 & out_backSel_134 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_467 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_468 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_469 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_470 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_471 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_472 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_473 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_474 = _out_rofireMux_T_670;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_674 =
    _out_rofireMux_T_132 & out_backSel_135 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_755 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_756 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_757 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_758 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_759 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_760 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_761 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_762 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_678 =
    _out_rofireMux_T_132 & out_backSel_136 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1075 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1076 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1077 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1078 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1079 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1080 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1081 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1082 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_682 =
    _out_rofireMux_T_132 & out_backSel_137 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_328 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_329 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_330 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_331 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_332 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_333 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_334 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_335 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_686 =
    _out_rofireMux_T_132 & out_backSel_138 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_0 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_2 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_3 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_4 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_5 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_6 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_7 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_690 =
    _out_rofireMux_T_132 & out_backSel_139 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_971 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_972 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_973 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_974 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_975 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_976 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_977 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_978 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_694 =
    _out_rofireMux_T_132 & out_backSel_140 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_683 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_684 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_685 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_686 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_687 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_688 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_689 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_690 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_698 =
    _out_rofireMux_T_132 & out_backSel_141 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_402 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_403 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_404 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_405 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_406 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_407 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_408 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_409 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_702 =
    _out_rofireMux_T_132 & out_backSel_142 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_56 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_57 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_58 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_59 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_60 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_61 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_62 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_63 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_706 =
    _out_rofireMux_T_132 & out_backSel_143 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_891 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_892 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_893 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_894 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_895 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_896 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_897 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_898 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_710 =
    _out_rofireMux_T_132 & out_backSel_144 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_601 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_602 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_603 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_604 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_605 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_606 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_607 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_608 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_714 =
    _out_rofireMux_T_132 & out_backSel_145 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_827 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_828 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_829 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_830 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_831 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_832 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_833 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_834 = _out_rofireMux_T_714;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_718 =
    _out_rofireMux_T_132 & out_backSel_146 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1019 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1020 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1021 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1022 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1023 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1024 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1025 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1026 = _out_rofireMux_T_718;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_722 =
    _out_rofireMux_T_132 & out_backSel_147 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_216 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_217 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_218 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_219 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_220 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_221 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_222 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_223 = _out_rofireMux_T_722;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_726 =
    _out_rofireMux_T_132 & out_backSel_148 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_529 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_530 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_531 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_532 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_533 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_534 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_535 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_536 = _out_rofireMux_T_726;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_730 =
    _out_rofireMux_T_132 & out_backSel_149 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_561 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_562 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_563 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_564 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_565 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_566 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_567 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_568 = _out_rofireMux_T_730;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_734 =
    _out_rofireMux_T_132 & out_backSel_150 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_835 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_836 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_837 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_838 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_839 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_840 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_841 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_842 = _out_rofireMux_T_734;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_738 =
    _out_rofireMux_T_132 & out_backSel_151 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1011 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1012 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1013 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1014 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1015 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1016 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1017 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1018 = _out_rofireMux_T_738;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_742 =
    _out_rofireMux_T_132 & out_backSel_152 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_136 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_137 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_138 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_139 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_140 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_141 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_142 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_143 = _out_rofireMux_T_742;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_746 =
    _out_rofireMux_T_132 & out_backSel_153 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_64 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_65 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_66 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_67 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_68 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_69 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_70 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_71 = _out_rofireMux_T_746;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_750 =
    _out_rofireMux_T_132 & out_backSel_154 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_875 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_876 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_877 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_878 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_879 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_880 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_881 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_882 = _out_rofireMux_T_750;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_754 =
    _out_rofireMux_T_132 & out_backSel_155 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_699 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_700 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_701 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_702 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_703 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_704 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_705 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_706 = _out_rofireMux_T_754;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_758 =
    _out_rofireMux_T_132 & out_backSel_156 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_378 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_379 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_380 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_381 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_382 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_383 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_384 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_385 = _out_rofireMux_T_758;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_762 =
    _out_rofireMux_T_132 & out_backSel_157 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_120 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_121 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_122 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_123 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_124 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_125 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_126 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_127 = _out_rofireMux_T_762;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_766 =
    _out_rofireMux_T_132 & out_backSel_158 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_947 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_948 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_949 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_950 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_951 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_952 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_953 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_954 = _out_rofireMux_T_766;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_770 =
    _out_rofireMux_T_132 & out_backSel_159 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_625 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_626 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_627 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_628 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_629 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_630 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_631 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_632 = _out_rofireMux_T_770;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_774 =
    _out_rofireMux_T_132 & out_backSel_160 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_312 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_313 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_314 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_315 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_316 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_317 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_318 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_319 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_778 =
    _out_rofireMux_T_132 & out_backSel_161 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_545 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_546 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_547 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_548 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_549 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_550 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_551 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_552 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_782 =
    _out_rofireMux_T_132 & out_backSel_162 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_787 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_788 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_789 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_790 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_791 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_792 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_793 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_794 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_786 =
    _out_rofireMux_T_132 & out_backSel_163 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1123 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1124 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1125 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1126 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1127 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1128 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1129 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1130 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_790 =
    _out_rofireMux_T_132 & out_backSel_164 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_168 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_169 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_170 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_171 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_172 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_173 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_174 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_175 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_794 =
    _out_rofireMux_T_132 & out_backSel_165 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_336 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_337 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_338 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_339 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_340 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_341 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_342 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_343 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_798 =
    _out_rofireMux_T_132 & out_backSel_166 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_519 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_520 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_521 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_522 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_523 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_524 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_525 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_526 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_802 =
    _out_rofireMux_T_132 & out_backSel_167 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_779 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_780 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_781 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_782 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_783 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_784 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_785 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_786 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_806 =
    _out_rofireMux_T_132 & out_backSel_168 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1043 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1044 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1045 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1046 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1047 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1048 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1049 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1050 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_810 =
    _out_rofireMux_T_132 & out_backSel_169 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_394 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_395 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_396 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_397 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_398 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_399 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_400 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_401 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_814 =
    _out_rofireMux_T_132 & out_backSel_170 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_24 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_25 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_26 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_27 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_28 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_29 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_30 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_31 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_818 =
    _out_rofireMux_T_132 & out_backSel_171 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_963 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_964 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_965 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_966 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_967 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_968 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_969 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_970 = _out_rofireMux_T_818;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_822 =
    _out_rofireMux_T_132 & out_backSel_172 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_641 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_642 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_643 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_644 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_645 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_646 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_647 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_648 = _out_rofireMux_T_822;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_826 =
    _out_rofireMux_T_132 & out_backSel_173 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_451 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_452 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_453 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_454 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_455 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_456 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_457 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_458 = _out_rofireMux_T_826;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_830 =
    _out_rofireMux_T_132 & out_backSel_174 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_72 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_73 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_74 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_75 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_76 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_77 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_78 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_79 = _out_rofireMux_T_830;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_834 =
    _out_rofireMux_T_132 & out_backSel_175 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_883 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_884 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_885 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_886 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_887 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_888 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_889 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_890 = _out_rofireMux_T_834;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_838 =
    _out_rofireMux_T_132 & out_backSel_176 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_569 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_570 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_571 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_572 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_573 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_574 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_575 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_576 = _out_rofireMux_T_838;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_842 =
    _out_rofireMux_T_132 & out_backSel_177 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_859 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_860 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_861 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_862 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_863 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_864 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_865 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_866 = _out_rofireMux_T_842;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_846 =
    _out_rofireMux_T_132 & out_backSel_178 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1115 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1116 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1117 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1118 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1119 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1120 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1121 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1122 = _out_rofireMux_T_846;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_850 =
    _out_rofireMux_T_132 & out_backSel_179 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_176 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_177 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_178 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_179 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_180 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_181 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_182 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_183 = _out_rofireMux_T_850;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_854 =
    _out_rofireMux_T_132 & out_backSel_180 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_553 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_554 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_555 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_556 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_557 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_558 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_559 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_560 = _out_rofireMux_T_854;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_858 =
    _out_rofireMux_T_132 & out_backSel_181 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_617 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_618 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_619 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_620 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_621 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_622 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_623 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_624 = _out_rofireMux_T_858;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_862 =
    _out_rofireMux_T_132 & out_backSel_182 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_867 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_868 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_869 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_870 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_871 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_872 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_873 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_874 = _out_rofireMux_T_862;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_866 =
    _out_rofireMux_T_132 & out_backSel_183 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1035 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1036 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1037 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1038 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1039 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1040 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1041 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1042 = _out_rofireMux_T_866;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_870 =
    _out_rofireMux_T_132 & out_backSel_184 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_96 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_97 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_98 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_99 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_100 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_101 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_102 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_103 = _out_rofireMux_T_870;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_874 =
    _out_rofireMux_T_132 & out_backSel_185 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_80 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_81 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_82 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_83 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_84 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_85 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_86 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_87 = _out_rofireMux_T_874;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_878 =
    _out_rofireMux_T_132 & out_backSel_186 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_955 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_956 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_957 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_958 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_959 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_960 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_961 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_962 = _out_rofireMux_T_878;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_882 =
    _out_rofireMux_T_132 & out_backSel_187 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_633 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_634 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_635 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_636 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_637 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_638 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_639 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_640 = _out_rofireMux_T_882;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_886 =
    _out_rofireMux_T_132 & out_backSel_188 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_386 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_387 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_388 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_389 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_390 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_391 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_392 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_393 = _out_rofireMux_T_886;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_890 =
    _out_rofireMux_T_132 & out_backSel_189 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_128 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_129 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_130 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_131 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_132 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_133 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_134 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_135 = _out_rofireMux_T_890;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_894 =
    _out_rofireMux_T_132 & out_backSel_190 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1027 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1028 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1029 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1030 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1031 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1032 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1033 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1034 = _out_rofireMux_T_894;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_898 =
    _out_rofireMux_T_132 & out_backSel_191 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_577 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_578 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_579 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_580 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_581 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_582 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_583 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_584 = _out_rofireMux_T_898;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_902 =
    _out_rofireMux_T_132 & out_backSel_192 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_320 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_321 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_322 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_323 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_324 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_325 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_326 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_327 = _out_rofireMux_T_902;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_906 =
    _out_rofireMux_T_132 & out_backSel_193 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_418 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_419 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_420 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_421 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_422 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_423 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_424 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_425 = _out_rofireMux_T_906;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_910 =
    _out_rofireMux_T_132 & out_backSel_194 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_819 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_820 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_821 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_822 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_823 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_824 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_825 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_826 = _out_rofireMux_T_910;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_914 =
    _out_rofireMux_T_132 & out_backSel_195 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1083 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1084 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1085 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1086 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1087 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1088 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1089 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1090 = _out_rofireMux_T_914;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_918 =
    _out_rofireMux_T_132 & out_backSel_196 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_112 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_113 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_114 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_115 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_116 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_117 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_118 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_119 = _out_rofireMux_T_918;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_922 =
    _out_rofireMux_T_132 & out_backSel_197 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_362 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_363 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_364 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_365 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_366 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_367 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_368 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_369 = _out_rofireMux_T_922;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_926 =
    _out_rofireMux_T_132 & out_backSel_198 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_707 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_708 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_709 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_710 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_711 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_712 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_713 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_714 = _out_rofireMux_T_926;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_930 =
    _out_rofireMux_T_132 & out_backSel_199 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_851 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_852 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_853 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_854 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_855 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_856 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_857 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_858 = _out_rofireMux_T_930;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_934 =
    _out_rofireMux_T_132 & out_backSel_200 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1131 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1132 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1133 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1134 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1135 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1136 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1137 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1138 = _out_rofireMux_T_934;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_938 =
    _out_rofireMux_T_132 & out_backSel_201 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_288 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_289 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_290 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_291 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_292 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_293 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_294 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_295 = _out_rofireMux_T_938;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_942 =
    _out_rofireMux_T_132 & out_backSel_202 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_48 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_49 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_50 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_51 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_52 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_53 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_54 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_55 = _out_rofireMux_T_942;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_946 =
    _out_rofireMux_T_132 & out_backSel_203 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_899 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_900 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_901 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_902 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_903 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_904 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_905 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_906 = _out_rofireMux_T_946;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_950 =
    _out_rofireMux_T_132 & out_backSel_204 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_585 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_586 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_587 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_588 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_589 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_590 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_591 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_592 = _out_rofireMux_T_950;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_954 =
    _out_rofireMux_T_132 & out_backSel_205 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_479 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_480 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_481 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_482 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_483 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_484 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_485 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_486 = _out_rofireMux_T_954;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_958 =
    _out_rofireMux_T_132 & out_backSel_206 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_264 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_265 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_266 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_267 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_268 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_269 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_270 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_271 = _out_rofireMux_T_958;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_962 =
    _out_rofireMux_T_132 & out_backSel_207 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_979 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_980 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_981 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_982 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_983 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_984 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_985 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_986 = _out_rofireMux_T_962;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_966 =
    _out_rofireMux_T_132 & out_backSel_208 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_673 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_674 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_675 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_676 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_677 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_678 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_679 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_680 = _out_rofireMux_T_966;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_970 =
    _out_rofireMux_T_132 & out_backSel_209 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_803 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_804 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_805 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_806 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_807 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_808 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_809 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_810 = _out_rofireMux_T_970;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_974 =
    _out_rofireMux_T_132 & out_backSel_210 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1059 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1060 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1061 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1062 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1063 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1064 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1065 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1066 = _out_rofireMux_T_974;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_978 =
    _out_rofireMux_T_132 & out_backSel_211 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_200 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_201 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_202 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_203 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_204 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_205 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_206 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_207 = _out_rofireMux_T_978;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_982 =
    _out_rofireMux_T_132 & out_backSel_212 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_426 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_427 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_428 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_429 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_430 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_431 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_432 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_433 = _out_rofireMux_T_982;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_986 =
    _out_rofireMux_T_132 & out_backSel_213 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_691 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_692 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_693 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_694 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_695 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_696 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_697 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_698 = _out_rofireMux_T_986;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_990 =
    _out_rofireMux_T_132 & out_backSel_214 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_987 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_988 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_989 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_990 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_991 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_992 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_993 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_994 = _out_rofireMux_T_990;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_994 =
    _out_rofireMux_T_132 & out_backSel_215 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1147 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1148 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1149 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1150 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1151 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1152 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1153 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1154 = _out_rofireMux_T_994;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_998 =
    _out_rofireMux_T_132 & out_backSel_216 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_160 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_161 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_162 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_163 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_164 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_165 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_166 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_167 = _out_rofireMux_T_998;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1002 =
    _out_rofireMux_T_132 & out_backSel_217 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_32 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_33 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_34 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_35 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_36 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_37 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_38 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_39 = _out_rofireMux_T_1002;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1006 =
    _out_rofireMux_T_132 & out_backSel_218 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_907 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_908 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_909 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_910 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_911 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_912 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_913 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_914 = _out_rofireMux_T_1006;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1010 =
    _out_rofireMux_T_132 & out_backSel_219 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_649 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_650 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_651 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_652 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_653 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_654 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_655 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_656 = _out_rofireMux_T_1010;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1014 =
    _out_rofireMux_T_132 & out_backSel_220 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_296 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_297 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_298 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_299 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_300 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_301 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_302 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_303 = _out_rofireMux_T_1014;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1018 =
    _out_rofireMux_T_132 & out_backSel_221 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_224 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_225 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_226 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_227 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_228 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_229 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_230 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_231 = _out_rofireMux_T_1018;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1022 =
    _out_rofireMux_T_132 & out_backSel_222 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1155 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1156 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1157 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1158 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1159 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1160 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1161 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1162 = _out_rofireMux_T_1022;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1026 =
    _out_rofireMux_T_132 & out_backSel_223 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_747 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_748 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_749 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_750 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_751 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_752 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_753 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_754 = _out_rofireMux_T_1026;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1030 =
    _out_rofireMux_T_132 & out_backSel_224 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_370 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_371 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_372 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_373 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_374 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_375 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_376 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_377 = _out_rofireMux_T_1030;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1034 =
    _out_rofireMux_T_132 & out_backSel_225 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_410 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_411 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_412 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_413 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_414 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_415 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_416 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_417 = _out_rofireMux_T_1034;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1038 =
    _out_rofireMux_T_132 & out_backSel_226 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_763 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_764 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_765 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_766 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_767 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_768 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_769 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_770 = _out_rofireMux_T_1038;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1042 =
    _out_rofireMux_T_132 & out_backSel_227 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1179 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1180 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1181 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1182 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1183 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1184 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1185 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1186 = _out_rofireMux_T_1042;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1046 =
    _out_rofireMux_T_132 & out_backSel_228 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_144 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_145 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_146 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_147 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_148 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_149 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_150 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_151 = _out_rofireMux_T_1046;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1050 =
    _out_rofireMux_T_132 & out_backSel_229 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_346 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_347 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_348 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_349 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_350 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_351 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_352 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_353 = _out_rofireMux_T_1050;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1054 =
    _out_rofireMux_T_132 & out_backSel_230 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_657 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_658 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_659 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_660 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_661 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_662 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_663 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_664 = _out_rofireMux_T_1054;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1058 =
    _out_rofireMux_T_132 & out_backSel_231 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_931 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_932 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_933 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_934 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_935 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_936 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_937 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_938 = _out_rofireMux_T_1058;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1062 =
    _out_rofireMux_T_132 & out_backSel_232 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1163 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1164 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1165 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1166 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1167 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1168 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1169 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1170 = _out_rofireMux_T_1062;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1066 =
    _out_rofireMux_T_132 & out_backSel_233 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_272 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_273 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_274 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_275 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_276 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_277 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_278 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_279 = _out_rofireMux_T_1066;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1070 =
    _out_rofireMux_T_132 & out_backSel_234 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_16 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_17 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_18 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_19 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_20 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_21 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_22 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_23 = _out_rofireMux_T_1070;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1074 =
    _out_rofireMux_T_132 & out_backSel_235 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_995 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_996 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_997 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_998 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_999 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1000 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1001 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1002 = _out_rofireMux_T_1074;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1078 =
    _out_rofireMux_T_132 & out_backSel_236 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_609 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_610 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_611 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_612 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_613 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_614 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_615 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_616 = _out_rofireMux_T_1078;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1082 =
    _out_rofireMux_T_132 & out_backSel_237 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_495 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_496 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_497 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_498 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_499 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_500 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_501 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_502 = _out_rofireMux_T_1082;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1086 =
    _out_rofireMux_T_132 & out_backSel_238 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_192 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_193 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_194 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_195 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_196 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_197 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_198 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_199 = _out_rofireMux_T_1086;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1090 =
    _out_rofireMux_T_132 & out_backSel_239 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1091 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1092 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1093 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1094 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1095 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1096 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1097 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1098 = _out_rofireMux_T_1090;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1094 =
    _out_rofireMux_T_132 & out_backSel_240 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_723 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_724 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_725 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_726 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_727 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_728 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_729 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_730 = _out_rofireMux_T_1094;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1098 =
    _out_rofireMux_T_132 & out_backSel_241 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_771 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_772 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_773 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_774 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_775 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_776 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_777 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_778 = _out_rofireMux_T_1098;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1102 =
    _out_rofireMux_T_132 & out_backSel_242 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1099 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1100 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1101 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1102 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1103 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1104 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1105 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1106 = _out_rofireMux_T_1102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1106 =
    _out_rofireMux_T_132 & out_backSel_243 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_248 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_249 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_250 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_251 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_252 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_253 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_254 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_255 = _out_rofireMux_T_1106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1110 =
    _out_rofireMux_T_132 & out_backSel_244 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_511 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_512 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_513 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_514 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_515 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_516 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_517 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_518 = _out_rofireMux_T_1110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1114 =
    _out_rofireMux_T_132 & out_backSel_245 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_665 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_666 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_667 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_668 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_669 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_670 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_671 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_672 = _out_rofireMux_T_1114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1118 =
    _out_rofireMux_T_132 & out_backSel_246 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1003 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1004 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1005 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1006 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1007 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1008 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1009 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1010 = _out_rofireMux_T_1118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1122 =
    _out_rofireMux_T_132 & out_backSel_247 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_40 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_41 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_42 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_43 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_44 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_45 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_46 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_47 = _out_rofireMux_T_1122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1126 =
    _out_rofireMux_T_132 & out_backSel_248 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_280 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_281 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_282 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_283 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_284 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_285 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_286 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_287 = _out_rofireMux_T_1126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1130 =
    _out_rofireMux_T_132 & out_backSel_249 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_8 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_9 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_10 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_11 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_12 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_13 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_14 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_15 = _out_rofireMux_T_1130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1134 =
    _out_rofireMux_T_132 & out_backSel_250 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_923 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_924 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_925 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_926 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_927 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_928 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_929 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_930 = _out_rofireMux_T_1134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1138 =
    _out_rofireMux_T_132 & out_backSel_251 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_731 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_732 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_733 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_734 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_735 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_736 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_737 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_738 = _out_rofireMux_T_1138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1142 =
    _out_rofireMux_T_132 & out_backSel_252 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_354 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_355 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_356 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_357 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_358 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_359 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_360 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_361 = _out_rofireMux_T_1142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1146 =
    _out_rofireMux_T_132 & out_backSel_253 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_208 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_209 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_210 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_211 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_212 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_213 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_214 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_215 = _out_rofireMux_T_1146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1150 =
    _out_rofireMux_T_132 & out_backSel_254 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1171 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1172 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1173 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1174 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1175 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1176 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1177 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1178 = _out_rofireMux_T_1150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_rofireMux_T_1154 =
    _out_rofireMux_T_132 & out_backSel_255 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_795 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_796 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_797 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_798 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_799 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_800 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_801 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_802 = _out_rofireMux_T_1154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_134 = _out_wofireMux_T_132 & ~out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_136 =
    _out_wofireMux_T_134 & out_backSel_0_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_443 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_444 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_445 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_446 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_447 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_448 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_449 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_450 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_140 =
    _out_wofireMux_T_134 & out_backSel_1_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_88 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_89 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_90 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_91 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_92 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_93 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_94 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_95 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_144 =
    _out_wofireMux_T_134 & out_backSel_2_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_939 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_940 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_941 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_942 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_943 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_944 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_945 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_946 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_148 =
    _out_wofireMux_T_134 & out_backSel_3_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_593 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_594 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_595 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_596 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_597 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_598 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_599 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_600 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_152 =
    _out_wofireMux_T_134 & out_backSel_4_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_304 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_305 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_306 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_307 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_308 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_309 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_310 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_311 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_156 =
    _out_wofireMux_T_134 & out_backSel_5_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_152 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_153 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_154 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_155 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_156 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_157 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_158 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_159 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_160 =
    _out_wofireMux_T_134 & out_backSel_6_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1051 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1052 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1053 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1054 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1055 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1056 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1057 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1058 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_164 =
    _out_wofireMux_T_134 & out_backSel_7_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_843 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_844 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_845 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_846 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_847 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_848 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_849 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_850 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_168 =
    _out_wofireMux_T_134 & out_backSel_8_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_537 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_538 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_539 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_540 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_541 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_542 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_543 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_544 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_172 =
    _out_wofireMux_T_134 & out_backSel_9_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_256 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_257 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_258 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_259 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_260 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_261 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_262 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_263 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_176 =
    _out_wofireMux_T_134 & out_backSel_10_1 & _out_T_1407;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_475 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_476 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_477 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_478 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_264 =
    _out_wofireMux_T_134 & out_backSel_32 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_527 = _out_wofireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_528 = _out_wofireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_268 =
    _out_wofireMux_T_134 & out_backSel_33 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_344 = _out_wofireMux_T_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_345 = _out_wofireMux_T_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_434 = _out_wofireMux_T_134 & out_backSel_96 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_548 =
    _out_wofireMux_T_134 & out_backSel_103 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_681 = _out_wofireMux_T_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_682 = _out_wofireMux_T_548;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_552 =
    _out_wofireMux_T_134 & out_backSel_104 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_915 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_916 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_917 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_918 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_919 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_920 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_921 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_922 = _out_wofireMux_T_552;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_556 =
    _out_wofireMux_T_134 & out_backSel_105 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_503 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_504 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_505 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_506 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_507 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_508 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_509 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_510 = _out_wofireMux_T_556;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_560 =
    _out_wofireMux_T_134 & out_backSel_106 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_184 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_185 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_186 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_187 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_188 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_189 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_190 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_191 = _out_wofireMux_T_560;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_564 =
    _out_wofireMux_T_134 & out_backSel_107 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1067 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1068 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1069 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1070 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1071 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1072 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1073 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1074 = _out_wofireMux_T_564;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_568 =
    _out_wofireMux_T_134 & out_backSel_108 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_715 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_716 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_717 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_718 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_719 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_720 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_721 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_722 = _out_wofireMux_T_568;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_572 =
    _out_wofireMux_T_134 & out_backSel_109 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_435 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_436 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_437 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_438 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_439 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_440 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_441 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_442 = _out_wofireMux_T_572;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_576 =
    _out_wofireMux_T_134 & out_backSel_110 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_104 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_105 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_106 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_107 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_108 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_109 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_110 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_111 = _out_wofireMux_T_576;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_580 =
    _out_wofireMux_T_134 & out_backSel_111 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1139 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1140 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1141 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1142 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1143 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1144 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1145 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1146 = _out_wofireMux_T_580;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_584 =
    _out_wofireMux_T_134 & out_backSel_112 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_811 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_812 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_813 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_814 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_815 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_816 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_817 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_818 = _out_wofireMux_T_584;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_648 =
    _out_wofireMux_T_134 & out_backSel_128 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_487 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_488 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_489 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_490 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_491 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_492 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_493 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_494 = _out_wofireMux_T_648;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_652 =
    _out_wofireMux_T_134 & out_backSel_129 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_459 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_460 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_461 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_462 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_463 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_464 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_465 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_466 = _out_wofireMux_T_652;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_656 =
    _out_wofireMux_T_134 & out_backSel_130 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_739 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_740 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_741 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_742 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_743 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_744 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_745 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_746 = _out_wofireMux_T_656;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_660 =
    _out_wofireMux_T_134 & out_backSel_131 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1107 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1108 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1109 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1110 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1111 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1112 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1113 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1114 = _out_wofireMux_T_660;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_664 =
    _out_wofireMux_T_134 & out_backSel_132 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_232 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_233 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_234 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_235 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_236 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_237 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_238 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_239 = _out_wofireMux_T_664;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_668 =
    _out_wofireMux_T_134 & out_backSel_133 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_240 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_241 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_242 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_243 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_244 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_245 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_246 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_247 = _out_wofireMux_T_668;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_672 =
    _out_wofireMux_T_134 & out_backSel_134 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_467 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_468 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_469 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_470 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_471 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_472 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_473 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_474 = _out_wofireMux_T_672;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_676 =
    _out_wofireMux_T_134 & out_backSel_135 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_755 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_756 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_757 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_758 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_759 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_760 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_761 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_762 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_680 =
    _out_wofireMux_T_134 & out_backSel_136 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1075 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1076 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1077 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1078 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1079 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1080 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1081 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1082 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_684 =
    _out_wofireMux_T_134 & out_backSel_137 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_328 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_329 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_330 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_331 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_332 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_333 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_334 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_335 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_688 =
    _out_wofireMux_T_134 & out_backSel_138 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_0 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_2 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_3 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_4 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_5 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_6 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_7 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_692 =
    _out_wofireMux_T_134 & out_backSel_139 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_971 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_972 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_973 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_974 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_975 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_976 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_977 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_978 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_696 =
    _out_wofireMux_T_134 & out_backSel_140 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_683 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_684 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_685 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_686 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_687 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_688 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_689 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_690 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_700 =
    _out_wofireMux_T_134 & out_backSel_141 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_402 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_403 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_404 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_405 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_406 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_407 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_408 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_409 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_704 =
    _out_wofireMux_T_134 & out_backSel_142 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_56 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_57 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_58 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_59 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_60 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_61 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_62 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_63 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_708 =
    _out_wofireMux_T_134 & out_backSel_143 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_891 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_892 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_893 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_894 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_895 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_896 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_897 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_898 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_712 =
    _out_wofireMux_T_134 & out_backSel_144 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_601 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_602 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_603 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_604 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_605 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_606 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_607 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_608 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_716 =
    _out_wofireMux_T_134 & out_backSel_145 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_827 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_828 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_829 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_830 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_831 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_832 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_833 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_834 = _out_wofireMux_T_716;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_720 =
    _out_wofireMux_T_134 & out_backSel_146 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1019 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1020 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1021 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1022 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1023 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1024 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1025 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1026 = _out_wofireMux_T_720;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_724 =
    _out_wofireMux_T_134 & out_backSel_147 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_216 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_217 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_218 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_219 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_220 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_221 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_222 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_223 = _out_wofireMux_T_724;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_728 =
    _out_wofireMux_T_134 & out_backSel_148 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_529 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_530 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_531 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_532 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_533 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_534 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_535 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_536 = _out_wofireMux_T_728;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_732 =
    _out_wofireMux_T_134 & out_backSel_149 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_561 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_562 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_563 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_564 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_565 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_566 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_567 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_568 = _out_wofireMux_T_732;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_736 =
    _out_wofireMux_T_134 & out_backSel_150 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_835 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_836 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_837 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_838 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_839 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_840 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_841 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_842 = _out_wofireMux_T_736;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_740 =
    _out_wofireMux_T_134 & out_backSel_151 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1011 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1012 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1013 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1014 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1015 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1016 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1017 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1018 = _out_wofireMux_T_740;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_744 =
    _out_wofireMux_T_134 & out_backSel_152 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_136 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_137 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_138 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_139 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_140 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_141 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_142 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_143 = _out_wofireMux_T_744;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_748 =
    _out_wofireMux_T_134 & out_backSel_153 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_64 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_65 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_66 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_67 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_68 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_69 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_70 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_71 = _out_wofireMux_T_748;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_752 =
    _out_wofireMux_T_134 & out_backSel_154 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_875 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_876 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_877 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_878 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_879 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_880 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_881 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_882 = _out_wofireMux_T_752;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_756 =
    _out_wofireMux_T_134 & out_backSel_155 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_699 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_700 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_701 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_702 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_703 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_704 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_705 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_706 = _out_wofireMux_T_756;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_760 =
    _out_wofireMux_T_134 & out_backSel_156 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_378 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_379 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_380 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_381 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_382 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_383 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_384 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_385 = _out_wofireMux_T_760;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_764 =
    _out_wofireMux_T_134 & out_backSel_157 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_120 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_121 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_122 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_123 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_124 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_125 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_126 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_127 = _out_wofireMux_T_764;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_768 =
    _out_wofireMux_T_134 & out_backSel_158 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_947 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_948 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_949 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_950 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_951 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_952 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_953 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_954 = _out_wofireMux_T_768;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_772 =
    _out_wofireMux_T_134 & out_backSel_159 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_625 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_626 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_627 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_628 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_629 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_630 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_631 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_632 = _out_wofireMux_T_772;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_776 =
    _out_wofireMux_T_134 & out_backSel_160 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_312 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_313 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_314 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_315 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_316 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_317 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_318 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_319 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_780 =
    _out_wofireMux_T_134 & out_backSel_161 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_545 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_546 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_547 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_548 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_549 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_550 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_551 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_552 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_784 =
    _out_wofireMux_T_134 & out_backSel_162 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_787 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_788 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_789 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_790 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_791 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_792 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_793 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_794 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_788 =
    _out_wofireMux_T_134 & out_backSel_163 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1123 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1124 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1125 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1126 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1127 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1128 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1129 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1130 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_792 =
    _out_wofireMux_T_134 & out_backSel_164 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_168 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_169 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_170 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_171 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_172 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_173 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_174 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_175 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_796 =
    _out_wofireMux_T_134 & out_backSel_165 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_336 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_337 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_338 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_339 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_340 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_341 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_342 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_343 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_800 =
    _out_wofireMux_T_134 & out_backSel_166 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_519 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_520 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_521 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_522 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_523 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_524 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_525 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_526 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_804 =
    _out_wofireMux_T_134 & out_backSel_167 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_779 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_780 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_781 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_782 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_783 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_784 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_785 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_786 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_808 =
    _out_wofireMux_T_134 & out_backSel_168 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1043 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1044 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1045 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1046 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1047 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1048 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1049 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1050 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_812 =
    _out_wofireMux_T_134 & out_backSel_169 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_394 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_395 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_396 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_397 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_398 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_399 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_400 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_401 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_816 =
    _out_wofireMux_T_134 & out_backSel_170 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_24 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_25 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_26 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_27 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_28 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_29 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_30 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_31 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_820 =
    _out_wofireMux_T_134 & out_backSel_171 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_963 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_964 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_965 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_966 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_967 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_968 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_969 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_970 = _out_wofireMux_T_820;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_824 =
    _out_wofireMux_T_134 & out_backSel_172 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_641 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_642 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_643 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_644 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_645 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_646 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_647 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_648 = _out_wofireMux_T_824;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_828 =
    _out_wofireMux_T_134 & out_backSel_173 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_451 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_452 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_453 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_454 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_455 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_456 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_457 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_458 = _out_wofireMux_T_828;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_832 =
    _out_wofireMux_T_134 & out_backSel_174 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_72 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_73 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_74 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_75 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_76 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_77 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_78 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_79 = _out_wofireMux_T_832;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_836 =
    _out_wofireMux_T_134 & out_backSel_175 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_883 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_884 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_885 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_886 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_887 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_888 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_889 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_890 = _out_wofireMux_T_836;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_840 =
    _out_wofireMux_T_134 & out_backSel_176 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_569 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_570 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_571 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_572 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_573 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_574 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_575 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_576 = _out_wofireMux_T_840;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_844 =
    _out_wofireMux_T_134 & out_backSel_177 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_859 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_860 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_861 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_862 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_863 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_864 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_865 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_866 = _out_wofireMux_T_844;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_848 =
    _out_wofireMux_T_134 & out_backSel_178 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1115 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1116 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1117 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1118 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1119 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1120 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1121 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1122 = _out_wofireMux_T_848;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_852 =
    _out_wofireMux_T_134 & out_backSel_179 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_176 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_177 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_178 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_179 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_180 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_181 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_182 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_183 = _out_wofireMux_T_852;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_856 =
    _out_wofireMux_T_134 & out_backSel_180 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_553 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_554 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_555 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_556 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_557 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_558 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_559 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_560 = _out_wofireMux_T_856;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_860 =
    _out_wofireMux_T_134 & out_backSel_181 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_617 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_618 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_619 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_620 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_621 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_622 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_623 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_624 = _out_wofireMux_T_860;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_864 =
    _out_wofireMux_T_134 & out_backSel_182 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_867 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_868 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_869 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_870 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_871 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_872 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_873 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_874 = _out_wofireMux_T_864;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_868 =
    _out_wofireMux_T_134 & out_backSel_183 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1035 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1036 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1037 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1038 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1039 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1040 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1041 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1042 = _out_wofireMux_T_868;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_872 =
    _out_wofireMux_T_134 & out_backSel_184 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_96 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_97 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_98 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_99 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_100 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_101 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_102 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_103 = _out_wofireMux_T_872;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_876 =
    _out_wofireMux_T_134 & out_backSel_185 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_80 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_81 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_82 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_83 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_84 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_85 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_86 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_87 = _out_wofireMux_T_876;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_880 =
    _out_wofireMux_T_134 & out_backSel_186 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_955 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_956 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_957 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_958 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_959 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_960 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_961 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_962 = _out_wofireMux_T_880;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_884 =
    _out_wofireMux_T_134 & out_backSel_187 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_633 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_634 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_635 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_636 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_637 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_638 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_639 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_640 = _out_wofireMux_T_884;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_888 =
    _out_wofireMux_T_134 & out_backSel_188 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_386 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_387 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_388 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_389 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_390 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_391 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_392 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_393 = _out_wofireMux_T_888;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_892 =
    _out_wofireMux_T_134 & out_backSel_189 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_128 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_129 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_130 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_131 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_132 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_133 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_134 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_135 = _out_wofireMux_T_892;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_896 =
    _out_wofireMux_T_134 & out_backSel_190 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1027 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1028 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1029 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1030 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1031 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1032 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1033 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1034 = _out_wofireMux_T_896;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_900 =
    _out_wofireMux_T_134 & out_backSel_191 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_577 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_578 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_579 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_580 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_581 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_582 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_583 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_584 = _out_wofireMux_T_900;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_904 =
    _out_wofireMux_T_134 & out_backSel_192 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_320 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_321 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_322 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_323 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_324 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_325 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_326 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_327 = _out_wofireMux_T_904;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_908 =
    _out_wofireMux_T_134 & out_backSel_193 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_418 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_419 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_420 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_421 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_422 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_423 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_424 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_425 = _out_wofireMux_T_908;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_912 =
    _out_wofireMux_T_134 & out_backSel_194 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_819 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_820 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_821 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_822 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_823 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_824 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_825 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_826 = _out_wofireMux_T_912;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_916 =
    _out_wofireMux_T_134 & out_backSel_195 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1083 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1084 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1085 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1086 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1087 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1088 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1089 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1090 = _out_wofireMux_T_916;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_920 =
    _out_wofireMux_T_134 & out_backSel_196 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_112 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_113 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_114 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_115 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_116 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_117 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_118 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_119 = _out_wofireMux_T_920;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_924 =
    _out_wofireMux_T_134 & out_backSel_197 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_362 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_363 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_364 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_365 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_366 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_367 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_368 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_369 = _out_wofireMux_T_924;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_928 =
    _out_wofireMux_T_134 & out_backSel_198 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_707 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_708 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_709 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_710 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_711 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_712 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_713 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_714 = _out_wofireMux_T_928;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_932 =
    _out_wofireMux_T_134 & out_backSel_199 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_851 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_852 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_853 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_854 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_855 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_856 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_857 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_858 = _out_wofireMux_T_932;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_936 =
    _out_wofireMux_T_134 & out_backSel_200 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1131 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1132 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1133 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1134 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1135 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1136 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1137 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1138 = _out_wofireMux_T_936;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_940 =
    _out_wofireMux_T_134 & out_backSel_201 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_288 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_289 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_290 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_291 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_292 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_293 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_294 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_295 = _out_wofireMux_T_940;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_944 =
    _out_wofireMux_T_134 & out_backSel_202 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_48 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_49 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_50 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_51 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_52 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_53 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_54 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_55 = _out_wofireMux_T_944;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_948 =
    _out_wofireMux_T_134 & out_backSel_203 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_899 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_900 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_901 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_902 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_903 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_904 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_905 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_906 = _out_wofireMux_T_948;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_952 =
    _out_wofireMux_T_134 & out_backSel_204 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_585 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_586 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_587 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_588 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_589 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_590 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_591 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_592 = _out_wofireMux_T_952;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_956 =
    _out_wofireMux_T_134 & out_backSel_205 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_479 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_480 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_481 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_482 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_483 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_484 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_485 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_486 = _out_wofireMux_T_956;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_960 =
    _out_wofireMux_T_134 & out_backSel_206 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_264 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_265 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_266 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_267 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_268 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_269 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_270 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_271 = _out_wofireMux_T_960;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_964 =
    _out_wofireMux_T_134 & out_backSel_207 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_979 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_980 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_981 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_982 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_983 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_984 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_985 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_986 = _out_wofireMux_T_964;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_968 =
    _out_wofireMux_T_134 & out_backSel_208 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_673 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_674 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_675 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_676 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_677 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_678 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_679 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_680 = _out_wofireMux_T_968;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_972 =
    _out_wofireMux_T_134 & out_backSel_209 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_803 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_804 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_805 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_806 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_807 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_808 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_809 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_810 = _out_wofireMux_T_972;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_976 =
    _out_wofireMux_T_134 & out_backSel_210 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1059 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1060 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1061 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1062 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1063 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1064 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1065 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1066 = _out_wofireMux_T_976;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_980 =
    _out_wofireMux_T_134 & out_backSel_211 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_200 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_201 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_202 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_203 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_204 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_205 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_206 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_207 = _out_wofireMux_T_980;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_984 =
    _out_wofireMux_T_134 & out_backSel_212 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_426 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_427 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_428 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_429 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_430 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_431 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_432 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_433 = _out_wofireMux_T_984;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_988 =
    _out_wofireMux_T_134 & out_backSel_213 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_691 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_692 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_693 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_694 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_695 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_696 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_697 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_698 = _out_wofireMux_T_988;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_992 =
    _out_wofireMux_T_134 & out_backSel_214 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_987 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_988 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_989 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_990 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_991 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_992 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_993 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_994 = _out_wofireMux_T_992;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_996 =
    _out_wofireMux_T_134 & out_backSel_215 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1147 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1148 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1149 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1150 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1151 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1152 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1153 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1154 = _out_wofireMux_T_996;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1000 =
    _out_wofireMux_T_134 & out_backSel_216 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_160 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_161 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_162 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_163 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_164 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_165 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_166 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_167 = _out_wofireMux_T_1000;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1004 =
    _out_wofireMux_T_134 & out_backSel_217 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_32 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_33 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_34 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_35 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_36 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_37 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_38 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_39 = _out_wofireMux_T_1004;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1008 =
    _out_wofireMux_T_134 & out_backSel_218 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_907 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_908 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_909 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_910 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_911 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_912 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_913 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_914 = _out_wofireMux_T_1008;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1012 =
    _out_wofireMux_T_134 & out_backSel_219 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_649 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_650 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_651 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_652 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_653 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_654 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_655 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_656 = _out_wofireMux_T_1012;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1016 =
    _out_wofireMux_T_134 & out_backSel_220 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_296 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_297 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_298 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_299 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_300 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_301 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_302 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_303 = _out_wofireMux_T_1016;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1020 =
    _out_wofireMux_T_134 & out_backSel_221 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_224 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_225 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_226 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_227 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_228 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_229 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_230 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_231 = _out_wofireMux_T_1020;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1024 =
    _out_wofireMux_T_134 & out_backSel_222 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1155 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1156 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1157 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1158 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1159 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1160 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1161 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1162 = _out_wofireMux_T_1024;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1028 =
    _out_wofireMux_T_134 & out_backSel_223 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_747 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_748 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_749 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_750 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_751 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_752 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_753 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_754 = _out_wofireMux_T_1028;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1032 =
    _out_wofireMux_T_134 & out_backSel_224 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_370 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_371 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_372 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_373 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_374 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_375 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_376 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_377 = _out_wofireMux_T_1032;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1036 =
    _out_wofireMux_T_134 & out_backSel_225 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_410 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_411 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_412 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_413 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_414 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_415 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_416 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_417 = _out_wofireMux_T_1036;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1040 =
    _out_wofireMux_T_134 & out_backSel_226 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_763 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_764 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_765 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_766 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_767 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_768 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_769 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_770 = _out_wofireMux_T_1040;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1044 =
    _out_wofireMux_T_134 & out_backSel_227 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1179 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1180 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1181 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1182 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1183 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1184 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1185 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1186 = _out_wofireMux_T_1044;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1048 =
    _out_wofireMux_T_134 & out_backSel_228 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_144 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_145 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_146 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_147 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_148 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_149 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_150 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_151 = _out_wofireMux_T_1048;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1052 =
    _out_wofireMux_T_134 & out_backSel_229 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_346 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_347 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_348 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_349 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_350 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_351 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_352 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_353 = _out_wofireMux_T_1052;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1056 =
    _out_wofireMux_T_134 & out_backSel_230 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_657 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_658 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_659 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_660 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_661 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_662 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_663 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_664 = _out_wofireMux_T_1056;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1060 =
    _out_wofireMux_T_134 & out_backSel_231 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_931 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_932 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_933 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_934 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_935 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_936 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_937 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_938 = _out_wofireMux_T_1060;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1064 =
    _out_wofireMux_T_134 & out_backSel_232 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1163 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1164 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1165 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1166 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1167 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1168 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1169 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1170 = _out_wofireMux_T_1064;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1068 =
    _out_wofireMux_T_134 & out_backSel_233 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_272 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_273 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_274 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_275 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_276 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_277 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_278 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_279 = _out_wofireMux_T_1068;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1072 =
    _out_wofireMux_T_134 & out_backSel_234 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_16 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_17 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_18 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_19 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_20 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_21 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_22 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_23 = _out_wofireMux_T_1072;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1076 =
    _out_wofireMux_T_134 & out_backSel_235 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_995 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_996 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_997 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_998 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_999 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1000 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1001 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1002 = _out_wofireMux_T_1076;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1080 =
    _out_wofireMux_T_134 & out_backSel_236 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_609 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_610 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_611 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_612 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_613 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_614 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_615 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_616 = _out_wofireMux_T_1080;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1084 =
    _out_wofireMux_T_134 & out_backSel_237 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_495 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_496 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_497 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_498 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_499 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_500 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_501 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_502 = _out_wofireMux_T_1084;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1088 =
    _out_wofireMux_T_134 & out_backSel_238 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_192 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_193 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_194 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_195 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_196 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_197 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_198 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_199 = _out_wofireMux_T_1088;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1092 =
    _out_wofireMux_T_134 & out_backSel_239 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1091 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1092 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1093 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1094 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1095 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1096 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1097 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1098 = _out_wofireMux_T_1092;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1096 =
    _out_wofireMux_T_134 & out_backSel_240 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_723 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_724 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_725 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_726 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_727 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_728 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_729 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_730 = _out_wofireMux_T_1096;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1100 =
    _out_wofireMux_T_134 & out_backSel_241 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_771 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_772 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_773 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_774 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_775 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_776 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_777 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_778 = _out_wofireMux_T_1100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1104 =
    _out_wofireMux_T_134 & out_backSel_242 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1099 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1100 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1101 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1102 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1103 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1104 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1105 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1106 = _out_wofireMux_T_1104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1108 =
    _out_wofireMux_T_134 & out_backSel_243 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_248 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_249 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_250 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_251 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_252 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_253 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_254 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_255 = _out_wofireMux_T_1108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1112 =
    _out_wofireMux_T_134 & out_backSel_244 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_511 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_512 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_513 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_514 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_515 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_516 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_517 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_518 = _out_wofireMux_T_1112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1116 =
    _out_wofireMux_T_134 & out_backSel_245 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_665 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_666 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_667 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_668 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_669 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_670 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_671 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_672 = _out_wofireMux_T_1116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1120 =
    _out_wofireMux_T_134 & out_backSel_246 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1003 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1004 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1005 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1006 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1007 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1008 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1009 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1010 = _out_wofireMux_T_1120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1124 =
    _out_wofireMux_T_134 & out_backSel_247 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_40 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_41 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_42 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_43 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_44 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_45 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_46 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_47 = _out_wofireMux_T_1124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1128 =
    _out_wofireMux_T_134 & out_backSel_248 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_280 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_281 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_282 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_283 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_284 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_285 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_286 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_287 = _out_wofireMux_T_1128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1132 =
    _out_wofireMux_T_134 & out_backSel_249 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_8 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_9 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_10 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_11 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_12 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_13 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_14 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_15 = _out_wofireMux_T_1132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1136 =
    _out_wofireMux_T_134 & out_backSel_250 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_923 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_924 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_925 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_926 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_927 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_928 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_929 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_930 = _out_wofireMux_T_1136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1140 =
    _out_wofireMux_T_134 & out_backSel_251 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_731 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_732 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_733 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_734 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_735 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_736 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_737 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_738 = _out_wofireMux_T_1140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1144 =
    _out_wofireMux_T_134 & out_backSel_252 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_354 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_355 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_356 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_357 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_358 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_359 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_360 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_361 = _out_wofireMux_T_1144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1148 =
    _out_wofireMux_T_134 & out_backSel_253 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_208 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_209 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_210 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_211 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_212 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_213 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_214 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_215 = _out_wofireMux_T_1148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1152 =
    _out_wofireMux_T_134 & out_backSel_254 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1171 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1172 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1173 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1174 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1175 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1176 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1177 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1178 = _out_wofireMux_T_1152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire               _out_wofireMux_T_1156 =
    _out_wofireMux_T_134 & out_backSel_255 & _out_T_1439;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_795 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_796 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_797 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_798 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_799 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_800 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_801 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_802 = _out_wofireMux_T_1156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [255:0]       _GEN_15 =
    {{_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {_out_T_1439},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {_out_T_1439},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {_out_T_1439},
     {_out_T_1439},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407},
     {_out_T_1407}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  wire [255:0][63:0] _GEN_16 =
    {{out_prepend_778},
     {out_prepend_1107},
     {out_prepend_268},
     {out_prepend_395},
     {out_prepend_722},
     {out_prepend_890},
     {out_prepend_93},
     {out_prepend_331},
     {out_prepend_121},
     {out_prepend_960},
     {out_prepend_665},
     {out_prepend_531},
     {out_prepend_303},
     {out_prepend_1044},
     {out_prepend_757},
     {out_prepend_715},
     {out_prepend_1037},
     {out_prepend_254},
     {out_prepend_517},
     {out_prepend_616},
     {out_prepend_953},
     {out_prepend_100},
     {out_prepend_324},
     {out_prepend_1100},
     {out_prepend_897},
     {out_prepend_658},
     {out_prepend_388},
     {out_prepend_212},
     {out_prepend_1114},
     {out_prepend_750},
     {out_prepend_444},
     {out_prepend_409},
     {out_prepend_736},
     {out_prepend_1093},
     {out_prepend_282},
     {out_prepend_345},
     {out_prepend_651},
     {out_prepend_876},
     {out_prepend_114},
     {out_prepend_226},
     {out_prepend_1086},
     {out_prepend_946},
     {out_prepend_687},
     {out_prepend_458},
     {out_prepend_261},
     {out_prepend_1009},
     {out_prepend_785},
     {out_prepend_672},
     {out_prepend_939},
     {out_prepend_317},
     {out_prepend_503},
     {out_prepend_595},
     {out_prepend_869},
     {out_prepend_128},
     {out_prepend_338},
     {out_prepend_1072},
     {out_prepend_827},
     {out_prepend_701},
     {out_prepend_402},
     {out_prepend_184},
     {out_prepend_1030},
     {out_prepend_799},
     {out_prepend_451},
     {out_prepend_366},
     {out_prepend_588},
     {out_prepend_981},
     {out_prepend_198},
     {out_prepend_423},
     {out_prepend_637},
     {out_prepend_918},
     {out_prepend_156},
     {out_prepend_170},
     {out_prepend_988},
     {out_prepend_841},
     {out_prepend_623},
     {out_prepend_567},
     {out_prepend_240},
     {out_prepend_1058},
     {out_prepend_834},
     {out_prepend_581},
     {out_prepend_855},
     {out_prepend_149},
     {out_prepend_479},
     {out_prepend_644},
     {out_prepend_925},
     {out_prepend_107},
     {out_prepend_430},
     {out_prepend_995},
     {out_prepend_764},
     {out_prepend_538},
     {out_prepend_380},
     {out_prepend_233},
     {out_prepend_1065},
     {out_prepend_771},
     {out_prepend_560},
     {out_prepend_359},
     {out_prepend_630},
     {out_prepend_911},
     {out_prepend_191},
     {out_prepend_416},
     {out_prepend_694},
     {out_prepend_848},
     {out_prepend_142},
     {out_prepend_205},
     {out_prepend_967},
     {out_prepend_813},
     {out_prepend_574},
     {out_prepend_546},
     {out_prepend_275},
     {out_prepend_974},
     {out_prepend_806},
     {out_prepend_609},
     {out_prepend_862},
     {out_prepend_135},
     {out_prepend_437},
     {out_prepend_680},
     {out_prepend_932},
     {out_prepend_86},
     {out_prepend_373},
     {out_prepend_1023},
     {out_prepend_743},
     {out_prepend_493},
     {out_prepend_296},
     {out_prepend_289},
     {out_prepend_1051},
     {out_prepend_729},
     {out_prepend_486},
     {out_prepend_510},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {out_prepend_792},
     {out_prepend_1079},
     {out_prepend_177},
     {out_prepend_465},
     {out_prepend_708},
     {out_prepend_1016},
     {out_prepend_247},
     {out_prepend_524},
     {out_prepend_883},
     {out_prepend_673},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h380006F},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h100073},
     {64'h100026237B200073},
     {64'h7B20247310802423},
     {64'hF140247330000067},
     {64'h100022237B202473},
     {64'h4086300147413},
     {64'hFE0408E300347413},
     {64'h4004440310802023},
     {64'hF14024737B241073},
     {64'hFF0000F0440006F},
     {64'h380006F00C0006F}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign out_1_bits_data = _GEN_15[out_oindex_1] ? _GEN_16[out_oindex_1] : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign tlNodeIn_d_bits_size = tlNodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign tlNodeIn_d_bits_source = tlNodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign tlNodeIn_d_bits_opcode = {2'h0, out_1_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  assign abstractCommandBusy = |ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:1213:39, :1725:27, :1733:42
  wire               errorBusy =
    ABSTRACTCSWrEnMaybe & ~ABSTRACTCSWrEnLegal | autoexecdataWrEnMaybe
    & ~ABSTRACTAUTOWrEnLegal | autoexecprogbufWrEnMaybe & ~ABSTRACTAUTOWrEnLegal
    | COMMANDWrEnMaybe & ~COMMANDWrEnLegal | dmiAbstractDataAccess
    & ~dmiAbstractDataAccessLegal | dmiProgramBufferAccess & ~dmiProgramBufferAccessLegal;	// src/main/scala/devices/debug/Debug.scala:881:47, :885:46, :1181:39, :1183:39, :1188:36, :1233:41, :1234:44, :1236:41, :1256:68, :1257:69, :1274:39, :1275:39, :1741:{42,45,74}, :1742:{42,45,74}, :1743:{44,74}, :1744:{42,45,74}, :1745:{42,45,74}, :1746:{42,45}
  wire               commandWrIsAccessRegister = COMMANDWrData_cmdtype == 8'h0;	// src/main/scala/devices/debug/Debug.scala:1273:39, :1749:60
  wire               commandRegIsAccessRegister = COMMANDReg_cmdtype == 8'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1750:58
  wire               commandWrIsUnsupported = COMMANDWrEn & ~commandWrIsAccessRegister;	// src/main/scala/devices/debug/Debug.scala:1278:40, :1749:60, :1752:{46,49}
  wire               accessRegIsLegalSize =
    accessRegisterCommandReg_size == 3'h2 | accessRegisterCommandReg_size == 3'h3;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1758:{63,72,106}
  wire               accessRegIsGPR =
    (|(accessRegisterCommandReg_regno[15:12])) & accessRegisterCommandReg_regno < 16'h1020
    & accessRegIsLegalSize;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1758:72, :1759:{58,70,104,117}
  wire               _GEN_17 = ~accessRegisterCommandReg_transfer | accessRegIsGPR;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1759:117, :1769:{19,54}
  wire               commandRegIsUnsupported = ~commandRegIsAccessRegister | ~_GEN_17;	// src/main/scala/devices/debug/Debug.scala:1750:58, :1754:43, :1766:39, :1767:115, :1768:33, :1769:{54,73}, :1770:33
  wire               commandRegBadHaltResume =
    commandRegIsAccessRegister & _GEN_17 & ~hartHalted;	// src/main/scala/devices/debug/Debug.scala:1727:37, :1750:58, :1755:43, :1766:39, :1767:115, :1769:{54,73}, :1771:{33,36}
  wire               _regAccessRegisterCommand_T_1 = ABSTRACTCSReg_cmderr == 3'h0;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1775:103
  wire               wrAccessRegisterCommand =
    COMMANDWrEn & commandWrIsAccessRegister & _regAccessRegisterCommand_T_1;	// src/main/scala/devices/debug/Debug.scala:1278:40, :1749:60, :1775:{48,78,103}
  wire               regAccessRegisterCommand =
    autoexec & commandRegIsAccessRegister & _regAccessRegisterCommand_T_1;	// src/main/scala/devices/debug/Debug.scala:1265:48, :1750:58, :1775:103, :1776:{48,78}
  wire               _GEN_18 = wrAccessRegisterCommand | regAccessRegisterCommand;	// src/main/scala/devices/debug/Debug.scala:1775:78, :1776:78, :1783:37
  wire               _GEN_19 = ctrlStateReg == 2'h1;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1790:30
  wire               errorUnsupported =
    (|ctrlStateReg)
      ? _GEN_19 & commandRegIsUnsupported
      : ~_GEN_18 & (commandWrIsUnsupported | autoexec & commandRegIsUnsupported);	// src/main/scala/devices/debug/Debug.scala:1190:36, :1265:48, :1725:27, :1735:44, :1752:46, :1754:43, :1782:47, :1783:{37,66}, :1785:43, :1786:26, :1787:{28,56}, :1790:{30,59}, :1797:38
  wire               errorHaltResume =
    (|ctrlStateReg) & _GEN_19 & ~commandRegIsUnsupported & commandRegBadHaltResume;	// src/main/scala/devices/debug/Debug.scala:1191:36, :1725:27, :1735:44, :1754:43, :1755:43, :1782:47, :1790:{30,59}, :1797:38, :1800:43
  wire               _GEN_20 = commandRegIsUnsupported | commandRegBadHaltResume;	// src/main/scala/devices/debug/Debug.scala:1754:43, :1755:43, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
  wire               goAbstract = (|ctrlStateReg) & _GEN_19 & ~_GEN_20;	// src/main/scala/devices/debug/Debug.scala:1488:32, :1725:27, :1735:44, :1782:47, :1790:{30,59}, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
  wire               _GEN_21 = ctrlStateReg == 2'h2;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1811:30
  wire               _GEN_22 = ~(|ctrlStateReg) | _GEN_19;	// src/main/scala/devices/debug/Debug.scala:1189:36, :1725:27, :1735:44, :1782:47, :1790:{30,59}, :1811:51
  wire               errorException = ~_GEN_22 & _GEN_21 & hartExceptionWrEn;	// src/main/scala/devices/debug/Debug.scala:874:36, :1189:36, :1782:47, :1790:59, :1811:{30,51}, :1819:31
  wire               goCustom = ~(_GEN_22 | _GEN_21) & (&ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1189:36, :1489:32, :1725:27, :1782:47, :1790:59, :1811:{30,51}, :1824:{30,53}
  wire [1:0]         ctrlStateNxt =
    (|ctrlStateReg)
      ? (_GEN_19
           ? {~_GEN_20, 1'h0}
           : _GEN_21 & (hartExceptionWrEn | ~goReg & hartHaltedWrEn)
               ? 2'h0
               : ctrlStateReg)
      : _GEN_18 ? 2'h1 : ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:868:36, :874:36, :1487:27, :1725:27, :1728:32, :1735:44, :1782:47, :1783:{37,66}, :1784:22, :1790:{30,59}, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33, :1811:{30,51}, :1816:{18,30,116}, :1817:22, :1819:31, :1821:24, :1824:53
  `ifndef SYNTHESIS	// src/main/scala/devices/debug/Debug.scala:1499:15
    always @(posedge clock) begin	// src/main/scala/devices/debug/Debug.scala:1499:15
      automatic logic _GEN_23;	// src/main/scala/devices/debug/Debug.scala:1790:59
      _GEN_23 = (|ctrlStateReg) & ~_GEN_19;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1735:44, :1790:{30,59}
      if (io_dmactive_0 & ~goAbstract & hartGoingWrEn & ~reset & (|hartGoingId)) begin	// src/main/scala/devices/debug/Debug.scala:870:36, :871:36, :1488:32, :1496:25, :1498:33, :1499:{15,28}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1499:15
          $error("Assertion failed: Unexpected 'GOING' hart.\n    at Debug.scala:1499 assert(hartGoingId === 0.U, \"Unexpected 'GOING' hart.\")//Chisel3 #540 %%%%x, expected %%%%x\", hartGoingId, 0.U)\n");	// src/main/scala/devices/debug/Debug.scala:1499:15
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1499:15
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1499:15
      end
      if (_GEN_23 & _GEN_21 & hartExceptionWrEn & ~reset & (|hartExceptionId)) begin	// src/main/scala/devices/debug/Debug.scala:874:36, :875:36, :1499:15, :1790:59, :1811:{30,51}, :1819:31, :1820:{15,32}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1820:15
          $error("Assertion failed: Unexpected 'EXCEPTION' hart\n    at Debug.scala:1820 assert(hartExceptionId === 0.U, \"Unexpected 'EXCEPTION' hart\")//Chisel3 #540, %%%%x, expected %%%%x\", hartExceptionId, 0.U)\n");	// src/main/scala/devices/debug/Debug.scala:1820:15
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1820:15
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1820:15
      end
      if (_GEN_23 & ~_GEN_21 & (&ctrlStateReg) & ~reset) begin	// src/main/scala/devices/debug/Debug.scala:1499:15, :1725:27, :1790:59, :1811:{30,51}, :1824:{30,53}, :1825:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1825:13
          $error("Assertion failed: Should not be in custom state unless we need it.\n    at Debug.scala:1825 assert(needCustom.B, \"Should not be in custom state unless we need it.\")\n");	// src/main/scala/devices/debug/Debug.scala:1825:13
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1825:13
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1825:13
      end
      if (~reset & ~(~io_dmactive_0 | ~hartExceptionWrEn | _GEN_21)) begin	// src/main/scala/devices/debug/Debug.scala:874:36, :947:11, :1499:15, :1811:30, :1838:{12,27,30,49}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1838:12
          $error("Assertion failed: Unexpected EXCEPTION write: should only get it in Debug Module EXEC state\n    at Debug.scala:1838 assert ((!io.dmactive || !hartExceptionWrEn || ctrlStateReg === CtrlState(Exec)),\n");	// src/main/scala/devices/debug/Debug.scala:1838:12
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1838:12
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1838:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire               hartIsInResetSync_0;	// src/main/scala/devices/debug/Debug.scala:941:33
  always @(posedge clock) begin
    haltedBitRegs <=
      io_dmactive_0 & (hartHaltedWrEn | ~hartResumingWrEn & haltedBitRegs)
      & ~hartIsInResetSync_0;	// src/main/scala/devices/debug/Debug.scala:854:31, :868:36, :872:36, :941:33, :1308:45, :1309:23, :1313:42, :1318:31, :1320:25, :1321:39, :1323:25, :1326:{25,42}
    resumeReqRegs <=
      io_dmactive_0
      & (resumereq
           ? (resumeReqRegs | hamaskWrSel_0) & ~hartIsInResetSync_0
           : ~hartResumingWrEn & resumeReqRegs & ~hartIsInResetSync_0);	// src/main/scala/devices/debug/Debug.scala:856:31, :872:36, :926:31, :941:33, :976:39, :1308:45, :1310:23, :1313:{23,40,42}, :1321:39, :1323:25, :1326:25, :1329:33, :1331:25, :1333:26, :1335:{25,43,65}
    haveResetBitRegs <=
      io_dmactive_0
      & (io_innerCtrl_valid_0 & io_innerCtrl_bits_ackhavereset_0
           ? haveResetBitRegs & ~hamaskWrSel_0 | hartIsInResetSync_0
           : haveResetBitRegs | hartIsInResetSync_0);	// src/main/scala/devices/debug/Debug.scala:858:31, :926:31, :941:33, :1006:44, :1007:24, :1009:{31,66}, :1010:{26,47,50,74}, :1012:{26,46}
    if (io_dmactive_0) begin
      if (errorBusy)	// src/main/scala/devices/debug/Debug.scala:1188:36
        ABSTRACTCSReg_cmderr <= 3'h1;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (errorException)	// src/main/scala/devices/debug/Debug.scala:1189:36
        ABSTRACTCSReg_cmderr <= 3'h3;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (errorUnsupported)	// src/main/scala/devices/debug/Debug.scala:1190:36
        ABSTRACTCSReg_cmderr <= 3'h2;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (errorHaltResume)	// src/main/scala/devices/debug/Debug.scala:1191:36
        ABSTRACTCSReg_cmderr <= 3'h4;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else	// src/main/scala/devices/debug/Debug.scala:1191:36
        ABSTRACTCSReg_cmderr <=
          ({3{~ABSTRACTCSWrEn}} | ~ABSTRACTCSWrData_cmderr) & ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1177:39, :1184:51, :1206:30, :1207:{32,58}
      if (autoexecprogbufWrEnMaybe & ABSTRACTAUTOWrEnLegal)	// src/main/scala/devices/debug/Debug.scala:1234:44, :1236:41, :1241:38
        ABSTRACTAUTOReg_autoexecprogbuf <= ABSTRACTAUTOWrData_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36, :1229:41
      if (autoexecdataWrEnMaybe & ABSTRACTAUTOWrEnLegal)	// src/main/scala/devices/debug/Debug.scala:1233:41, :1236:41, :1244:35
        ABSTRACTAUTOReg_autoexecdata <= {10'h0, ABSTRACTAUTOWrData_autoexecdata[1:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36, :1229:41, :1245:73
      if (COMMANDWrEn) begin	// src/main/scala/devices/debug/Debug.scala:1278:40
        COMMANDReg_cmdtype <= COMMANDWrData_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1273:39
        COMMANDReg_control <= COMMANDWrData_control;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1273:39
      end
      if (out_f_woready_915)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_0 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_0 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_0 <= abstractDataNxt_0;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_916)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_1 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_1 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_1 <= abstractDataNxt_1;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_917)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_2 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_2 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_2 <= abstractDataNxt_2;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_918)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_3 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_3 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_3 <= abstractDataNxt_3;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_919)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_4 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_4 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_4 <= abstractDataNxt_4;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_920)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_5 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_5 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_5 <= abstractDataNxt_5;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_921)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_6 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_6 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_6 <= abstractDataNxt_6;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_922)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_7 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_7 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_7 <= abstractDataNxt_7;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_1019)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_0 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_0 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_0 <= programBufferNxt_0;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1020)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_1 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_1 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_1 <= programBufferNxt_1;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1021)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_2 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_2 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_2 <= programBufferNxt_2;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1022)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_3 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_3 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_3 <= programBufferNxt_3;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1023)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_4 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_4 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_4 <= programBufferNxt_4;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1024)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_5 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_5 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_5 <= programBufferNxt_5;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1025)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_6 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_6 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_6 <= programBufferNxt_6;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1026)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_7 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_7 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_7 <= programBufferNxt_7;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_607)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_8 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_8 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_8 <= programBufferNxt_8;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_608)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_9 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_9 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_9 <= programBufferNxt_9;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_609)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_10 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_10 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_10 <= programBufferNxt_10;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_610)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_11 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_11 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_11 <= programBufferNxt_11;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_611)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_12 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_12 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_12 <= programBufferNxt_12;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_612)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_13 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_13 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_13 <= programBufferNxt_13;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_613)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_14 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_14 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_14 <= programBufferNxt_14;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_614)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_15 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_15 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_15 <= programBufferNxt_15;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_288)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_16 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_16 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_16 <= programBufferNxt_16;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_289)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_17 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_17 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_17 <= programBufferNxt_17;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_290)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_18 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_18 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_18 <= programBufferNxt_18;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_291)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_19 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_19 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_19 <= programBufferNxt_19;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_292)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_20 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_20 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_20 <= programBufferNxt_20;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_293)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_21 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_21 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_21 <= programBufferNxt_21;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_294)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_22 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_22 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_22 <= programBufferNxt_22;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_295)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_23 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_23 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_23 <= programBufferNxt_23;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1171)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_24 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_24 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_24 <= programBufferNxt_24;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1172)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_25 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_25 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_25 <= programBufferNxt_25;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1173)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_26 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_26 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_26 <= programBufferNxt_26;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1174)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_27 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_27 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_27 <= programBufferNxt_27;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1175)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_28 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_28 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_28 <= programBufferNxt_28;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1176)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_29 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_29 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_29 <= programBufferNxt_29;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1177)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_30 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_30 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_30 <= programBufferNxt_30;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1178)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_31 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_31 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_31 <= programBufferNxt_31;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_819)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_32 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_32 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_32 <= programBufferNxt_32;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_820)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_33 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_33 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_33 <= programBufferNxt_33;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_821)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_34 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_34 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_34 <= programBufferNxt_34;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_822)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_35 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_35 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_35 <= programBufferNxt_35;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_823)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_36 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_36 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_36 <= programBufferNxt_36;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_824)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_37 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_37 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_37 <= programBufferNxt_37;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_825)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_38 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_38 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_38 <= programBufferNxt_38;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_826)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_39 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_39 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_39 <= programBufferNxt_39;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_539)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_40 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_40 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_40 <= programBufferNxt_40;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_540)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_41 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_41 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_41 <= programBufferNxt_41;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_541)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_42 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_42 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_42 <= programBufferNxt_42;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_542)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_43 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_43 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_43 <= programBufferNxt_43;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_543)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_44 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_44 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_44 <= programBufferNxt_44;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_544)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_45 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_45 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_45 <= programBufferNxt_45;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_545)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_46 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_46 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_46 <= programBufferNxt_46;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_546)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_47 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_47 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_47 <= programBufferNxt_47;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_208)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_48 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_48 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_48 <= programBufferNxt_48;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_209)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_49 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_49 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_49 <= programBufferNxt_49;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_210)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_50 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_50 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_50 <= programBufferNxt_50;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_211)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_51 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_51 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_51 <= programBufferNxt_51;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_212)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_52 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_52 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_52 <= programBufferNxt_52;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_213)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_53 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_53 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_53 <= programBufferNxt_53;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_214)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_54 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_54 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_54 <= programBufferNxt_54;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_215)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_55 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_55 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_55 <= programBufferNxt_55;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1243)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_56 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_56 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_56 <= programBufferNxt_56;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1244)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_57 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_57 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_57 <= programBufferNxt_57;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1245)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_58 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_58 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_58 <= programBufferNxt_58;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1246)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_59 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_59 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_59 <= programBufferNxt_59;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1247)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_60 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_60 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_60 <= programBufferNxt_60;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1248)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_61 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_61 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_61 <= programBufferNxt_61;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1249)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_62 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_62 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_62 <= programBufferNxt_62;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_1250)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_63 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_63 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_63 <= programBufferNxt_63;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      ctrlStateReg <= ctrlStateNxt;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1728:32
    end
    else begin
      ABSTRACTCSReg_cmderr <= 3'h0;	// src/main/scala/devices/debug/Debug.scala:1176:34
      ABSTRACTAUTOReg_autoexecprogbuf <= 16'h0;	// src/main/scala/devices/debug/Debug.scala:1228:36
      ABSTRACTAUTOReg_autoexecdata <= 12'h0;	// src/main/scala/devices/debug/Debug.scala:1228:36
      COMMANDReg_cmdtype <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25
      COMMANDReg_control <= 24'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25
      abstractDataMem_0 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_1 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_2 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_3 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_4 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_5 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_6 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_7 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      programBufferMem_0 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_1 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_2 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_3 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_4 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_5 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_6 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_7 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_8 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_9 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_10 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_11 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_12 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_13 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_14 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_15 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_16 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_17 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_18 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_19 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_20 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_21 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_22 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_23 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_24 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_25 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_26 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_27 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_28 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_29 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_30 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_31 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_32 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_33 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_34 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_35 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_36 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_37 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_38 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_39 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_40 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_41 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_42 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_43 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_44 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_45 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_46 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_47 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_48 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_49 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_50 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_51 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_52 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_53 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_54 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_55 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_56 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_57 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_58 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_59 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_60 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_61 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_62 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_63 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      ctrlStateReg <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:1725:27
    end
    goReg <= io_dmactive_0 & (goAbstract | ~hartGoingWrEn & goReg);	// src/main/scala/devices/debug/Debug.scala:870:36, :1487:27, :1488:32, :1493:24, :1494:13, :1496:25, :1497:15, :1498:33, :1500:15
    if (goAbstract) begin	// src/main/scala/devices/debug/Debug.scala:1488:32
      abstractGeneratedMem_0 <=
        accessRegisterCommandReg_transfer
          ? (accessRegisterCommandReg_write
               ? {abstractGeneratedMem_0_hi, abstractGeneratedMem_0_lo}
               : {abstractGeneratedMem_0_hi_1, abstractGeneratedMem_0_lo_1})
          : 32'h13;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1579:35, :1590:12, :1603:12, :1633:39, :1634:14
      abstractGeneratedMem_1 <= accessRegisterCommandReg_postexec ? 32'h13 : 32'h100073;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1579:35, :1637:39
    end
    if (reset)
      hrmaskReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:940:29
    else
      hrmaskReg_0 <=
        io_dmactive_0
        & (io_innerCtrl_valid_0 ? io_innerCtrl_bits_hrmask_0_0 : hrmaskReg_0);	// src/main/scala/devices/debug/Debug.scala:940:29, :947:45, :948:17, :949:35, :950:17
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset)
      hrDebugIntReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
    else
      hrDebugIntReg_0 <=
        io_dmactive_0 & hrmaskReg_0
        & (hartIsInResetSync_0 | hrDebugIntReg_0 & ~haltedBitRegs);	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29, :941:33, :954:34, :955:47, :956:23, :958:23, src/main/scala/util/package.scala:66:72, :67:75, :71:37
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:23];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h18; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        haltedBitRegs = _RANDOM[5'h0][0];	// src/main/scala/devices/debug/Debug.scala:854:31
        resumeReqRegs = _RANDOM[5'h0][1];	// src/main/scala/devices/debug/Debug.scala:854:31, :856:31
        haveResetBitRegs = _RANDOM[5'h0][2];	// src/main/scala/devices/debug/Debug.scala:854:31, :858:31
        hrmaskReg_0 = _RANDOM[5'h0][4];	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29
        hrDebugIntReg_0 = _RANDOM[5'h0][5];	// src/main/scala/devices/debug/Debug.scala:854:31, :954:34
        ABSTRACTCSReg_cmderr = _RANDOM[5'h0][29:27];	// src/main/scala/devices/debug/Debug.scala:854:31, :1176:34
        ABSTRACTAUTOReg_autoexecprogbuf = _RANDOM[5'h1][21:6];	// src/main/scala/devices/debug/Debug.scala:1228:36
        ABSTRACTAUTOReg_autoexecdata = {_RANDOM[5'h1][31:26], _RANDOM[5'h2][5:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36
        COMMANDReg_cmdtype = _RANDOM[5'h2][13:6];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1270:25
        COMMANDReg_control = {_RANDOM[5'h2][31:14], _RANDOM[5'h3][5:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36, :1270:25
        abstractDataMem_0 = _RANDOM[5'h3][13:6];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1293:36
        abstractDataMem_1 = _RANDOM[5'h3][21:14];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1293:36
        abstractDataMem_2 = _RANDOM[5'h3][29:22];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1293:36
        abstractDataMem_3 = {_RANDOM[5'h3][31:30], _RANDOM[5'h4][5:0]};	// src/main/scala/devices/debug/Debug.scala:1270:25, :1293:36
        abstractDataMem_4 = _RANDOM[5'h4][13:6];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_5 = _RANDOM[5'h4][21:14];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_6 = _RANDOM[5'h4][29:22];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_7 = {_RANDOM[5'h4][31:30], _RANDOM[5'h5][5:0]};	// src/main/scala/devices/debug/Debug.scala:1293:36
        programBufferMem_0 = _RANDOM[5'h5][13:6];	// src/main/scala/devices/debug/Debug.scala:1293:36, :1299:34
        programBufferMem_1 = _RANDOM[5'h5][21:14];	// src/main/scala/devices/debug/Debug.scala:1293:36, :1299:34
        programBufferMem_2 = _RANDOM[5'h5][29:22];	// src/main/scala/devices/debug/Debug.scala:1293:36, :1299:34
        programBufferMem_3 = {_RANDOM[5'h5][31:30], _RANDOM[5'h6][5:0]};	// src/main/scala/devices/debug/Debug.scala:1293:36, :1299:34
        programBufferMem_4 = _RANDOM[5'h6][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_5 = _RANDOM[5'h6][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_6 = _RANDOM[5'h6][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_7 = {_RANDOM[5'h6][31:30], _RANDOM[5'h7][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_8 = _RANDOM[5'h7][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_9 = _RANDOM[5'h7][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_10 = _RANDOM[5'h7][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_11 = {_RANDOM[5'h7][31:30], _RANDOM[5'h8][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_12 = _RANDOM[5'h8][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_13 = _RANDOM[5'h8][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_14 = _RANDOM[5'h8][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_15 = {_RANDOM[5'h8][31:30], _RANDOM[5'h9][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_16 = _RANDOM[5'h9][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_17 = _RANDOM[5'h9][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_18 = _RANDOM[5'h9][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_19 = {_RANDOM[5'h9][31:30], _RANDOM[5'hA][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_20 = _RANDOM[5'hA][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_21 = _RANDOM[5'hA][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_22 = _RANDOM[5'hA][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_23 = {_RANDOM[5'hA][31:30], _RANDOM[5'hB][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_24 = _RANDOM[5'hB][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_25 = _RANDOM[5'hB][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_26 = _RANDOM[5'hB][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_27 = {_RANDOM[5'hB][31:30], _RANDOM[5'hC][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_28 = _RANDOM[5'hC][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_29 = _RANDOM[5'hC][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_30 = _RANDOM[5'hC][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_31 = {_RANDOM[5'hC][31:30], _RANDOM[5'hD][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_32 = _RANDOM[5'hD][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_33 = _RANDOM[5'hD][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_34 = _RANDOM[5'hD][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_35 = {_RANDOM[5'hD][31:30], _RANDOM[5'hE][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_36 = _RANDOM[5'hE][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_37 = _RANDOM[5'hE][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_38 = _RANDOM[5'hE][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_39 = {_RANDOM[5'hE][31:30], _RANDOM[5'hF][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_40 = _RANDOM[5'hF][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_41 = _RANDOM[5'hF][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_42 = _RANDOM[5'hF][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_43 = {_RANDOM[5'hF][31:30], _RANDOM[5'h10][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_44 = _RANDOM[5'h10][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_45 = _RANDOM[5'h10][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_46 = _RANDOM[5'h10][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_47 = {_RANDOM[5'h10][31:30], _RANDOM[5'h11][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_48 = _RANDOM[5'h11][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_49 = _RANDOM[5'h11][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_50 = _RANDOM[5'h11][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_51 = {_RANDOM[5'h11][31:30], _RANDOM[5'h12][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_52 = _RANDOM[5'h12][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_53 = _RANDOM[5'h12][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_54 = _RANDOM[5'h12][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_55 = {_RANDOM[5'h12][31:30], _RANDOM[5'h13][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_56 = _RANDOM[5'h13][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_57 = _RANDOM[5'h13][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_58 = _RANDOM[5'h13][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_59 = {_RANDOM[5'h13][31:30], _RANDOM[5'h14][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_60 = _RANDOM[5'h14][13:6];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_61 = _RANDOM[5'h14][21:14];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_62 = _RANDOM[5'h14][29:22];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_63 = {_RANDOM[5'h14][31:30], _RANDOM[5'h15][5:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        goReg = _RANDOM[5'h15][6];	// src/main/scala/devices/debug/Debug.scala:1299:34, :1487:27
        abstractGeneratedMem_0 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16][6:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34, :1579:35
        abstractGeneratedMem_1 = {_RANDOM[5'h16][31:7], _RANDOM[5'h17][6:0]};	// src/main/scala/devices/debug/Debug.scala:1579:35
        ctrlStateReg = _RANDOM[5'h17][8:7];	// src/main/scala/devices/debug/Debug.scala:1579:35, :1725:27
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        hrDebugIntReg_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_38 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (dmiNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (dmiNodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (dmiNodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (dmiNodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (dmiNodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (dmiNodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (dmiNodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (dmiNodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (dmiNodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (dmiNodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (dmiNodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (dmiNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (dmiNodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (dmiNodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (dmiNodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_39 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (tlNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (tlNodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (tlNodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (tlNodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (tlNodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (tlNodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (tlNodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (tlNodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (tlNodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (tlNodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (tlNodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (tlNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (tlNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (tlNodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (tlNodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (tlNodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_0_0),
    .io_q  (hartIsInResetSync_0)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  assign auto_tl_in_a_ready = auto_tl_in_a_ready_0;
  assign auto_tl_in_d_valid = auto_tl_in_d_valid_0;
  assign auto_tl_in_d_bits_opcode = auto_tl_in_d_bits_opcode_0;
  assign auto_tl_in_d_bits_size = auto_tl_in_d_bits_size_0;
  assign auto_tl_in_d_bits_source = auto_tl_in_d_bits_source_0;
  assign auto_tl_in_d_bits_data = auto_tl_in_d_bits_data_0;
  assign auto_dmi_in_a_ready = auto_dmi_in_a_ready_0;
  assign auto_dmi_in_d_valid = auto_dmi_in_d_valid_0;
  assign auto_dmi_in_d_bits_opcode = auto_dmi_in_d_bits_opcode_0;
  assign auto_dmi_in_d_bits_size = auto_dmi_in_d_bits_size_0;
  assign auto_dmi_in_d_bits_source = auto_dmi_in_d_bits_source_0;
  assign auto_dmi_in_d_bits_data = auto_dmi_in_d_bits_data_0;
  assign io_hgDebugInt_0 = io_hgDebugInt_0_0;
endmodule

