/* Generated by Yosys 0.38 (git sha1 f4ba13281, gcc 11.2.1 -fPIC -Os) */

module filt_ppi(i_rst_an, i_ena, i_clk, i_fclk, i_data, o_data, o_sclk);
  input i_clk;
  input [7:0] i_data;
  input i_ena;
  input i_fclk;
  input i_rst_an;
  output [25:0] o_data;
  output o_sclk;
  wire \$auto_294290 ;
  wire \$auto_294291 ;
  wire \$auto_294292 ;
  wire \$auto_294293 ;
  wire \$auto_294294 ;
  wire \$auto_294295 ;
  wire \$auto_294296 ;
  wire \$auto_294297 ;
  wire \$auto_294298 ;
  wire \$auto_294299 ;
  wire \$auto_294300 ;
  wire \$auto_294301 ;
  wire \$auto_294302 ;
  wire \$auto_294303 ;
  wire \$auto_294304 ;
  wire \$auto_294305 ;
  wire \$auto_294306 ;
  wire \$auto_294307 ;
  wire \$auto_294308 ;
  wire \$auto_294309 ;
  wire \$auto_294310 ;
  wire \$auto_294311 ;
  wire \$auto_294312 ;
  wire \$auto_294313 ;
  wire \$auto_294314 ;
  wire \$auto_294315 ;
  wire \$auto_294316 ;
  wire \$auto_294317 ;
  wire \$auto_294318 ;
  wire \$auto_294319 ;
  wire \$auto_294320 ;
  wire \$auto_294321 ;
  wire \$auto_294322 ;
  wire \$auto_294323 ;
  wire \$auto_294324 ;
  wire \$auto_294325 ;
  wire \$auto_294326 ;
  wire \$auto_294327 ;
  wire \$auto_294328 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:20.43-20.48" *)
  wire \$auto_294330.i_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire [7:0] \$auto_294330.i_data ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:19.43-19.48" *)
  wire \$auto_294330.i_ena ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:21.43-21.49" *)
  wire \$auto_294330.i_fclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:18.43-18.51" *)
  wire \$auto_294330.i_rst_an ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire [25:0] \$auto_294330.o_data ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:24.43-24.49" *)
  wire \$auto_294330.o_sclk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:124.17-130.14|../../../../.././rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator r_done" *)
  (* keep = 32'd1 *)
  (* src = "../../../../.././rtl/commutator.v:26.60-26.66|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4" *)
  wire \$auto_294330.ppi_commutator.r_done ;
  wire \$clk_buf_$ibuf_i_clk ;
  wire \$clk_buf_$ibuf_i_fclk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$auto_294290 ;
  wire \$flatten$auto_294330.$auto_294291 ;
  wire \$flatten$auto_294330.$auto_294292 ;
  wire \$flatten$auto_294330.$auto_294293 ;
  wire \$flatten$auto_294330.$auto_294294 ;
  wire \$flatten$auto_294330.$auto_294295 ;
  wire \$flatten$auto_294330.$auto_294296 ;
  wire \$flatten$auto_294330.$auto_294297 ;
  wire \$flatten$auto_294330.$auto_294298 ;
  wire \$flatten$auto_294330.$auto_294299 ;
  wire \$flatten$auto_294330.$auto_294300 ;
  wire \$flatten$auto_294330.$auto_294301 ;
  wire \$flatten$auto_294330.$auto_294302 ;
  wire \$flatten$auto_294330.$auto_294303 ;
  wire \$flatten$auto_294330.$auto_294304 ;
  wire \$flatten$auto_294330.$auto_294305 ;
  wire \$flatten$auto_294330.$auto_294306 ;
  wire \$flatten$auto_294330.$auto_294307 ;
  wire \$flatten$auto_294330.$auto_294308 ;
  wire \$flatten$auto_294330.$auto_294309 ;
  wire \$flatten$auto_294330.$auto_294310 ;
  wire \$flatten$auto_294330.$auto_294311 ;
  wire \$flatten$auto_294330.$auto_294312 ;
  wire \$flatten$auto_294330.$auto_294313 ;
  wire \$flatten$auto_294330.$auto_294314 ;
  wire \$flatten$auto_294330.$auto_294315 ;
  wire \$flatten$auto_294330.$auto_294316 ;
  wire \$flatten$auto_294330.$auto_294317 ;
  wire \$flatten$auto_294330.$auto_294318 ;
  wire \$flatten$auto_294330.$auto_294319 ;
  wire \$flatten$auto_294330.$auto_294320 ;
  wire \$flatten$auto_294330.$auto_294321 ;
  wire \$flatten$auto_294330.$auto_294322 ;
  wire \$flatten$auto_294330.$auto_294323 ;
  wire \$flatten$auto_294330.$auto_294324 ;
  wire \$flatten$auto_294330.$auto_294325 ;
  wire \$flatten$auto_294330.$auto_294326 ;
  wire \$flatten$auto_294330.$auto_294327 ;
  wire \$flatten$auto_294330.$auto_294328 ;
  wire \$flatten$auto_294330.$clk_buf_$ibuf_i_clk ;
  wire \$flatten$auto_294330.$clk_buf_$ibuf_i_fclk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ;
  wire \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:20.43-20.48" *)
  wire \$flatten$auto_294330.$ibuf_i_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$flatten$auto_294330.$ibuf_i_data[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:19.43-19.48" *)
  wire \$flatten$auto_294330.$ibuf_i_ena ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:21.43-21.49" *)
  wire \$flatten$auto_294330.$ibuf_i_fclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:18.43-18.51" *)
  wire \$flatten$auto_294330.$ibuf_i_rst_an ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$flatten$auto_294330.$obuf_o_data[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:20.43-20.48" *)
  wire \$ibuf_i_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire \$ibuf_i_data[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:19.43-19.48" *)
  wire \$ibuf_i_ena ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:21.43-21.49" *)
  wire \$ibuf_i_fclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:18.43-18.51" *)
  wire \$ibuf_i_rst_an ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire \$obuf_o_data[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:20.43-20.48" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:20.43-20.48" *)
  wire i_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:22.43-22.49" *)
  wire [7:0] i_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:19.43-19.48" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:19.43-19.48" *)
  wire i_ena;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:21.43-21.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:21.43-21.49" *)
  wire i_fclk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:18.43-18.51" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:18.43-18.51" *)
  wire i_rst_an;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:23.43-23.49" *)
  wire [25:0] o_data;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:24.43-24.49" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:24.43-24.49" *)
  wire o_sclk;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA i_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/ff.v:12.35-12.40|../../../../.././rtl/commutator.v:124.17-130.14" *)
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ;
  (* hdlname = "ppi_commutator r_done" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v:51.5-58.4|../../../../.././rtl/commutator.v:26.60-26.66" *)
  wire \ppi_commutator.r_done ;
  fabric_filt_ppi \$auto_294329  (
    .\$auto_294290 (\$auto_294290 ),
    .\$auto_294291 (\$auto_294291 ),
    .\$auto_294292 (\$auto_294292 ),
    .\$auto_294293 (\$auto_294293 ),
    .\$auto_294294 (\$auto_294294 ),
    .\$auto_294295 (\$auto_294295 ),
    .\$auto_294296 (\$auto_294296 ),
    .\$auto_294297 (\$auto_294297 ),
    .\$auto_294298 (\$auto_294298 ),
    .\$auto_294299 (\$auto_294299 ),
    .\$auto_294300 (\$auto_294300 ),
    .\$auto_294301 (\$auto_294301 ),
    .\$auto_294302 (\$auto_294302 ),
    .\$auto_294303 (\$auto_294303 ),
    .\$auto_294304 (\$auto_294304 ),
    .\$auto_294305 (\$auto_294305 ),
    .\$auto_294306 (\$auto_294306 ),
    .\$auto_294307 (\$auto_294307 ),
    .\$auto_294308 (\$auto_294308 ),
    .\$auto_294309 (\$auto_294309 ),
    .\$auto_294310 (\$auto_294310 ),
    .\$auto_294311 (\$auto_294311 ),
    .\$auto_294312 (\$auto_294312 ),
    .\$auto_294313 (\$auto_294313 ),
    .\$auto_294314 (\$auto_294314 ),
    .\$auto_294315 (\$auto_294315 ),
    .\$auto_294316 (\$auto_294316 ),
    .\$auto_294317 (\$auto_294317 ),
    .\$auto_294318 (\$auto_294318 ),
    .\$auto_294319 (\$auto_294319 ),
    .\$auto_294320 (\$auto_294320 ),
    .\$auto_294321 (\$auto_294321 ),
    .\$auto_294322 (\$auto_294322 ),
    .\$auto_294323 (\$auto_294323 ),
    .\$auto_294324 (\$auto_294324 ),
    .\$auto_294325 (\$auto_294325 ),
    .\$auto_294326 (\$auto_294326 ),
    .\$auto_294327 (\$auto_294327 ),
    .\$auto_294328 (\$auto_294328 ),
    .\$clk_buf_$ibuf_i_clk (\$clk_buf_$ibuf_i_clk ),
    .\$clk_buf_$ibuf_i_fclk (\$clk_buf_$ibuf_i_fclk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk (\$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\$ibuf_i_data[0] (\$ibuf_i_data[0] ),
    .\$ibuf_i_data[1] (\$ibuf_i_data[1] ),
    .\$ibuf_i_data[2] (\$ibuf_i_data[2] ),
    .\$ibuf_i_data[3] (\$ibuf_i_data[3] ),
    .\$ibuf_i_data[4] (\$ibuf_i_data[4] ),
    .\$ibuf_i_data[5] (\$ibuf_i_data[5] ),
    .\$ibuf_i_data[6] (\$ibuf_i_data[6] ),
    .\$ibuf_i_data[7] (\$ibuf_i_data[7] ),
    .\$ibuf_i_ena (\$ibuf_i_ena ),
    .\$ibuf_i_rst_an (\$ibuf_i_rst_an ),
    .\$obuf_o_data[0] (\$obuf_o_data[0] ),
    .\$obuf_o_data[10] (\$obuf_o_data[10] ),
    .\$obuf_o_data[11] (\$obuf_o_data[11] ),
    .\$obuf_o_data[12] (\$obuf_o_data[12] ),
    .\$obuf_o_data[13] (\$obuf_o_data[13] ),
    .\$obuf_o_data[14] (\$obuf_o_data[14] ),
    .\$obuf_o_data[15] (\$obuf_o_data[15] ),
    .\$obuf_o_data[16] (\$obuf_o_data[16] ),
    .\$obuf_o_data[17] (\$obuf_o_data[17] ),
    .\$obuf_o_data[18] (\$obuf_o_data[18] ),
    .\$obuf_o_data[19] (\$obuf_o_data[19] ),
    .\$obuf_o_data[1] (\$obuf_o_data[1] ),
    .\$obuf_o_data[20] (\$obuf_o_data[20] ),
    .\$obuf_o_data[21] (\$obuf_o_data[21] ),
    .\$obuf_o_data[22] (\$obuf_o_data[22] ),
    .\$obuf_o_data[23] (\$obuf_o_data[23] ),
    .\$obuf_o_data[24] (\$obuf_o_data[24] ),
    .\$obuf_o_data[25] (\$obuf_o_data[25] ),
    .\$obuf_o_data[2] (\$obuf_o_data[2] ),
    .\$obuf_o_data[3] (\$obuf_o_data[3] ),
    .\$obuf_o_data[4] (\$obuf_o_data[4] ),
    .\$obuf_o_data[5] (\$obuf_o_data[5] ),
    .\$obuf_o_data[6] (\$obuf_o_data[6] ),
    .\$obuf_o_data[7] (\$obuf_o_data[7] ),
    .\$obuf_o_data[8] (\$obuf_o_data[8] ),
    .\$obuf_o_data[9] (\$obuf_o_data[9] ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk (\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ),
    .\ppi_commutator.r_done (\ppi_commutator.r_done )
  );
  (* keep = 32'd1 *)
  CLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.$ibuf_i_clk  (
    .I(\$flatten$auto_294330.$ibuf_i_clk ),
    .O(\$flatten$auto_294330.$clk_buf_$ibuf_i_clk )
  );
  (* keep = 32'd1 *)
  CLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.$ibuf_i_fclk  (
    .I(\$flatten$auto_294330.$ibuf_i_fclk ),
    .O(\$flatten$auto_294330.$clk_buf_$ibuf_i_fclk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  FCLK_BUF \$flatten$auto_294330.$clkbuf$filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk  (
    .I(\$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ),
    .O(\$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_clk  (
    .EN(\$flatten$auto_294330.$auto_294290 ),
    .I(\$auto_294330.i_clk ),
    .O(\$flatten$auto_294330.$ibuf_i_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data  (
    .EN(\$flatten$auto_294330.$auto_294291 ),
    .I(\$auto_294330.i_data [0]),
    .O(\$flatten$auto_294330.$ibuf_i_data[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_1  (
    .EN(\$flatten$auto_294330.$auto_294292 ),
    .I(\$auto_294330.i_data [1]),
    .O(\$flatten$auto_294330.$ibuf_i_data[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_2  (
    .EN(\$flatten$auto_294330.$auto_294293 ),
    .I(\$auto_294330.i_data [2]),
    .O(\$flatten$auto_294330.$ibuf_i_data[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_3  (
    .EN(\$flatten$auto_294330.$auto_294294 ),
    .I(\$auto_294330.i_data [3]),
    .O(\$flatten$auto_294330.$ibuf_i_data[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_4  (
    .EN(\$flatten$auto_294330.$auto_294295 ),
    .I(\$auto_294330.i_data [4]),
    .O(\$flatten$auto_294330.$ibuf_i_data[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_5  (
    .EN(\$flatten$auto_294330.$auto_294296 ),
    .I(\$auto_294330.i_data [5]),
    .O(\$flatten$auto_294330.$ibuf_i_data[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_6  (
    .EN(\$flatten$auto_294330.$auto_294297 ),
    .I(\$auto_294330.i_data [6]),
    .O(\$flatten$auto_294330.$ibuf_i_data[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_data_7  (
    .EN(\$flatten$auto_294330.$auto_294298 ),
    .I(\$auto_294330.i_data [7]),
    .O(\$flatten$auto_294330.$ibuf_i_data[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_ena  (
    .EN(\$flatten$auto_294330.$auto_294299 ),
    .I(\$auto_294330.i_ena ),
    .O(\$flatten$auto_294330.$ibuf_i_ena )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_fclk  (
    .EN(\$flatten$auto_294330.$auto_294300 ),
    .I(\$auto_294330.i_fclk ),
    .O(\$flatten$auto_294330.$ibuf_i_fclk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_294330.$ibuf$filt_ppi.$ibuf_i_rst_an  (
    .EN(\$flatten$auto_294330.$auto_294301 ),
    .I(\$auto_294330.i_rst_an ),
    .O(\$flatten$auto_294330.$ibuf_i_rst_an )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data  (
    .I(\$flatten$auto_294330.$obuf_o_data[0] ),
    .O(\$auto_294330.o_data [0]),
    .T(\$flatten$auto_294330.$auto_294302 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_1  (
    .I(\$flatten$auto_294330.$obuf_o_data[1] ),
    .O(\$auto_294330.o_data [1]),
    .T(\$flatten$auto_294330.$auto_294303 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_10  (
    .I(\$flatten$auto_294330.$obuf_o_data[10] ),
    .O(\$auto_294330.o_data [10]),
    .T(\$flatten$auto_294330.$auto_294304 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_11  (
    .I(\$flatten$auto_294330.$obuf_o_data[11] ),
    .O(\$auto_294330.o_data [11]),
    .T(\$flatten$auto_294330.$auto_294305 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_12  (
    .I(\$flatten$auto_294330.$obuf_o_data[12] ),
    .O(\$auto_294330.o_data [12]),
    .T(\$flatten$auto_294330.$auto_294306 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_13  (
    .I(\$flatten$auto_294330.$obuf_o_data[13] ),
    .O(\$auto_294330.o_data [13]),
    .T(\$flatten$auto_294330.$auto_294307 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_14  (
    .I(\$flatten$auto_294330.$obuf_o_data[14] ),
    .O(\$auto_294330.o_data [14]),
    .T(\$flatten$auto_294330.$auto_294308 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_15  (
    .I(\$flatten$auto_294330.$obuf_o_data[15] ),
    .O(\$auto_294330.o_data [15]),
    .T(\$flatten$auto_294330.$auto_294309 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_16  (
    .I(\$flatten$auto_294330.$obuf_o_data[16] ),
    .O(\$auto_294330.o_data [16]),
    .T(\$flatten$auto_294330.$auto_294310 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_17  (
    .I(\$flatten$auto_294330.$obuf_o_data[17] ),
    .O(\$auto_294330.o_data [17]),
    .T(\$flatten$auto_294330.$auto_294311 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_18  (
    .I(\$flatten$auto_294330.$obuf_o_data[18] ),
    .O(\$auto_294330.o_data [18]),
    .T(\$flatten$auto_294330.$auto_294312 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_19  (
    .I(\$flatten$auto_294330.$obuf_o_data[19] ),
    .O(\$auto_294330.o_data [19]),
    .T(\$flatten$auto_294330.$auto_294313 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_2  (
    .I(\$flatten$auto_294330.$obuf_o_data[2] ),
    .O(\$auto_294330.o_data [2]),
    .T(\$flatten$auto_294330.$auto_294314 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_20  (
    .I(\$flatten$auto_294330.$obuf_o_data[20] ),
    .O(\$auto_294330.o_data [20]),
    .T(\$flatten$auto_294330.$auto_294315 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_21  (
    .I(\$flatten$auto_294330.$obuf_o_data[21] ),
    .O(\$auto_294330.o_data [21]),
    .T(\$flatten$auto_294330.$auto_294316 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_22  (
    .I(\$flatten$auto_294330.$obuf_o_data[22] ),
    .O(\$auto_294330.o_data [22]),
    .T(\$flatten$auto_294330.$auto_294317 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_23  (
    .I(\$flatten$auto_294330.$obuf_o_data[23] ),
    .O(\$auto_294330.o_data [23]),
    .T(\$flatten$auto_294330.$auto_294318 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_24  (
    .I(\$flatten$auto_294330.$obuf_o_data[24] ),
    .O(\$auto_294330.o_data [24]),
    .T(\$flatten$auto_294330.$auto_294319 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_25  (
    .I(\$flatten$auto_294330.$obuf_o_data[25] ),
    .O(\$auto_294330.o_data [25]),
    .T(\$flatten$auto_294330.$auto_294320 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_3  (
    .I(\$flatten$auto_294330.$obuf_o_data[3] ),
    .O(\$auto_294330.o_data [3]),
    .T(\$flatten$auto_294330.$auto_294321 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_4  (
    .I(\$flatten$auto_294330.$obuf_o_data[4] ),
    .O(\$auto_294330.o_data [4]),
    .T(\$flatten$auto_294330.$auto_294322 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_5  (
    .I(\$flatten$auto_294330.$obuf_o_data[5] ),
    .O(\$auto_294330.o_data [5]),
    .T(\$flatten$auto_294330.$auto_294323 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_6  (
    .I(\$flatten$auto_294330.$obuf_o_data[6] ),
    .O(\$auto_294330.o_data [6]),
    .T(\$flatten$auto_294330.$auto_294324 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_7  (
    .I(\$flatten$auto_294330.$obuf_o_data[7] ),
    .O(\$auto_294330.o_data [7]),
    .T(\$flatten$auto_294330.$auto_294325 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_8  (
    .I(\$flatten$auto_294330.$obuf_o_data[8] ),
    .O(\$auto_294330.o_data [8]),
    .T(\$flatten$auto_294330.$auto_294326 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_data_9  (
    .I(\$flatten$auto_294330.$obuf_o_data[9] ),
    .O(\$auto_294330.o_data [9]),
    .T(\$flatten$auto_294330.$auto_294327 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_294330.$obuf$filt_ppi.$obuf_o_sclk  (
    .I(\$auto_294330.ppi_commutator.r_done ),
    .O(\$auto_294330.o_sclk ),
    .T(\$flatten$auto_294330.$auto_294328 )
  );
  assign \$flatten$auto_294330.$auto_294328  = \$auto_294328 ;
  assign \$flatten$auto_294330.$auto_294327  = \$auto_294327 ;
  assign \$flatten$auto_294330.$auto_294326  = \$auto_294326 ;
  assign \$flatten$auto_294330.$auto_294325  = \$auto_294325 ;
  assign \$flatten$auto_294330.$auto_294324  = \$auto_294324 ;
  assign \$flatten$auto_294330.$auto_294323  = \$auto_294323 ;
  assign \$flatten$auto_294330.$auto_294322  = \$auto_294322 ;
  assign \$flatten$auto_294330.$auto_294321  = \$auto_294321 ;
  assign \$flatten$auto_294330.$auto_294320  = \$auto_294320 ;
  assign \$flatten$auto_294330.$auto_294319  = \$auto_294319 ;
  assign \$flatten$auto_294330.$auto_294318  = \$auto_294318 ;
  assign \$flatten$auto_294330.$auto_294317  = \$auto_294317 ;
  assign \$flatten$auto_294330.$auto_294316  = \$auto_294316 ;
  assign \$flatten$auto_294330.$auto_294315  = \$auto_294315 ;
  assign \$flatten$auto_294330.$auto_294314  = \$auto_294314 ;
  assign \$flatten$auto_294330.$auto_294313  = \$auto_294313 ;
  assign \$flatten$auto_294330.$auto_294312  = \$auto_294312 ;
  assign \$flatten$auto_294330.$auto_294311  = \$auto_294311 ;
  assign \$flatten$auto_294330.$auto_294310  = \$auto_294310 ;
  assign \$flatten$auto_294330.$auto_294309  = \$auto_294309 ;
  assign \$flatten$auto_294330.$auto_294308  = \$auto_294308 ;
  assign \$flatten$auto_294330.$auto_294307  = \$auto_294307 ;
  assign \$flatten$auto_294330.$auto_294306  = \$auto_294306 ;
  assign \$flatten$auto_294330.$auto_294305  = \$auto_294305 ;
  assign \$flatten$auto_294330.$auto_294304  = \$auto_294304 ;
  assign \$flatten$auto_294330.$auto_294303  = \$auto_294303 ;
  assign \$flatten$auto_294330.$auto_294302  = \$auto_294302 ;
  assign \$flatten$auto_294330.$auto_294301  = \$auto_294301 ;
  assign \$flatten$auto_294330.$auto_294300  = \$auto_294300 ;
  assign \$flatten$auto_294330.$auto_294299  = \$auto_294299 ;
  assign \$flatten$auto_294330.$auto_294298  = \$auto_294298 ;
  assign \$flatten$auto_294330.$auto_294297  = \$auto_294297 ;
  assign \$flatten$auto_294330.$auto_294296  = \$auto_294296 ;
  assign \$flatten$auto_294330.$auto_294295  = \$auto_294295 ;
  assign \$flatten$auto_294330.$auto_294294  = \$auto_294294 ;
  assign \$flatten$auto_294330.$auto_294293  = \$auto_294293 ;
  assign \$flatten$auto_294330.$auto_294292  = \$auto_294292 ;
  assign \$flatten$auto_294330.$auto_294291  = \$auto_294291 ;
  assign \$flatten$auto_294330.$auto_294290  = \$auto_294290 ;
  assign \$clk_buf_$ibuf_i_clk  = \$flatten$auto_294330.$clk_buf_$ibuf_i_clk ;
  assign \$clk_buf_$ibuf_i_fclk  = \$flatten$auto_294330.$clk_buf_$ibuf_i_fclk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk  = \$flatten$auto_294330.$fclk_buf_ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$ibuf_i_data[0]  = \$flatten$auto_294330.$ibuf_i_data[0] ;
  assign \$ibuf_i_data[1]  = \$flatten$auto_294330.$ibuf_i_data[1] ;
  assign \$ibuf_i_data[2]  = \$flatten$auto_294330.$ibuf_i_data[2] ;
  assign \$ibuf_i_data[3]  = \$flatten$auto_294330.$ibuf_i_data[3] ;
  assign \$ibuf_i_data[4]  = \$flatten$auto_294330.$ibuf_i_data[4] ;
  assign \$ibuf_i_data[5]  = \$flatten$auto_294330.$ibuf_i_data[5] ;
  assign \$ibuf_i_data[6]  = \$flatten$auto_294330.$ibuf_i_data[6] ;
  assign \$ibuf_i_data[7]  = \$flatten$auto_294330.$ibuf_i_data[7] ;
  assign \$ibuf_i_ena  = \$flatten$auto_294330.$ibuf_i_ena ;
  assign \$ibuf_i_rst_an  = \$flatten$auto_294330.$ibuf_i_rst_an ;
  assign \$flatten$auto_294330.$obuf_o_data[0]  = \$obuf_o_data[0] ;
  assign \$flatten$auto_294330.$obuf_o_data[10]  = \$obuf_o_data[10] ;
  assign \$flatten$auto_294330.$obuf_o_data[11]  = \$obuf_o_data[11] ;
  assign \$flatten$auto_294330.$obuf_o_data[12]  = \$obuf_o_data[12] ;
  assign \$flatten$auto_294330.$obuf_o_data[13]  = \$obuf_o_data[13] ;
  assign \$flatten$auto_294330.$obuf_o_data[14]  = \$obuf_o_data[14] ;
  assign \$flatten$auto_294330.$obuf_o_data[15]  = \$obuf_o_data[15] ;
  assign \$flatten$auto_294330.$obuf_o_data[16]  = \$obuf_o_data[16] ;
  assign \$flatten$auto_294330.$obuf_o_data[17]  = \$obuf_o_data[17] ;
  assign \$flatten$auto_294330.$obuf_o_data[18]  = \$obuf_o_data[18] ;
  assign \$flatten$auto_294330.$obuf_o_data[19]  = \$obuf_o_data[19] ;
  assign \$flatten$auto_294330.$obuf_o_data[1]  = \$obuf_o_data[1] ;
  assign \$flatten$auto_294330.$obuf_o_data[20]  = \$obuf_o_data[20] ;
  assign \$flatten$auto_294330.$obuf_o_data[21]  = \$obuf_o_data[21] ;
  assign \$flatten$auto_294330.$obuf_o_data[22]  = \$obuf_o_data[22] ;
  assign \$flatten$auto_294330.$obuf_o_data[23]  = \$obuf_o_data[23] ;
  assign \$flatten$auto_294330.$obuf_o_data[24]  = \$obuf_o_data[24] ;
  assign \$flatten$auto_294330.$obuf_o_data[25]  = \$obuf_o_data[25] ;
  assign \$flatten$auto_294330.$obuf_o_data[2]  = \$obuf_o_data[2] ;
  assign \$flatten$auto_294330.$obuf_o_data[3]  = \$obuf_o_data[3] ;
  assign \$flatten$auto_294330.$obuf_o_data[4]  = \$obuf_o_data[4] ;
  assign \$flatten$auto_294330.$obuf_o_data[5]  = \$obuf_o_data[5] ;
  assign \$flatten$auto_294330.$obuf_o_data[6]  = \$obuf_o_data[6] ;
  assign \$flatten$auto_294330.$obuf_o_data[7]  = \$obuf_o_data[7] ;
  assign \$flatten$auto_294330.$obuf_o_data[8]  = \$obuf_o_data[8] ;
  assign \$flatten$auto_294330.$obuf_o_data[9]  = \$obuf_o_data[9] ;
  assign \$auto_294330.i_clk  = i_clk;
  assign \$auto_294330.i_data  = i_data;
  assign \$auto_294330.i_ena  = i_ena;
  assign \$auto_294330.i_fclk  = i_fclk;
  assign \$auto_294330.i_rst_an  = i_rst_an;
  assign o_data = \$auto_294330.o_data ;
  assign o_sclk = \$auto_294330.o_sclk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk  = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk ;
  assign \$auto_294330.ppi_commutator.r_done  = \ppi_commutator.r_done ;
endmodule
