<stg><name>conv2d</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %buffer = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %output = alloca [900 x i32], align 4

]]></Node>
<StgValue><ssdm name="output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call fastcc void @load_input([1024 x i32]* %input_r, [1024 x i32]* %buffer) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call fastcc void @load_input([1024 x i32]* %input_r, [1024 x i32]* %buffer) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call fastcc void @write_output([900 x i32]* %output, [900 x i32]* %result) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %input_r) nounwind, !map !18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([900 x i32]* %result) nounwind, !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call fastcc void @write_output([900 x i32]* %output, [900 x i32]* %result) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
:10  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="28" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="29" name="result" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="buffer" fromId="30" toId="7">
</dataflow>
<dataflow id="32" from="StgValue_30" to="output" fromId="30" toId="8">
</dataflow>
<dataflow id="34" from="load_input" to="StgValue_9" fromId="33" toId="9">
</dataflow>
<dataflow id="35" from="input_r" to="StgValue_9" fromId="27" toId="9">
</dataflow>
<dataflow id="36" from="buffer" to="StgValue_9" fromId="7" toId="9">
</dataflow>
<dataflow id="37" from="load_input" to="StgValue_10" fromId="33" toId="10">
</dataflow>
<dataflow id="38" from="input_r" to="StgValue_10" fromId="27" toId="10">
</dataflow>
<dataflow id="39" from="buffer" to="StgValue_10" fromId="7" toId="10">
</dataflow>
<dataflow id="41" from="convolution_kernel" to="StgValue_11" fromId="40" toId="11">
</dataflow>
<dataflow id="42" from="buffer" to="StgValue_11" fromId="7" toId="11">
</dataflow>
<dataflow id="43" from="kernel" to="StgValue_11" fromId="28" toId="11">
</dataflow>
<dataflow id="44" from="output" to="StgValue_11" fromId="8" toId="11">
</dataflow>
<dataflow id="45" from="convolution_kernel" to="StgValue_12" fromId="40" toId="12">
</dataflow>
<dataflow id="46" from="buffer" to="StgValue_12" fromId="7" toId="12">
</dataflow>
<dataflow id="47" from="kernel" to="StgValue_12" fromId="28" toId="12">
</dataflow>
<dataflow id="48" from="output" to="StgValue_12" fromId="8" toId="12">
</dataflow>
<dataflow id="50" from="write_output" to="StgValue_13" fromId="49" toId="13">
</dataflow>
<dataflow id="51" from="output" to="StgValue_13" fromId="8" toId="13">
</dataflow>
<dataflow id="52" from="result" to="StgValue_13" fromId="29" toId="13">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecDataflowPipeline" to="StgValue_14" fromId="53" toId="14">
</dataflow>
<dataflow id="56" from="StgValue_55" to="StgValue_14" fromId="55" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_57" to="StgValue_14" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="p_str2" to="StgValue_14" fromId="59" toId="14">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecBitsMap" to="StgValue_15" fromId="61" toId="15">
</dataflow>
<dataflow id="63" from="input_r" to="StgValue_15" fromId="27" toId="15">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecBitsMap" to="StgValue_16" fromId="61" toId="16">
</dataflow>
<dataflow id="65" from="kernel" to="StgValue_16" fromId="28" toId="16">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="61" toId="17">
</dataflow>
<dataflow id="67" from="result" to="StgValue_17" fromId="29" toId="17">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecTopModule" to="StgValue_18" fromId="68" toId="18">
</dataflow>
<dataflow id="71" from="conv2d_str" to="StgValue_18" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="write_output" to="StgValue_19" fromId="49" toId="19">
</dataflow>
<dataflow id="73" from="output" to="StgValue_19" fromId="8" toId="19">
</dataflow>
<dataflow id="74" from="result" to="StgValue_19" fromId="29" toId="19">
</dataflow>
</dataflows>


</stg>
