// Seed: 1454858964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    output supply0 id_3,
    output logic id_4
);
  generate
    for (id_6 = -1'b0; id_2; id_4 = -1) begin : LABEL_0
      always @(posedge id_2 or posedge id_2) begin : LABEL_1
        {-1 - id_2} += -1'b0;
      end
    end
  endgenerate
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
