# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../capture-test.srcs/sources_1/new/axis_mux_v_1_0.vhd" \
"../../../../capture-test.srcs/sources_1/new/dds_axi_interface_logic.vhd" \
"../../../../capture-test.srcs/sources_1/new/dds_axi_inteface.vhd" \
"../../../../capture-test.srcs/sources_1/new/sqrt32.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/sim/ebaz4205_proc_sys_reset_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/sim/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/sim/ebaz4205_rst_ps7_0_64M_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ipshared/2c69/dp_ram_1r_1w_2clk.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ipshared/2c69/axis_capture_logic.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ipshared/2c69/axis_capture.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/sim/ebaz4205_axis_capture_0_4.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_compiler_0_0/sim/ebaz4205_dds_compiler_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/sim/ebaz4205_axi_gpio_1_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_compiler_0_2/sim/ebaz4205_dds_compiler_0_2.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_c_addsub_0_1/sim/ebaz4205_c_addsub_0_1.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_gen_0_2/sim/ebaz4205_mult_gen_0_2.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_RF_test_1MHz_0/sim/ebaz4205_RF_test_1MHz_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_sin_0/sim/ebaz4205_mult_sin_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_gen_0_0/sim/ebaz4205_mult_gen_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/sim/ebaz4205_mult_gen_0_1.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_c_addsub_0_0/sim/ebaz4205_c_addsub_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_gen_1_0/sim/ebaz4205_mult_gen_1_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_1/sim/ebaz4205_fir_compiler_0_1.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_cic_compiler_0_0/sim/ebaz4205_cic_compiler_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_cic_compiler_0_1/sim/ebaz4205_cic_compiler_0_1.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_0/sim/ebaz4205_fir_compiler_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_by_4_0/sim/ebaz4205_mult_by_4_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_mult_gen_0_3/sim/ebaz4205_mult_gen_0_3.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/sim/ebaz4205_axi_gpio_0_1.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/sim/ebaz4205_rst_ps7_0_140M_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/sim/ebaz4205_axi_vdma_0_0.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/9097/src/axi_dynclk.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_dynclk_0_0/sim/ebaz4205_axi_dynclk_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/sim/ebaz4205_axi_gpio_0_2.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/sim/ebaz4205_v_tc_0_0.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/ClockGen.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/SyncAsync.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/SyncAsyncReset.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/DVI_Constants.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/OutputSERDES.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/TMDS_Encoder.vhd" \
"../../../../capture-test.gen/sources_1/bd/ebaz4205/ipshared/e3fc/src/rgb2dvi.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_rgb2dvi_0_3/sim/ebaz4205_rgb2dvi_0_3.vhd" \

# Do not sort compile order
nosort
