#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 22:18:05 2022
# Process ID: 50288
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 6403.773 ; gain = 231.445 ; free physical = 19969 ; free virtual = 26266
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- user.org:user:axis_stream_txfifo:2.0 - axis_stream_txfifo_0
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCK_P(data) and /BiDirChannels_0/MCK_P(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MCK_N(data) and /BiDirChannels_0/MCK_N(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SYNC_CK(data) and /BiDirChannels_0/SYNCK(clk)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6670.895 ; gain = 0.000 ; free physical = 19860 ; free virtual = 26157
reset_run design_2_xbar_0_synth_1
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6670.895 ; gain = 0.000 ; free physical = 19844 ; free virtual = 26107
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_P 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/MCK_N 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /BiDirChannels_0/SYNCK 
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/rst_n' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/txclk
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

CRITICAL WARNING: [BD 41-1732] Bus interface '/axis_stream_txfifo_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/axis_stream_txfifo_0/clk
/axis_stream_txfifo_0/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /BiDirChannels_0/S00_AXIS(design_2_BiDirChannels_0_0_txclk) and /axis_stream_txfifo_0/M00_AXIS(design_2_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /BiDirChannels_0/s01_axis(design_2_BiDirChannels_0_0_txclk) and /axis_stream_txfifo_0/M01_AXIS(design_2_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /BiDirChannels_0/s02_axis(design_2_BiDirChannels_0_0_txclk) and /axis_stream_txfifo_0/M02_AXIS(design_2_processing_system7_0_0_FCLK_CLK0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /RxFIFO/S00_AXIS(design_2_processing_system7_0_0_FCLK_CLK0) and /BiDirChannels_0/M00_AXIS(design_2_BiDirChannels_0_0_txclk)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property name SYNC_CKo [get_bd_ports SYNC_CK]
set_property name MCK_No [get_bd_ports MCK_N]
set_property name MCK_Po [get_bd_ports MCK_P]
create_bd_port -dir O -type clk SYNC_CK
create_bd_port -dir O -type clk MCK_N
set_property location {2580 200} [get_bd_ports MCK_N]
create_bd_port -dir O -type clk MCK_P
set_property location {2608 271} [get_bd_ports SYNC_CK]
delete_bd_objs [get_bd_nets BiDirChannels_0_SYNCK] [get_bd_ports SYNC_CKo]
delete_bd_objs [get_bd_nets BiDirChannels_0_MCK_N] [get_bd_ports MCK_No]
delete_bd_objs [get_bd_nets BiDirChannels_0_MCK_P] [get_bd_ports MCK_Po]
set_property location {2578 102} [get_bd_ports MCK_P]
set_property location {2579 119} [get_bd_ports MCK_N]
set_property location {2574 134} [get_bd_ports SYNC_CK]
connect_bd_net [get_bd_ports SYNC_CK] [get_bd_pins BiDirChannels_0/SYNCK]
set_property location {2580 148} [get_bd_ports SYNC_CK]
set_property location {2583 119} [get_bd_ports MCK_N]
connect_bd_net [get_bd_ports MCK_N] [get_bd_pins BiDirChannels_0/MCK_N]
connect_bd_net [get_bd_ports MCK_P] [get_bd_pins BiDirChannels_0/MCK_P]
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/rst_n' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/txclk
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

CRITICAL WARNING: [BD 41-1732] Bus interface '/axis_stream_txfifo_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/axis_stream_txfifo_0/clk
/axis_stream_txfifo_0/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /BiDirChannels_0/S00_AXIS(design_2_BiDirChannels_0_0_txclk) and /axis_stream_txfifo_0/M00_AXIS(design_2_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /BiDirChannels_0/s01_axis(design_2_BiDirChannels_0_0_txclk) and /axis_stream_txfifo_0/M01_AXIS(design_2_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /BiDirChannels_0/s02_axis(design_2_BiDirChannels_0_0_txclk) and /axis_stream_txfifo_0/M02_AXIS(design_2_processing_system7_0_0_FCLK_CLK0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /RxFIFO/S00_AXIS(design_2_processing_system7_0_0_FCLK_CLK0) and /BiDirChannels_0/M00_AXIS(design_2_BiDirChannels_0_0_txclk)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6904.812 ; gain = 0.000 ; free physical = 19693 ; free virtual = 25955
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-469] Gui parameter('C_M00_AXIS_START_COUNT') creation is incomplete. Corresponding component parameter does not exist
ERROR: [Ipptcl 7-17] Invalid Parameter 'C_M00_AXIS_START_COUNT'.
ERROR: [Common 17-39] 'add_param' failed due to earlier errors.
ERROR: [IP_Flow 19-3475] Tcl error in init_gui procedure for IP 'BiDirChannels_0'. ERROR: [Common 17-39] 'add_param' failed due to earlier errors.

ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6904.812 ; gain = 0.000 ; free physical = 19683 ; free virtual = 25945
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock clk [ipx::current_core]
set_property core_revision 112 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 111 to revision 112
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/rst_n' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/txclk
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

CRITICAL WARNING: [BD 41-1732] Bus interface '/axis_stream_txfifo_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/axis_stream_txfifo_0/clk
/axis_stream_txfifo_0/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell rst_ps7_0_100M, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 6324809b45ccd9e3; cache size = 60.973 MB.
[Thu Mar 31 22:28:50 2022] Launched design_2_xbar_0_synth_1, design_2_processing_system7_0_0_synth_1, design_2_BiDirChannels_0_0_synth_1...
Run output will be captured here:
design_2_xbar_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_xbar_0_synth_1/runme.log
design_2_processing_system7_0_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_processing_system7_0_0_synth_1/runme.log
design_2_BiDirChannels_0_0_synth_1: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
[Thu Mar 31 22:28:51 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 7108.434 ; gain = 152.699 ; free physical = 19465 ; free virtual = 25739
set_property location {5 1789 15} [get_bd_cells RxFIFO]
set_property location {4 1859 206} [get_bd_cells axis_stream_txfifo_0]
set_property location {3 1312 100} [get_bd_cells axi_dma_0]
startgroup
set_property location {3 1333 322} [get_bd_cells axi_dma_0]
set_property location {5 2213 302} [get_bd_cells BiDirChannels_0]
set_property location {4 1763 222} [get_bd_cells RxFIFO]
set_property location {4 1763 262} [get_bd_cells axis_stream_txfifo_0]
endgroup
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {2 629 265} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins BiDirChannels_0/txclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
set_property name txclk_reset_domain [get_bd_cells proc_sys_reset_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
set_property name clk_reset_domain [get_bd_cells rst_ps7_0_100M]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-469] Gui parameter('C_M00_AXIS_START_COUNT') creation is incomplete. Corresponding component parameter does not exist
ERROR: [Ipptcl 7-17] Invalid Parameter 'C_M00_AXIS_START_COUNT'.
ERROR: [Common 17-39] 'add_param' failed due to earlier errors.
ERROR: [IP_Flow 19-3475] Tcl error in init_gui procedure for IP 'BiDirChannels_0'. ERROR: [Common 17-39] 'add_param' failed due to earlier errors.

ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7336.762 ; gain = 0.000 ; free physical = 19362 ; free virtual = 25635
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'tx_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'tx_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
set_property core_revision 113 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_BiDirChannels_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_BiDirChannels_0_0'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 112 to revision 113
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'tx_rstn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 'm00_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'm00_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 's00_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 's00_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 's01_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 's01_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 's02_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 's02_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'tx_rstn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_BiDirChannels_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins BiDirChannels_0/tx_rstn] [get_bd_pins txclk_reset_domain/peripheral_aresetn]
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
set_property location {2.5 1143 738} [get_bd_cells Switch_Fabric]
set_property name AXI_Register_Demux [get_bd_cells Switch_Fabric]
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Common 17-365] Interrupt caught but 'create_bd_cell' cannot be canceled. Please wait for command to finish.
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 7368.777 ; gain = 0.000 ; free physical = 19267 ; free virtual = 25542
INFO: [Common 17-681] Processing pending cancel.
endgroup
set_property location {1 342 -2} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {12.5} CONFIG.PRIMITIVE {MMCM} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN2_JITTER_PS {166.66} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKIN2_PERIOD {16.666} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.MMCM_CLKOUT3_DIVIDE {80} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {175.402} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {200.764} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '16.666' has been ignored for IP 'clk_wiz_0'
set_property location {1 555 62} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells clk_wiz_0]
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7557.520 ; gain = 0.000 ; free physical = 19226 ; free virtual = 25489
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/rst_n' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/txclk
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

CRITICAL WARNING: [BD 41-1732] Bus interface '/axis_stream_txfifo_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/axis_stream_txfifo_0/clk
/axis_stream_txfifo_0/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /BiDirChannels_0/S00_AXIS(2) and /axis_stream_txfifo_0/M00_AXIS(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /BiDirChannels_0/s01_axis(2) and /axis_stream_txfifo_0/M01_AXIS(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /BiDirChannels_0/s02_axis(2) and /axis_stream_txfifo_0/M02_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tdata'(16) to net 'axis_stream_txfifo_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tdata'(16) to net 'axis_stream_txfifo_0_M01_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M01_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tdata'(16) to net 'axis_stream_txfifo_0_M02_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M02_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tdata'(16) to net 'axis_stream_txfifo_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tdata'(16) to net 'axis_stream_txfifo_0_M01_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M01_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tdata'(16) to net 'axis_stream_txfifo_0_M02_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M02_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell clk_reset_domain, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Register_Demux/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block txclk_reset_domain .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Register_Demux/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_proc_sys_reset_0_0, cache-ID = e5d9211fbcd51001; cache size = 62.159 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 6324809b45ccd9e3; cache size = 62.159 MB.
[Thu Mar 31 22:57:49 2022] Launched design_2_BiDirChannels_0_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
[Thu Mar 31 22:57:49 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 7607.719 ; gain = 50.199 ; free physical = 19082 ; free virtual = 25358
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-469] Gui parameter('C_M00_AXIS_START_COUNT') creation is incomplete. Corresponding component parameter does not exist
ERROR: [Ipptcl 7-17] Invalid Parameter 'C_M00_AXIS_START_COUNT'.
ERROR: [Common 17-39] 'add_param' failed due to earlier errors.
ERROR: [IP_Flow 19-3475] Tcl error in init_gui procedure for IP 'BiDirChannels_0'. ERROR: [Common 17-39] 'add_param' failed due to earlier errors.

ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7615.723 ; gain = 0.000 ; free physical = 19031 ; free virtual = 25308
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 23:02:57 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project/BiDirChannels_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 23:06:20 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project/BiDirChannels_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 114 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
reset_run design_2_BiDirChannels_0_0_synth_1
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci' in run design_2_BiDirChannels_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci' in run design_2_BiDirChannels_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Thu Mar 31 23:09:09 2022] Launched design_2_BiDirChannels_0_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
[Thu Mar 31 23:09:09 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 113 to revision 114
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S00_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S01_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S01_AXI to prevent futher clock DRC violations.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_2_axi_smc_0: The device(s) attached to /S02_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /S02_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7823.430 ; gain = 0.000 ; free physical = 18993 ; free virtual = 25258
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/rst_n' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/txclk
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

CRITICAL WARNING: [BD 41-1732] Bus interface '/axis_stream_txfifo_0/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/axis_stream_txfifo_0/clk
/axis_stream_txfifo_0/txclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /BiDirChannels_0/S00_AXIS(2) and /axis_stream_txfifo_0/M00_AXIS(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /BiDirChannels_0/s01_axis(2) and /axis_stream_txfifo_0/M01_AXIS(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /BiDirChannels_0/s02_axis(2) and /axis_stream_txfifo_0/M02_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tdata'(16) to net 'axis_stream_txfifo_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tdata'(16) to net 'axis_stream_txfifo_0_M01_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M01_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tdata'(16) to net 'axis_stream_txfifo_0_M02_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M02_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tdata'(16) to net 'axis_stream_txfifo_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s00_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tdata'(16) to net 'axis_stream_txfifo_0_M01_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s01_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M01_AXIS_TSTRB'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tdata'(16) to net 'axis_stream_txfifo_0_M02_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/BiDirChannels_0/s02_axis_tstrb'(2) to net 'axis_stream_txfifo_0_M02_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell clk_reset_domain, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlconcat_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1982] Skipping generation for the cell axi_dma_0, which is locked by user.
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Register_Demux/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block txclk_reset_domain .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Register_Demux/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 6324809b45ccd9e3; cache size = 62.159 MB.
[Thu Mar 31 23:11:47 2022] Launched design_2_BiDirChannels_0_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_BiDirChannels_0_0_synth_1/runme.log
[Thu Mar 31 23:11:47 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 7823.430 ; gain = 0.000 ; free physical = 18847 ; free virtual = 25126
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-469] Gui parameter('C_M00_AXIS_START_COUNT') creation is incomplete. Corresponding component parameter does not exist
ERROR: [Ipptcl 7-17] Invalid Parameter 'C_M00_AXIS_START_COUNT'.
ERROR: [Common 17-39] 'add_param' failed due to earlier errors.
ERROR: [IP_Flow 19-3475] Tcl error in init_gui procedure for IP 'BiDirChannels_0'. ERROR: [Common 17-39] 'add_param' failed due to earlier errors.

ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7823.430 ; gain = 0.000 ; free physical = 18832 ; free virtual = 25113
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
set_property core_revision 115 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_BiDirChannels_0_0 (BiDirChannels_v1.0 1.0) from revision 114 to revision 115
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7927.797 ; gain = 0.000 ; free physical = 18730 ; free virtual = 25088
update_compile_order -fileset sources_1
set_property value 16 [ipx::get_user_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_user_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 16 [ipx::get_hdl_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/src/axis_stream_txfifo_v2_0_M00_AXIS.sv'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/src/axis_stream_txfifo_v2_0_M00_AXIS.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/src/axis_stream_txfifo_v2_0_M00_AXIS.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RD_ADDR_WIDTH' by 12 for port or parameter 'rd_ptr_reg'
INFO: [IP_Flow 19-5107] Inferred bus interface 'tx_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'tx_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::associate_bus_interfaces -busif M02_AXIS -clock txclk [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. ''/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /txclk_reset_domain]
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_axis_stream_txfifo_0_2 from axis_stream_txfifo_v2.0 2.0 to axis_stream_txfifo_v2.0 2.0
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 23:31:51 2022...
