0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/xnor_GATE/xnor_GATE.sim/sim_1/synth/timing/st_xnor_time_synth.v,1491609417,verilog,,,,glbl;xnor_GATE,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/xnor_GATE/xnor_GATE.srcs/sim_1/new/st_xnor.vhd,1491351412,vhdl,,,,st_xnor,,,,,,,,
