{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1624288639170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624288639190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624288639190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 20:47:18 2021 " "Processing started: Mon Jun 21 20:47:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624288639190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1624288639190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_1 -c processor_1_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_1 -c processor_1_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1624288639190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1624288642970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1624288642970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288676530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288676600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_inc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_inc " "Found entity 1: register_inc" {  } { { "register_inc.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/register_inc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288676680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288676790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288676860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288676910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676910 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(46) " "Verilog HDL Expression warning at control_unit.v(46): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676960 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(57) " "Verilog HDL Expression warning at control_unit.v(57): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676960 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(69) " "Verilog HDL Expression warning at control_unit.v(69): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676960 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(85) " "Verilog HDL Expression warning at control_unit.v(85): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676960 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(97) " "Verilog HDL Expression warning at control_unit.v(97): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676960 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(109) " "Verilog HDL Expression warning at control_unit.v(109): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(121) " "Verilog HDL Expression warning at control_unit.v(121): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(244) " "Verilog HDL Expression warning at control_unit.v(244): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"o\" control_unit.v(246) " "Verilog HDL syntax error at control_unit.v(246) near text: \"o\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 246 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(256) " "Verilog HDL Expression warning at control_unit.v(256): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 256 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(444) " "Verilog HDL Expression warning at control_unit.v(444): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 444 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(495) " "Verilog HDL Expression warning at control_unit.v(495): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 495 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(558) " "Verilog HDL Expression warning at control_unit.v(558): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 558 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(582) " "Verilog HDL Expression warning at control_unit.v(582): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 582 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_unit.v(608) " "Verilog HDL Expression warning at control_unit.v(608): truncated literal to match 8 bits" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 608 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit control_unit.v(1) " "Ignored design unit \"control_unit\" at control_unit.v(1) due to previous errors" {  } { { "control_unit.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/control_unit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file control_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288676970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288677060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288677060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2_1 " "Found entity 1: mult_2_1" {  } { { "mult_2_1.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/mult_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624288677150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624288677150 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624288677290 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 21 20:47:57 2021 " "Processing ended: Mon Jun 21 20:47:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624288677290 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624288677290 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624288677290 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1624288677290 ""}
