*******************************************************************
*                  Oasys-RTL™ - release 2021.1.R1                 *
*                                                                 *
*   Proprietary Notice: this software and related documentation   *
*          are proprietary and confidential to Siemens.           *
*                                                                 *
*                         © 2021 Siemens                          *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasys                           *
* Version : 21.1-s001                                             *
* Date    : Tue Aug 31 15:17:41 PDT 2021                          *
* Build   : releases/21.1-52813.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc ipc vcd prot int
         date     : Tue Apr 09 23:32:49 EDT 2024
         ppid/pid : 517819/517832
         hostname : hansolo.poly.edu
         arch/os  : x86_64/Linux-4.18.0-513.11.1.el8_9.x86_64 
         install  : /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/cds_oasys/rls
         currdir  : /home/lc4976/GEMINI_HLS/scripting/Catapult_15/prototyping
         logfile  : /home/lc4976/GEMINI_HLS/scripting/Catapult_15/prototyping/oasys.log.00
         tmpdir   : /tmp/oasys.517819/
info:    IPC session info: token 1 role listener  [CMD-001]
> get_parameter version
> set_parameter numMpgWorkersLocal 0
info:    Parameter 'numMpgWorkersLocal' set to '0'  [PARAM-104]
> set_parameter NPlaceConcurrency 0
info:    Parameter 'NPlaceConcurrency' set to '0'  [PARAM-104]
> set_parameter preserveConnectedEmptyModules true
info:    Parameter 'preserveConnectedEmptyModules' set to 'true'  [PARAM-104]
> set_parameter treeSolveSizeEnable false
info:    Parameter 'treeSolveSizeEnable' set to 'false'  [PARAM-104]
> get_parameter version
-- Library search_path is set to '' 
info:    Executing: read_library /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/nangate/nangate45nm_nldm.lib -target_library tgt_lib  [CMD-001]
> read_library /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/nangate/nangate45nm_nldm.lib -target_library tgt_lib
reading /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/nangate/nangate45nm_nldm.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> set_target_library tgt_lib
> read_lef /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/nangate/nangate45nm.lef
Reading /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/nangate/nangate45nm.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /eda/mentor/Siemens_EDA/Catapult_Synthesis_2023.1_2/Mgc_home/pkgs/siflibs/nangate/nangate45nm.lef  [LEF-119]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_parameter version
> set_design_effort -hls_lib 0
> delete_design
> set_target_library tgt_lib
> set_parameter time_units_for_reports ns
info:    Parameter 'time_units_for_reports' set to 'ns'  [PARAM-104]
> set_design_effort -area 1 -timing 1
> set_parameter numMpgWorkersLocal 0
info:    Parameter 'numMpgWorkersLocal' set to '0'  [PARAM-104]
-- Note: Oasys-RTL Started
> set_parameter max_loop_limit 1000
info:    Parameter 'max_loop_limit' set to '1000'  [PARAM-104]
-- RTL_TOOL_SCRIPT_DIR is set to '/home/lc4976/.catapult/Cache/2023_1_2_1049935/Cluster' 
-- pwd is /home/lc4976/GEMINI_HLS/scripting/Catapult_15/prototyping 
read_verilog $RTL_TOOL_SCRIPT_DIR/rtl.v
> read_verilog /home/lc4976/.catapult/Cache/2023_1_2_1049935/Cluster/17127199614a1c1cdb.1/./rtl.v
> set_clock_gating_options -minimum_bitwidth 4
> report_clock_gating_options
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = (null), control_port = (null), control_point = none, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
-- Starting synthesis for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'
> synthesize -module ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc -gate_clock
starting synthesize at 00:00:01(cpu)/0:00:12(wall) 94MB(vsz)/401MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATE_X1 in target library 'tgt_lib'  [POWER-112]
info:    no clock-gating cell found in target library 'tgt_lib' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = (null), control_port = (null), control_point = none, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    synthesizing module 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' (depth 1) ((/home/lc4976/.catapult/Cache/2023_1_2_1049935/Cluster/17127199614a1c1cdb.1/rtl.v:16)[7])  [VLOG-400]
info:    done synthesizing module 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' (depth 1) (1#1) ((/home/lc4976/.catapult/Cache/2023_1_2_1049935/Cluster/17127199614a1c1cdb.1/rtl.v:16)[7])  [VLOG-401]
finished synthesize at 00:00:07(cpu)/0:00:18(wall) 123MB(vsz)/449MB(peak)
> read_sdc -echo /home/lc4976/GEMINI_HLS/scripting/../../.catapult/Cache/2023_1_2_1049935/Cluster/17127199614a1c1cdb.1/rtl.v.or.sdc
> # written for flow package DesignCompiler 
> set sdc_version 1.7 
> 
> set_operating_conditions typical
info:    setting operating condition 'typical' from library 'NangateOpenCellLibrary'  [NL-144]
> set_load 11.40290 [all_outputs]
> ## driver/slew constraints on inputs
> set data_inputs [list {I_1[*]}]
> set_driving_cell -no_design_rule -library NangateOpenCellLibrary -lib_cell DFF_X1 -pin Q $data_inputs
info:    'set_driving_cell -no_design_rule' option ignored 1 time(s)  [SDC-334]
> set_units -time ns
> # time_factor: 1.0
> 
> create_clock -name virtual_io_clk -period 20.0
> ## IO TIMING CONSTRAINTS
> set_max_delay 20.0 -from [all_inputs] -to [all_outputs]
> set_input_delay 0.0 -clock virtual_io_clk [get_ports {I_1[*]}]
> set_output_delay 0.0 -clock virtual_io_clk [get_ports {O_1[*]}]
> set_max_delay 20.0 -from [all_inputs] -to [all_outputs]
> 
> 
> check_timing -verbose
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> set_parameter maxAllowedUtilization 10000
info:    Parameter 'maxAllowedUtilization' set to '10000'  [PARAM-104]
> set_design_effort -prototype 0
> set_parameter useZeroWireLoad 1
info:    Parameter 'useZeroWireLoad' set to 'true'  [PARAM-104]
> optimize -area
starting optimize at 00:00:07(cpu)/0:00:18(wall) 121MB(vsz)/449MB(peak)
info: optimized '<TOP>' area changed 0.0squm (x1), total 490.8squm (#1, 0 secs)
info: optimized 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc__genmod__0' area changed -0.5squm (x1), total 490.2squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 490.2squm (#3, 0 secs)
done optimizing area at 00:00:08(cpu)/0:00:19(wall) 135MB(vsz)/459MB(peak)
finished optimize at 00:00:08(cpu)/0:00:19(wall) 135MB(vsz)/459MB(peak)
> optimize -virtual
starting optimize at 00:00:08(cpu)/0:00:19(wall) 135MB(vsz)/459MB(peak)
Splitting congested rtl-partitions
info:    Target library/cell information has changed that further may change timing results.  [TA-159]
info: optimizing design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 490.2squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 19.297ns
info: finished path group default @ 19.297ns
info: reactivating path groups
info: reactivated path group default @ 19.297ns
info: finished path group default @ 19.297ns
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc
info: optimized 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc__genmod__0' area recovered 0.00squm (x1), total 0.00squm (1#1), 0.00 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), final slack: 19.297ns (delta: 0.000ns) (0 secs)
done optimizing virtual at 00:00:08(cpu)/0:00:19(wall) 126MB(vsz)/459MB(peak)
finished optimize at 00:00:08(cpu)/0:00:19(wall) 126MB(vsz)/459MB(peak)
> create_chip -utilization 60 -aspect_ratio 1.0
info:    create new die (0.000000 0.000000) (28.580000 28.580000)  [FP-110]
info:    create new core (0.000000 0.000000) (28.499950 27.999950), 20 core rows  [FP-109]
> optimize -place
starting optimize at 00:00:08(cpu)/0:00:19(wall) 126MB(vsz)/459MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 61.27% average utilization: 15.32%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 19297.3ps
info:	placing 16 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 61.27% average utilization: 15.32%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               232.23
Average Wire      =                14.51
Longest Wire      =                14.98
Shortest Wire     =                14.14
WNS               = 19297.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 19297.3ps
done optimize placement at 00:00:09(cpu)/0:00:20(wall) 328MB(vsz)/627MB(peak)
finished optimize at 00:00:09(cpu)/0:00:20(wall) 328MB(vsz)/627MB(peak)
> optimize
starting optimize at 00:00:09(cpu)/0:00:20(wall) 328MB(vsz)/627MB(peak)
info:    Target library/cell information has changed that further may change timing results.  [TA-159]
info: optimizing design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 490.2squm (#1, 0 secs)
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 61.27% average utilization: 15.32%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 19.297ns
info: finished path group default @ 19.297ns
info: reactivating path groups
info: reactivated path group default @ 19.297ns
info: finished path group default @ 19.297ns
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 61.27% average utilization: 15.32%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (0) optimizing 'O_1[4]' (path group default) @ 19.297ns(1/1) (0 secs)
finished optimize at 00:00:09(cpu)/0:00:20(wall) 331MB(vsz)/637MB(peak)
-- Requested 3 fractional digits for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' area
-- Requested 4 fractional digits for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' timing
-- Requested 3 fractional digits for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' capacitance
> get_parameter version
-- ToolID: '21.1-s001'
-- Tool output delay factor to nS: 1.0
-- Characterization mode: base 
> write_sdc ./gate_synthesis_dc/understood.sdc
info:    writing Sdc file './gate_synthesis_dc/understood.sdc' for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'  [WRITE-104]
> get_parameter version
-- Synthesis area report for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'
Top instance area is 490.2380065917969
-- END Synthesis area report for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'
Timing reporting started 
> all_outputs
> all_inputs

-- Synthesis input_to_output:timing report for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'
> all_inputs
> all_clocks
> all_outputs
delays(input_to_output)={I_1[6]} {O_1[4]} 0.703 {} 19.297
Startpoint: I_1[6]

Endpoint: O_1[4]

DELAY=0.703
Slack: 19.297
-- END Synthesis input_to_output:timing report for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'

Tue Apr 09 23:33:03 EDT 2024
-- Synthesis finished for design 'ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc'
RETURNING: usable 1 Schema {IMPLEMENTATIONS {ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc {NAME ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc AREA 490.2380065917969 DELAY 0.703 LKG_POWER 11.102074190974236 SLACK 19.2970}}} Area 490.2380065917969 TID Oasys21.1-s001 Slack 19.2970 design ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc Delay 0.703 LkgPwr 11.102074190974236
Downstream synthesis information: design='ROM_1i8_1o8_6cd8ed6ecb89da3c4ea51c9925c1afffbc' TID='Oasys21.1-s001' Area=490.238 Delay=0.7030 Slack=19.2970 LkgPwr=11.102074190974236
