Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 71374795b1164c67949b66f052be3383 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SignZeroExtend.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUSrcSelect
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataSelect
Compiling module xil_defaultlib.InsMemRW
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.JumpOp
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PCI
Compiling module xil_defaultlib.PCSelect
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.RegSelect
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleStyleCPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_behav
