# ECE_585_Final_Project
Design and simulation of a split L1 cache for a new 32-bit processor.
# ECE_585_Final_Project
Design and simulation of a split L1 cache for a new 32-bit processor.
Team 6: Josiah Sweeney, Melinda Van, Nguyen Pham, Neima Kashini
