
Environment_recording_IOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5a4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800a6b4  0800a6b4  0001a6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac8c  0800ac8c  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800ac8c  0800ac8c  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ac8c  0800ac8c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac8c  0800ac8c  0001ac8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac90  0800ac90  0001ac90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800ac94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014f8  20000078  0800ad0c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001570  0800ad0c  00021570  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026e65  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059be  00000000  00000000  00046f06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001810  00000000  00000000  0004c8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001608  00000000  00000000  0004e0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db18  00000000  00000000  0004f6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dffa  00000000  00000000  0006d1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b3c3  00000000  00000000  0008b1f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001265b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a38  00000000  00000000  00126608  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a69c 	.word	0x0800a69c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800a69c 	.word	0x0800a69c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	4a06      	ldr	r2, [pc, #24]	; (8000188 <vApplicationGetIdleTaskMemory+0x28>)
 8000170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	4a05      	ldr	r2, [pc, #20]	; (800018c <vApplicationGetIdleTaskMemory+0x2c>)
 8000176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2280      	movs	r2, #128	; 0x80
 800017c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800017e:	bf00      	nop
 8000180:	3714      	adds	r7, #20
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	20000094 	.word	0x20000094
 800018c:	20000148 	.word	0x20000148

08000190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000190:	b5b0      	push	{r4, r5, r7, lr}
 8000192:	b0a4      	sub	sp, #144	; 0x90
 8000194:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000196:	f000 fee1 	bl	8000f5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019a:	f000 f8bd 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800019e:	f000 fa35 	bl	800060c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001a2:	f000 f9df 	bl	8000564 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80001a6:	f000 f913 	bl	80003d0 <MX_ADC1_Init>
  MX_ADC2_Init();
 80001aa:	f000 f94f 	bl	800044c <MX_ADC2_Init>
  MX_USART3_UART_Init();
 80001ae:	f000 fa03 	bl	80005b8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80001b2:	f000 f989 	bl	80004c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&USART_NewData, 1);
 80001b6:	2201      	movs	r2, #1
 80001b8:	4946      	ldr	r1, [pc, #280]	; (80002d4 <main+0x144>)
 80001ba:	4847      	ldr	r0, [pc, #284]	; (80002d8 <main+0x148>)
 80001bc:	f003 f91d 	bl	80033fa <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, (uint8_t *)&USART_NewData, 1);
 80001c0:	2201      	movs	r2, #1
 80001c2:	4944      	ldr	r1, [pc, #272]	; (80002d4 <main+0x144>)
 80001c4:	4845      	ldr	r0, [pc, #276]	; (80002dc <main+0x14c>)
 80001c6:	f003 f918 	bl	80033fa <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80001ca:	4845      	ldr	r0, [pc, #276]	; (80002e0 <main+0x150>)
 80001cc:	f002 fc94 	bl	8002af8 <HAL_TIM_Base_Start_IT>
  while(esp8266_Connect_IOTServer());
 80001d0:	bf00      	nop
 80001d2:	f006 f9b7 	bl	8006544 <esp8266_Connect_IOTServer>
 80001d6:	4603      	mov	r3, r0
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d1fa      	bne.n	80001d2 <main+0x42>
  while(IOT_connect());
 80001dc:	bf00      	nop
 80001de:	f008 f8e7 	bl	80083b0 <IOT_connect>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d1fa      	bne.n	80001de <main+0x4e>
  HAL_Delay(15000);
 80001e8:	f643 2098 	movw	r0, #15000	; 0x3a98
 80001ec:	f000 fee8 	bl	8000fc0 <HAL_Delay>
  IOT_ping();
 80001f0:	f008 f9c6 	bl	8008580 <IOT_ping>
  Event_Handle = xEventGroupCreate();
 80001f4:	f003 ff38 	bl	8004068 <xEventGroupCreate>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a3a      	ldr	r2, [pc, #232]	; (80002e4 <main+0x154>)
 80001fc:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of DHT11 */
  osMessageQDef(DHT11, 2, uint8_t);
 80001fe:	4b3a      	ldr	r3, [pc, #232]	; (80002e8 <main+0x158>)
 8000200:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8000204:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000206:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  DHT11Handle = osMessageCreate(osMessageQ(DHT11), NULL);
 800020a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800020e:	2100      	movs	r1, #0
 8000210:	4618      	mov	r0, r3
 8000212:	f003 ff01 	bl	8004018 <osMessageCreate>
 8000216:	4603      	mov	r3, r0
 8000218:	4a34      	ldr	r2, [pc, #208]	; (80002ec <main+0x15c>)
 800021a:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADC */
  osMessageQDef(ADC, 1, uint16_t);
 800021c:	4b34      	ldr	r3, [pc, #208]	; (80002f0 <main+0x160>)
 800021e:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000222:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000224:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ADCHandle = osMessageCreate(osMessageQ(ADC), NULL);
 8000228:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f003 fef2 	bl	8004018 <osMessageCreate>
 8000234:	4603      	mov	r3, r0
 8000236:	4a2f      	ldr	r2, [pc, #188]	; (80002f4 <main+0x164>)
 8000238:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800023a:	4b2f      	ldr	r3, [pc, #188]	; (80002f8 <main+0x168>)
 800023c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000240:	461d      	mov	r5, r3
 8000242:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000244:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000246:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800024a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800024e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000252:	2100      	movs	r1, #0
 8000254:	4618      	mov	r0, r3
 8000256:	f003 fe93 	bl	8003f80 <osThreadCreate>
 800025a:	4603      	mov	r3, r0
 800025c:	4a27      	ldr	r2, [pc, #156]	; (80002fc <main+0x16c>)
 800025e:	6013      	str	r3, [r2, #0]

  /* definition and creation of light */
  osThreadDef(light, StartTask02, osPriorityNormal, 0, 128);
 8000260:	4b27      	ldr	r3, [pc, #156]	; (8000300 <main+0x170>)
 8000262:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000266:	461d      	mov	r5, r3
 8000268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800026a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800026c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000270:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  lightHandle = osThreadCreate(osThread(light), NULL);
 8000274:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000278:	2100      	movs	r1, #0
 800027a:	4618      	mov	r0, r3
 800027c:	f003 fe80 	bl	8003f80 <osThreadCreate>
 8000280:	4603      	mov	r3, r0
 8000282:	4a20      	ldr	r2, [pc, #128]	; (8000304 <main+0x174>)
 8000284:	6013      	str	r3, [r2, #0]

  /* definition and creation of dht11 */
  osThreadDef(dht11, StartTask03, osPriorityNormal, 0, 128);
 8000286:	4b20      	ldr	r3, [pc, #128]	; (8000308 <main+0x178>)
 8000288:	f107 041c 	add.w	r4, r7, #28
 800028c:	461d      	mov	r5, r3
 800028e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000290:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000292:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000296:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  dht11Handle = osThreadCreate(osThread(dht11), NULL);
 800029a:	f107 031c 	add.w	r3, r7, #28
 800029e:	2100      	movs	r1, #0
 80002a0:	4618      	mov	r0, r3
 80002a2:	f003 fe6d 	bl	8003f80 <osThreadCreate>
 80002a6:	4603      	mov	r3, r0
 80002a8:	4a18      	ldr	r2, [pc, #96]	; (800030c <main+0x17c>)
 80002aa:	6013      	str	r3, [r2, #0]

  /* definition and creation of wifi */
  osThreadDef(wifi, StartTask04, osPriorityNormal, 0, 128);
 80002ac:	4b18      	ldr	r3, [pc, #96]	; (8000310 <main+0x180>)
 80002ae:	463c      	mov	r4, r7
 80002b0:	461d      	mov	r5, r3
 80002b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  wifiHandle = osThreadCreate(osThread(wifi), NULL);
 80002be:	463b      	mov	r3, r7
 80002c0:	2100      	movs	r1, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f003 fe5c 	bl	8003f80 <osThreadCreate>
 80002c8:	4603      	mov	r3, r0
 80002ca:	4a12      	ldr	r2, [pc, #72]	; (8000314 <main+0x184>)
 80002cc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002ce:	f003 fe50 	bl	8003f72 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002d2:	e7fe      	b.n	80002d2 <main+0x142>
 80002d4:	20001494 	.word	0x20001494
 80002d8:	20001164 	.word	0x20001164
 80002dc:	200010ac 	.word	0x200010ac
 80002e0:	200011ac 	.word	0x200011ac
 80002e4:	2000115c 	.word	0x2000115c
 80002e8:	0800a6d8 	.word	0x0800a6d8
 80002ec:	20001160 	.word	0x20001160
 80002f0:	0800a6e8 	.word	0x0800a6e8
 80002f4:	200011f4 	.word	0x200011f4
 80002f8:	0800a6f8 	.word	0x0800a6f8
 80002fc:	200010a8 	.word	0x200010a8
 8000300:	0800a714 	.word	0x0800a714
 8000304:	20001124 	.word	0x20001124
 8000308:	0800a730 	.word	0x0800a730
 800030c:	20001128 	.word	0x20001128
 8000310:	0800a74c 	.word	0x0800a74c
 8000314:	200011f8 	.word	0x200011f8

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b094      	sub	sp, #80	; 0x50
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000322:	2228      	movs	r2, #40	; 0x28
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f009 f8ca 	bl	80094c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	f107 0314 	add.w	r3, r7, #20
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
 8000338:	60da      	str	r2, [r3, #12]
 800033a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	605a      	str	r2, [r3, #4]
 8000344:	609a      	str	r2, [r3, #8]
 8000346:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000348:	2301      	movs	r3, #1
 800034a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800034c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000350:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000352:	2300      	movs	r3, #0
 8000354:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000356:	2301      	movs	r3, #1
 8000358:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035a:	2302      	movs	r3, #2
 800035c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800035e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000362:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000364:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000368:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800036a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800036e:	4618      	mov	r0, r3
 8000370:	f001 fdc8 	bl	8001f04 <HAL_RCC_OscConfig>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800037a:	f000 fb2f 	bl	80009dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800037e:	230f      	movs	r3, #15
 8000380:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000382:	2302      	movs	r3, #2
 8000384:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000386:	2300      	movs	r3, #0
 8000388:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800038a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800038e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000390:	2300      	movs	r3, #0
 8000392:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000394:	f107 0314 	add.w	r3, r7, #20
 8000398:	2102      	movs	r1, #2
 800039a:	4618      	mov	r0, r3
 800039c:	f002 f832 	bl	8002404 <HAL_RCC_ClockConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x92>
  {
    Error_Handler();
 80003a6:	f000 fb19 	bl	80009dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003aa:	2302      	movs	r3, #2
 80003ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80003ae:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80003b2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	4618      	mov	r0, r3
 80003b8:	f002 f9e2 	bl	8002780 <HAL_RCCEx_PeriphCLKConfig>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80003c2:	f000 fb0b 	bl	80009dc <Error_Handler>
  }
}
 80003c6:	bf00      	nop
 80003c8:	3750      	adds	r7, #80	; 0x50
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
	...

080003d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003d6:	1d3b      	adds	r3, r7, #4
 80003d8:	2200      	movs	r2, #0
 80003da:	601a      	str	r2, [r3, #0]
 80003dc:	605a      	str	r2, [r3, #4]
 80003de:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80003e0:	4b18      	ldr	r3, [pc, #96]	; (8000444 <MX_ADC1_Init+0x74>)
 80003e2:	4a19      	ldr	r2, [pc, #100]	; (8000448 <MX_ADC1_Init+0x78>)
 80003e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003e6:	4b17      	ldr	r3, [pc, #92]	; (8000444 <MX_ADC1_Init+0x74>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003ec:	4b15      	ldr	r3, [pc, #84]	; (8000444 <MX_ADC1_Init+0x74>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003f2:	4b14      	ldr	r3, [pc, #80]	; (8000444 <MX_ADC1_Init+0x74>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003f8:	4b12      	ldr	r3, [pc, #72]	; (8000444 <MX_ADC1_Init+0x74>)
 80003fa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80003fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000400:	4b10      	ldr	r3, [pc, #64]	; (8000444 <MX_ADC1_Init+0x74>)
 8000402:	2200      	movs	r2, #0
 8000404:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000406:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <MX_ADC1_Init+0x74>)
 8000408:	2201      	movs	r2, #1
 800040a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800040c:	480d      	ldr	r0, [pc, #52]	; (8000444 <MX_ADC1_Init+0x74>)
 800040e:	f000 fdfb 	bl	8001008 <HAL_ADC_Init>
 8000412:	4603      	mov	r3, r0
 8000414:	2b00      	cmp	r3, #0
 8000416:	d001      	beq.n	800041c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000418:	f000 fae0 	bl	80009dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800041c:	2304      	movs	r3, #4
 800041e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000420:	2301      	movs	r3, #1
 8000422:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000424:	2300      	movs	r3, #0
 8000426:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	4619      	mov	r1, r3
 800042c:	4805      	ldr	r0, [pc, #20]	; (8000444 <MX_ADC1_Init+0x74>)
 800042e:	f001 f883 	bl	8001538 <HAL_ADC_ConfigChannel>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000438:	f000 fad0 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800043c:	bf00      	nop
 800043e:	3710      	adds	r7, #16
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	2000112c 	.word	0x2000112c
 8000448:	40012400 	.word	0x40012400

0800044c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2200      	movs	r2, #0
 8000456:	601a      	str	r2, [r3, #0]
 8000458:	605a      	str	r2, [r3, #4]
 800045a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800045c:	4b18      	ldr	r3, [pc, #96]	; (80004c0 <MX_ADC2_Init+0x74>)
 800045e:	4a19      	ldr	r2, [pc, #100]	; (80004c4 <MX_ADC2_Init+0x78>)
 8000460:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000462:	4b17      	ldr	r3, [pc, #92]	; (80004c0 <MX_ADC2_Init+0x74>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000468:	4b15      	ldr	r3, [pc, #84]	; (80004c0 <MX_ADC2_Init+0x74>)
 800046a:	2200      	movs	r2, #0
 800046c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800046e:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <MX_ADC2_Init+0x74>)
 8000470:	2200      	movs	r2, #0
 8000472:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000474:	4b12      	ldr	r3, [pc, #72]	; (80004c0 <MX_ADC2_Init+0x74>)
 8000476:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800047a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800047c:	4b10      	ldr	r3, [pc, #64]	; (80004c0 <MX_ADC2_Init+0x74>)
 800047e:	2200      	movs	r2, #0
 8000480:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000482:	4b0f      	ldr	r3, [pc, #60]	; (80004c0 <MX_ADC2_Init+0x74>)
 8000484:	2201      	movs	r2, #1
 8000486:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000488:	480d      	ldr	r0, [pc, #52]	; (80004c0 <MX_ADC2_Init+0x74>)
 800048a:	f000 fdbd 	bl	8001008 <HAL_ADC_Init>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000494:	f000 faa2 	bl	80009dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000498:	2305      	movs	r3, #5
 800049a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800049c:	2301      	movs	r3, #1
 800049e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004a0:	2300      	movs	r3, #0
 80004a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80004a4:	1d3b      	adds	r3, r7, #4
 80004a6:	4619      	mov	r1, r3
 80004a8:	4805      	ldr	r0, [pc, #20]	; (80004c0 <MX_ADC2_Init+0x74>)
 80004aa:	f001 f845 	bl	8001538 <HAL_ADC_ConfigChannel>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d001      	beq.n	80004b8 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80004b4:	f000 fa92 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80004b8:	bf00      	nop
 80004ba:	3710      	adds	r7, #16
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	200010f4 	.word	0x200010f4
 80004c4:	40012800 	.word	0x40012800

080004c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b086      	sub	sp, #24
 80004cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004ce:	f107 0308 	add.w	r3, r7, #8
 80004d2:	2200      	movs	r2, #0
 80004d4:	601a      	str	r2, [r3, #0]
 80004d6:	605a      	str	r2, [r3, #4]
 80004d8:	609a      	str	r2, [r3, #8]
 80004da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004dc:	463b      	mov	r3, r7
 80004de:	2200      	movs	r2, #0
 80004e0:	601a      	str	r2, [r3, #0]
 80004e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004e4:	4b1e      	ldr	r3, [pc, #120]	; (8000560 <MX_TIM2_Init+0x98>)
 80004e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80004ec:	4b1c      	ldr	r3, [pc, #112]	; (8000560 <MX_TIM2_Init+0x98>)
 80004ee:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80004f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004f4:	4b1a      	ldr	r3, [pc, #104]	; (8000560 <MX_TIM2_Init+0x98>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80004fa:	4b19      	ldr	r3, [pc, #100]	; (8000560 <MX_TIM2_Init+0x98>)
 80004fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000500:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000502:	4b17      	ldr	r3, [pc, #92]	; (8000560 <MX_TIM2_Init+0x98>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000508:	4b15      	ldr	r3, [pc, #84]	; (8000560 <MX_TIM2_Init+0x98>)
 800050a:	2200      	movs	r2, #0
 800050c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800050e:	4814      	ldr	r0, [pc, #80]	; (8000560 <MX_TIM2_Init+0x98>)
 8000510:	f002 faa2 	bl	8002a58 <HAL_TIM_Base_Init>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800051a:	f000 fa5f 	bl	80009dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800051e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000522:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000524:	f107 0308 	add.w	r3, r7, #8
 8000528:	4619      	mov	r1, r3
 800052a:	480d      	ldr	r0, [pc, #52]	; (8000560 <MX_TIM2_Init+0x98>)
 800052c:	f002 fc3e 	bl	8002dac <HAL_TIM_ConfigClockSource>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000536:	f000 fa51 	bl	80009dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800053a:	2300      	movs	r3, #0
 800053c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000542:	463b      	mov	r3, r7
 8000544:	4619      	mov	r1, r3
 8000546:	4806      	ldr	r0, [pc, #24]	; (8000560 <MX_TIM2_Init+0x98>)
 8000548:	f002 fe14 	bl	8003174 <HAL_TIMEx_MasterConfigSynchronization>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000552:	f000 fa43 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000556:	bf00      	nop
 8000558:	3718      	adds	r7, #24
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	200011ac 	.word	0x200011ac

08000564 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000568:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 800056a:	4a12      	ldr	r2, [pc, #72]	; (80005b4 <MX_USART1_UART_Init+0x50>)
 800056c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800056e:	4b10      	ldr	r3, [pc, #64]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 8000570:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000574:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000576:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800057c:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 800057e:	2200      	movs	r2, #0
 8000580:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 8000584:	2200      	movs	r2, #0
 8000586:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000588:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 800058a:	220c      	movs	r2, #12
 800058c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800058e:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 8000590:	2200      	movs	r2, #0
 8000592:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000594:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 8000596:	2200      	movs	r2, #0
 8000598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800059a:	4805      	ldr	r0, [pc, #20]	; (80005b0 <MX_USART1_UART_Init+0x4c>)
 800059c:	f002 fe5a 	bl	8003254 <HAL_UART_Init>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005a6:	f000 fa19 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	20001164 	.word	0x20001164
 80005b4:	40013800 	.word	0x40013800

080005b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80005bc:	4b11      	ldr	r3, [pc, #68]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005be:	4a12      	ldr	r2, [pc, #72]	; (8000608 <MX_USART3_UART_Init+0x50>)
 80005c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80005c2:	4b10      	ldr	r3, [pc, #64]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80005ca:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80005d6:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80005dc:	4b09      	ldr	r3, [pc, #36]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005de:	220c      	movs	r2, #12
 80005e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005e2:	4b08      	ldr	r3, [pc, #32]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80005ee:	4805      	ldr	r0, [pc, #20]	; (8000604 <MX_USART3_UART_Init+0x4c>)
 80005f0:	f002 fe30 	bl	8003254 <HAL_UART_Init>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80005fa:	f000 f9ef 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200010ac 	.word	0x200010ac
 8000608:	40004800 	.word	0x40004800

0800060c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b088      	sub	sp, #32
 8000610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000612:	f107 0310 	add.w	r3, r7, #16
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000620:	4b23      	ldr	r3, [pc, #140]	; (80006b0 <MX_GPIO_Init+0xa4>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a22      	ldr	r2, [pc, #136]	; (80006b0 <MX_GPIO_Init+0xa4>)
 8000626:	f043 0310 	orr.w	r3, r3, #16
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <MX_GPIO_Init+0xa4>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0310 	and.w	r3, r3, #16
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000638:	4b1d      	ldr	r3, [pc, #116]	; (80006b0 <MX_GPIO_Init+0xa4>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	4a1c      	ldr	r2, [pc, #112]	; (80006b0 <MX_GPIO_Init+0xa4>)
 800063e:	f043 0320 	orr.w	r3, r3, #32
 8000642:	6193      	str	r3, [r2, #24]
 8000644:	4b1a      	ldr	r3, [pc, #104]	; (80006b0 <MX_GPIO_Init+0xa4>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f003 0320 	and.w	r3, r3, #32
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000650:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <MX_GPIO_Init+0xa4>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	4a16      	ldr	r2, [pc, #88]	; (80006b0 <MX_GPIO_Init+0xa4>)
 8000656:	f043 0304 	orr.w	r3, r3, #4
 800065a:	6193      	str	r3, [r2, #24]
 800065c:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <MX_GPIO_Init+0xa4>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	f003 0304 	and.w	r3, r3, #4
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <MX_GPIO_Init+0xa4>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	4a10      	ldr	r2, [pc, #64]	; (80006b0 <MX_GPIO_Init+0xa4>)
 800066e:	f043 0308 	orr.w	r3, r3, #8
 8000672:	6193      	str	r3, [r2, #24]
 8000674:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <MX_GPIO_Init+0xa4>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	f003 0308 	and.w	r3, r3, #8
 800067c:	603b      	str	r3, [r7, #0]
 800067e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|DHT11_DA_Pin, GPIO_PIN_SET);
 8000680:	2201      	movs	r2, #1
 8000682:	2105      	movs	r1, #5
 8000684:	480b      	ldr	r0, [pc, #44]	; (80006b4 <MX_GPIO_Init+0xa8>)
 8000686:	f001 fc24 	bl	8001ed2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin DHT11_DA_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|DHT11_DA_Pin;
 800068a:	2305      	movs	r3, #5
 800068c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000696:	2303      	movs	r3, #3
 8000698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069a:	f107 0310 	add.w	r3, r7, #16
 800069e:	4619      	mov	r1, r3
 80006a0:	4804      	ldr	r0, [pc, #16]	; (80006b4 <MX_GPIO_Init+0xa8>)
 80006a2:	f001 fa7b 	bl	8001b9c <HAL_GPIO_Init>

}
 80006a6:	bf00      	nop
 80006a8:	3720      	adds	r7, #32
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000
 80006b4:	40010c00 	.word	0x40010c00

080006b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(GPIOB, LED1_Pin, 1-HAL_GPIO_ReadPin(GPIOB,LED1_Pin));
 80006c0:	2101      	movs	r1, #1
 80006c2:	4808      	ldr	r0, [pc, #32]	; (80006e4 <StartDefaultTask+0x2c>)
 80006c4:	f001 fbee 	bl	8001ea4 <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	f1c3 0301 	rsb	r3, r3, #1
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	461a      	mov	r2, r3
 80006d2:	2101      	movs	r1, #1
 80006d4:	4803      	ldr	r0, [pc, #12]	; (80006e4 <StartDefaultTask+0x2c>)
 80006d6:	f001 fbfc 	bl	8001ed2 <HAL_GPIO_WritePin>
//	  char buff[20];
//		sprintf(buff,"defualt\r\n");
//		uint16_t i=strlen(buff);
//		HAL_UART_Transmit(&huart1,(uint8_t *)buff,i,0xffff);
	  vTaskDelay(pdMS_TO_TICKS(3000));
 80006da:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80006de:	f004 fcd3 	bl	8005088 <vTaskDelay>
	  HAL_GPIO_WritePin(GPIOB, LED1_Pin, 1-HAL_GPIO_ReadPin(GPIOB,LED1_Pin));
 80006e2:	e7ed      	b.n	80006c0 <StartDefaultTask+0x8>
 80006e4:	40010c00 	.word	0x40010c00

080006e8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	uint16_t ADC = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	81fb      	strh	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
      ADC = ADC_IN_2();
 80006f4:	f005 fe64 	bl	80063c0 <ADC_IN_2>
 80006f8:	4603      	mov	r3, r0
 80006fa:	81fb      	strh	r3, [r7, #14]
	  if(xQueueSendToBack(ADCHandle,&ADC,0)==errQUEUE_FULL) {
 80006fc:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <StartTask02+0x50>)
 80006fe:	6818      	ldr	r0, [r3, #0]
 8000700:	f107 010e 	add.w	r1, r7, #14
 8000704:	2300      	movs	r3, #0
 8000706:	2200      	movs	r2, #0
 8000708:	f004 f82e 	bl	8004768 <xQueueGenericSend>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d106      	bne.n	8000720 <StartTask02+0x38>
	  	  xQueueReset(ADCHandle);
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <StartTask02+0x50>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2100      	movs	r1, #0
 8000718:	4618      	mov	r0, r3
 800071a:	f003 fee9 	bl	80044f0 <xQueueGenericReset>
		  continue;
 800071e:	e009      	b.n	8000734 <StartTask02+0x4c>
	  }
	  xEventGroupSetBits(Event_Handle, ADC_EVENT);
 8000720:	4b06      	ldr	r3, [pc, #24]	; (800073c <StartTask02+0x54>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	2101      	movs	r1, #1
 8000726:	4618      	mov	r0, r3
 8000728:	f003 fd86 	bl	8004238 <xEventGroupSetBits>
	  vTaskDelay(pdMS_TO_TICKS(5000));
 800072c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000730:	f004 fcaa 	bl	8005088 <vTaskDelay>
      ADC = ADC_IN_2();
 8000734:	e7de      	b.n	80006f4 <StartTask02+0xc>
 8000736:	bf00      	nop
 8000738:	200011f4 	.word	0x200011f4
 800073c:	2000115c 	.word	0x2000115c

08000740 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	uint8_t DHT11_BUF[2] = {0};
 8000748:	2300      	movs	r3, #0
 800074a:	81bb      	strh	r3, [r7, #12]
  /* Infinite loop */
    for(;;)
    {
    	DHT11_ReadData(DHT11_BUF);
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	4618      	mov	r0, r3
 8000752:	f008 fcbe 	bl	80090d2 <DHT11_ReadData>
    	if(xQueueSendToBack(DHT11Handle,&DHT11_BUF[0],0)==errQUEUE_FULL) {
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <StartTask03+0x78>)
 8000758:	6818      	ldr	r0, [r3, #0]
 800075a:	f107 010c 	add.w	r1, r7, #12
 800075e:	2300      	movs	r3, #0
 8000760:	2200      	movs	r2, #0
 8000762:	f004 f801 	bl	8004768 <xQueueGenericSend>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d106      	bne.n	800077a <StartTask03+0x3a>
    		xQueueReset(DHT11Handle);
 800076c:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <StartTask03+0x78>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f003 febc 	bl	80044f0 <xQueueGenericReset>
    		continue;
 8000778:	e01c      	b.n	80007b4 <StartTask03+0x74>
    	}
    	if(xQueueSendToBack(DHT11Handle,&DHT11_BUF[1],0)==errQUEUE_FULL) {
 800077a:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <StartTask03+0x78>)
 800077c:	6818      	ldr	r0, [r3, #0]
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	1c59      	adds	r1, r3, #1
 8000784:	2300      	movs	r3, #0
 8000786:	2200      	movs	r2, #0
 8000788:	f003 ffee 	bl	8004768 <xQueueGenericSend>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d106      	bne.n	80007a0 <StartTask03+0x60>
    		xQueueReset(DHT11Handle);
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <StartTask03+0x78>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f003 fea9 	bl	80044f0 <xQueueGenericReset>
    		continue;
 800079e:	e009      	b.n	80007b4 <StartTask03+0x74>
    	}
    	xEventGroupSetBits(Event_Handle, DHT11_EVENT);
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <StartTask03+0x7c>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2102      	movs	r1, #2
 80007a6:	4618      	mov	r0, r3
 80007a8:	f003 fd46 	bl	8004238 <xEventGroupSetBits>
	    vTaskDelay(pdMS_TO_TICKS(5000));
 80007ac:	f241 3088 	movw	r0, #5000	; 0x1388
 80007b0:	f004 fc6a 	bl	8005088 <vTaskDelay>
    	DHT11_ReadData(DHT11_BUF);
 80007b4:	e7ca      	b.n	800074c <StartTask03+0xc>
 80007b6:	bf00      	nop
 80007b8:	20001160 	.word	0x20001160
 80007bc:	2000115c 	.word	0x2000115c

080007c0 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 80007c0:	b5b0      	push	{r4, r5, r7, lr}
 80007c2:	b0a2      	sub	sp, #136	; 0x88
 80007c4:	af08      	add	r7, sp, #32
 80007c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  uint8_t DHT11_BUF[2] = {0};
 80007c8:	2300      	movs	r3, #0
 80007ca:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
  uint16_t ADC = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
  char buff[64];
  uint8_t len;
  uint16_t j = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  EventBits_t r_event;
  vTaskDelay(pdMS_TO_TICKS(50));
 80007da:	2032      	movs	r0, #50	; 0x32
 80007dc:	f004 fc54 	bl	8005088 <vTaskDelay>
  /* Infinite loop */
  for(;;)
  {
	  r_event = xEventGroupWaitBits(Event_Handle, ADC_EVENT|DHT11_EVENT, pdTRUE, pdTRUE, portMAX_DELAY);
 80007e0:	4b4e      	ldr	r3, [pc, #312]	; (800091c <StartTask04+0x15c>)
 80007e2:	6818      	ldr	r0, [r3, #0]
 80007e4:	f04f 33ff 	mov.w	r3, #4294967295
 80007e8:	9300      	str	r3, [sp, #0]
 80007ea:	2301      	movs	r3, #1
 80007ec:	2201      	movs	r2, #1
 80007ee:	2103      	movs	r1, #3
 80007f0:	f003 fc54 	bl	800409c <xEventGroupWaitBits>
 80007f4:	6638      	str	r0, [r7, #96]	; 0x60
	  xQueueReceive(DHT11Handle, &DHT11_BUF[0], 0);
 80007f6:	4b4a      	ldr	r3, [pc, #296]	; (8000920 <StartTask04+0x160>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80007fe:	2200      	movs	r2, #0
 8000800:	4618      	mov	r0, r3
 8000802:	f004 f8af 	bl	8004964 <xQueueReceive>
	  xQueueReceive(DHT11Handle, &DHT11_BUF[1], 0);
 8000806:	4b46      	ldr	r3, [pc, #280]	; (8000920 <StartTask04+0x160>)
 8000808:	6818      	ldr	r0, [r3, #0]
 800080a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800080e:	3301      	adds	r3, #1
 8000810:	2200      	movs	r2, #0
 8000812:	4619      	mov	r1, r3
 8000814:	f004 f8a6 	bl	8004964 <xQueueReceive>
	  xQueueReceive(ADCHandle, &ADC, 0);
 8000818:	4b42      	ldr	r3, [pc, #264]	; (8000924 <StartTask04+0x164>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f107 015a 	add.w	r1, r7, #90	; 0x5a
 8000820:	2200      	movs	r2, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f004 f89e 	bl	8004964 <xQueueReceive>
	  if(j++>=6){
 8000828:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800082c:	1c5a      	adds	r2, r3, #1
 800082e:	f8a7 2066 	strh.w	r2, [r7, #102]	; 0x66
 8000832:	2b05      	cmp	r3, #5
 8000834:	d927      	bls.n	8000886 <StartTask04+0xc6>
		  USART_RX_STA = 0;
 8000836:	4b3c      	ldr	r3, [pc, #240]	; (8000928 <StartTask04+0x168>)
 8000838:	2200      	movs	r2, #0
 800083a:	801a      	strh	r2, [r3, #0]
		  IOT_ping();
 800083c:	f007 fea0 	bl	8008580 <IOT_ping>
		  while(MQTTPacket_read(buf, buflen, transport_getdata)!=PINGRESP){
 8000840:	e014      	b.n	800086c <StartTask04+0xac>
		  		  usart_printf(&huart1, " ping error \r\n");
 8000842:	493a      	ldr	r1, [pc, #232]	; (800092c <StartTask04+0x16c>)
 8000844:	483a      	ldr	r0, [pc, #232]	; (8000930 <StartTask04+0x170>)
 8000846:	f008 fcc3 	bl	80091d0 <usart_printf>
		  		  j++;
 800084a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800084e:	3301      	adds	r3, #1
 8000850:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		  		  if(j>20){
 8000854:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8000858:	2b14      	cmp	r3, #20
 800085a:	d902      	bls.n	8000862 <StartTask04+0xa2>
//		  			  while(esp8266_Connect_IOTServer());
//		  			  while(IOT_connect());
		  			  j = 0;
 800085c:	2300      	movs	r3, #0
 800085e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		  		  }
		  		  IOT_ping();
 8000862:	f007 fe8d 	bl	8008580 <IOT_ping>
		  		  USART_RX_STA = 0;
 8000866:	4b30      	ldr	r3, [pc, #192]	; (8000928 <StartTask04+0x168>)
 8000868:	2200      	movs	r2, #0
 800086a:	801a      	strh	r2, [r3, #0]
		  while(MQTTPacket_read(buf, buflen, transport_getdata)!=PINGRESP){
 800086c:	4b31      	ldr	r3, [pc, #196]	; (8000934 <StartTask04+0x174>)
 800086e:	881b      	ldrh	r3, [r3, #0]
 8000870:	4a31      	ldr	r2, [pc, #196]	; (8000938 <StartTask04+0x178>)
 8000872:	4619      	mov	r1, r3
 8000874:	4831      	ldr	r0, [pc, #196]	; (800093c <StartTask04+0x17c>)
 8000876:	f008 fa08 	bl	8008c8a <MQTTPacket_read>
 800087a:	4603      	mov	r3, r0
 800087c:	2b0d      	cmp	r3, #13
 800087e:	d1e0      	bne.n	8000842 <StartTask04+0x82>
		  	  }
		  j=0;
 8000880:	2300      	movs	r3, #0
 8000882:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	  }
	  sprintf(buff, "light: %d humidity: %d temperature: %d\r\n", ADC, DHT11_BUF[0], DHT11_BUF[1]);
 8000886:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800088a:	461a      	mov	r2, r3
 800088c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8000890:	4619      	mov	r1, r3
 8000892:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000896:	f107 0018 	add.w	r0, r7, #24
 800089a:	9300      	str	r3, [sp, #0]
 800089c:	460b      	mov	r3, r1
 800089e:	4928      	ldr	r1, [pc, #160]	; (8000940 <StartTask04+0x180>)
 80008a0:	f008 ff4e 	bl	8009740 <siprintf>
	  len = strlen(buff);
 80008a4:	f107 0318 	add.w	r3, r7, #24
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fc51 	bl	8000150 <strlen>
 80008ae:	4603      	mov	r3, r0
 80008b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	  MQTTString topicString = MQTTString_initializer;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]
	  topicString.cstring = TOPIC_PUBLISH;
 80008c0:	4b20      	ldr	r3, [pc, #128]	; (8000944 <StartTask04+0x184>)
 80008c2:	60fb      	str	r3, [r7, #12]
	  len = MQTTSerialize_publish(buf, buflen, 0, 0, 0, 0, topicString,buff, len);
 80008c4:	4b1b      	ldr	r3, [pc, #108]	; (8000934 <StartTask04+0x174>)
 80008c6:	881b      	ldrh	r3, [r3, #0]
 80008c8:	461d      	mov	r5, r3
 80008ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80008ce:	9306      	str	r3, [sp, #24]
 80008d0:	f107 0318 	add.w	r3, r7, #24
 80008d4:	9305      	str	r3, [sp, #20]
 80008d6:	ac02      	add	r4, sp, #8
 80008d8:	f107 030c 	add.w	r3, r7, #12
 80008dc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80008e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80008e4:	2300      	movs	r3, #0
 80008e6:	9301      	str	r3, [sp, #4]
 80008e8:	2300      	movs	r3, #0
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	2300      	movs	r3, #0
 80008ee:	2200      	movs	r2, #0
 80008f0:	4629      	mov	r1, r5
 80008f2:	4812      	ldr	r0, [pc, #72]	; (800093c <StartTask04+0x17c>)
 80008f4:	f008 fa39 	bl	8008d6a <MQTTSerialize_publish>
 80008f8:	4603      	mov	r3, r0
 80008fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	  HAL_UART_Transmit(&huart3, buf, len,1000);
 80008fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000902:	b29a      	uxth	r2, r3
 8000904:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000908:	490c      	ldr	r1, [pc, #48]	; (800093c <StartTask04+0x17c>)
 800090a:	480f      	ldr	r0, [pc, #60]	; (8000948 <StartTask04+0x188>)
 800090c:	f002 fcf2 	bl	80032f4 <HAL_UART_Transmit>
	  vTaskDelay(pdMS_TO_TICKS(5000));
 8000910:	f241 3088 	movw	r0, #5000	; 0x1388
 8000914:	f004 fbb8 	bl	8005088 <vTaskDelay>
  {
 8000918:	e762      	b.n	80007e0 <StartTask04+0x20>
 800091a:	bf00      	nop
 800091c:	2000115c 	.word	0x2000115c
 8000920:	20001160 	.word	0x20001160
 8000924:	200011f4 	.word	0x200011f4
 8000928:	2000109c 	.word	0x2000109c
 800092c:	0800a768 	.word	0x0800a768
 8000930:	20001164 	.word	0x20001164
 8000934:	20000010 	.word	0x20000010
 8000938:	08008e9d 	.word	0x08008e9d
 800093c:	200012cc 	.word	0x200012cc
 8000940:	0800a778 	.word	0x0800a778
 8000944:	0800a7a4 	.word	0x0800a7a4
 8000948:	200010ac 	.word	0x200010ac

0800094c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a1c      	ldr	r2, [pc, #112]	; (80009cc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d101      	bne.n	8000962 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800095e:	f000 fb13 	bl	8000f88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim ==&htim2){
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a1a      	ldr	r2, [pc, #104]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d12c      	bne.n	80009c4 <HAL_TIM_PeriodElapsedCallback+0x78>
		USART_RX_BUF[USART_RX_STA&0X7FFF]=0;
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000972:	4a19      	ldr	r2, [pc, #100]	; (80009d8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000974:	2100      	movs	r1, #0
 8000976:	54d1      	strb	r1, [r2, r3]
		USART_RX_STA|=0x8000;
 8000978:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000984:	b29a      	uxth	r2, r3
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000988:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim2,TIM_EVENTSOURCE_UPDATE);
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f06f 0201 	mvn.w	r2, #1
 8000992:	611a      	str	r2, [r3, #16]
		__HAL_TIM_DISABLE(&htim2);
 8000994:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	6a1a      	ldr	r2, [r3, #32]
 800099a:	f241 1311 	movw	r3, #4369	; 0x1111
 800099e:	4013      	ands	r3, r2
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d10f      	bne.n	80009c4 <HAL_TIM_PeriodElapsedCallback+0x78>
 80009a4:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	6a1a      	ldr	r2, [r3, #32]
 80009aa:	f240 4344 	movw	r3, #1092	; 0x444
 80009ae:	4013      	ands	r3, r2
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d107      	bne.n	80009c4 <HAL_TIM_PeriodElapsedCallback+0x78>
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f022 0201 	bic.w	r2, r2, #1
 80009c2:	601a      	str	r2, [r3, #0]
   }
  /* USER CODE END Callback 1 */
}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40012c00 	.word	0x40012c00
 80009d0:	200011ac 	.word	0x200011ac
 80009d4:	2000109c 	.word	0x2000109c
 80009d8:	20001498 	.word	0x20001498

080009dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <Error_Handler+0x8>
	...

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009ee:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <HAL_MspInit+0x68>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	4a17      	ldr	r2, [pc, #92]	; (8000a50 <HAL_MspInit+0x68>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6193      	str	r3, [r2, #24]
 80009fa:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <HAL_MspInit+0x68>)
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <HAL_MspInit+0x68>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	4a11      	ldr	r2, [pc, #68]	; (8000a50 <HAL_MspInit+0x68>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a10:	61d3      	str	r3, [r2, #28]
 8000a12:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <HAL_MspInit+0x68>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	210f      	movs	r1, #15
 8000a22:	f06f 0001 	mvn.w	r0, #1
 8000a26:	f000 ffdc 	bl	80019e2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <HAL_MspInit+0x6c>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <HAL_MspInit+0x6c>)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a46:	bf00      	nop
 8000a48:	3710      	adds	r7, #16
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40021000 	.word	0x40021000
 8000a54:	40010000 	.word	0x40010000

08000a58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	; 0x28
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a60:	f107 0318 	add.w	r3, r7, #24
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a28      	ldr	r2, [pc, #160]	; (8000b14 <HAL_ADC_MspInit+0xbc>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d122      	bne.n	8000abe <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a78:	4b27      	ldr	r3, [pc, #156]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	4a26      	ldr	r2, [pc, #152]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000a7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a82:	6193      	str	r3, [r2, #24]
 8000a84:	4b24      	ldr	r3, [pc, #144]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a8c:	617b      	str	r3, [r7, #20]
 8000a8e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a90:	4b21      	ldr	r3, [pc, #132]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a20      	ldr	r2, [pc, #128]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000a96:	f043 0304 	orr.w	r3, r3, #4
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0304 	and.w	r3, r3, #4
 8000aa4:	613b      	str	r3, [r7, #16]
 8000aa6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000aa8:	2310      	movs	r3, #16
 8000aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aac:	2303      	movs	r3, #3
 8000aae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab0:	f107 0318 	add.w	r3, r7, #24
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4819      	ldr	r0, [pc, #100]	; (8000b1c <HAL_ADC_MspInit+0xc4>)
 8000ab8:	f001 f870 	bl	8001b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000abc:	e026      	b.n	8000b0c <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a17      	ldr	r2, [pc, #92]	; (8000b20 <HAL_ADC_MspInit+0xc8>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d121      	bne.n	8000b0c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000ac8:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae0:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4a0c      	ldr	r2, [pc, #48]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000ae6:	f043 0304 	orr.w	r3, r3, #4
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <HAL_ADC_MspInit+0xc0>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0304 	and.w	r3, r3, #4
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000af8:	2320      	movs	r3, #32
 8000afa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000afc:	2303      	movs	r3, #3
 8000afe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 0318 	add.w	r3, r7, #24
 8000b04:	4619      	mov	r1, r3
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <HAL_ADC_MspInit+0xc4>)
 8000b08:	f001 f848 	bl	8001b9c <HAL_GPIO_Init>
}
 8000b0c:	bf00      	nop
 8000b0e:	3728      	adds	r7, #40	; 0x28
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	40012400 	.word	0x40012400
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010800 	.word	0x40010800
 8000b20:	40012800 	.word	0x40012800

08000b24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b34:	d113      	bne.n	8000b5e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <HAL_TIM_Base_MspInit+0x44>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	4a0b      	ldr	r2, [pc, #44]	; (8000b68 <HAL_TIM_Base_MspInit+0x44>)
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	61d3      	str	r3, [r2, #28]
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <HAL_TIM_Base_MspInit+0x44>)
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2105      	movs	r1, #5
 8000b52:	201c      	movs	r0, #28
 8000b54:	f000 ff45 	bl	80019e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b58:	201c      	movs	r0, #28
 8000b5a:	f000 ff5e 	bl	8001a1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b5e:	bf00      	nop
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40021000 	.word	0x40021000

08000b6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	; 0x28
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b74:	f107 0318 	add.w	r3, r7, #24
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a40      	ldr	r2, [pc, #256]	; (8000c88 <HAL_UART_MspInit+0x11c>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d13a      	bne.n	8000c02 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8c:	4b3f      	ldr	r3, [pc, #252]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	4a3e      	ldr	r2, [pc, #248]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000b92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b96:	6193      	str	r3, [r2, #24]
 8000b98:	4b3c      	ldr	r3, [pc, #240]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b39      	ldr	r3, [pc, #228]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	4a38      	ldr	r2, [pc, #224]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000baa:	f043 0304 	orr.w	r3, r3, #4
 8000bae:	6193      	str	r3, [r2, #24]
 8000bb0:	4b36      	ldr	r3, [pc, #216]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0318 	add.w	r3, r7, #24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	482f      	ldr	r0, [pc, #188]	; (8000c90 <HAL_UART_MspInit+0x124>)
 8000bd2:	f000 ffe3 	bl	8001b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	f107 0318 	add.w	r3, r7, #24
 8000be8:	4619      	mov	r1, r3
 8000bea:	4829      	ldr	r0, [pc, #164]	; (8000c90 <HAL_UART_MspInit+0x124>)
 8000bec:	f000 ffd6 	bl	8001b9c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2105      	movs	r1, #5
 8000bf4:	2025      	movs	r0, #37	; 0x25
 8000bf6:	f000 fef4 	bl	80019e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bfa:	2025      	movs	r0, #37	; 0x25
 8000bfc:	f000 ff0d 	bl	8001a1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c00:	e03e      	b.n	8000c80 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a23      	ldr	r2, [pc, #140]	; (8000c94 <HAL_UART_MspInit+0x128>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d139      	bne.n	8000c80 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c0c:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000c0e:	69db      	ldr	r3, [r3, #28]
 8000c10:	4a1e      	ldr	r2, [pc, #120]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000c12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c16:	61d3      	str	r3, [r2, #28]
 8000c18:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000c1a:	69db      	ldr	r3, [r3, #28]
 8000c1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c24:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a18      	ldr	r2, [pc, #96]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000c2a:	f043 0308 	orr.w	r3, r3, #8
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b16      	ldr	r3, [pc, #88]	; (8000c8c <HAL_UART_MspInit+0x120>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0308 	and.w	r3, r3, #8
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c46:	2303      	movs	r3, #3
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4a:	f107 0318 	add.w	r3, r7, #24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4811      	ldr	r0, [pc, #68]	; (8000c98 <HAL_UART_MspInit+0x12c>)
 8000c52:	f000 ffa3 	bl	8001b9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c64:	f107 0318 	add.w	r3, r7, #24
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480b      	ldr	r0, [pc, #44]	; (8000c98 <HAL_UART_MspInit+0x12c>)
 8000c6c:	f000 ff96 	bl	8001b9c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2105      	movs	r1, #5
 8000c74:	2027      	movs	r0, #39	; 0x27
 8000c76:	f000 feb4 	bl	80019e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000c7a:	2027      	movs	r0, #39	; 0x27
 8000c7c:	f000 fecd 	bl	8001a1a <HAL_NVIC_EnableIRQ>
}
 8000c80:	bf00      	nop
 8000c82:	3728      	adds	r7, #40	; 0x28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40013800 	.word	0x40013800
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	40010800 	.word	0x40010800
 8000c94:	40004800 	.word	0x40004800
 8000c98:	40010c00 	.word	0x40010c00

08000c9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08c      	sub	sp, #48	; 0x30
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	6879      	ldr	r1, [r7, #4]
 8000cb0:	2019      	movs	r0, #25
 8000cb2:	f000 fe96 	bl	80019e2 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000cb6:	2019      	movs	r0, #25
 8000cb8:	f000 feaf 	bl	8001a1a <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000cbc:	4b1e      	ldr	r3, [pc, #120]	; (8000d38 <HAL_InitTick+0x9c>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	4a1d      	ldr	r2, [pc, #116]	; (8000d38 <HAL_InitTick+0x9c>)
 8000cc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cc6:	6193      	str	r3, [r2, #24]
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	; (8000d38 <HAL_InitTick+0x9c>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cd4:	f107 0210 	add.w	r2, r7, #16
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4611      	mov	r1, r2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f001 fd00 	bl	80026e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ce4:	f001 fcea 	bl	80026bc <HAL_RCC_GetPCLK2Freq>
 8000ce8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cec:	4a13      	ldr	r2, [pc, #76]	; (8000d3c <HAL_InitTick+0xa0>)
 8000cee:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf2:	0c9b      	lsrs	r3, r3, #18
 8000cf4:	3b01      	subs	r3, #1
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <HAL_InitTick+0xa4>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	; (8000d44 <HAL_InitTick+0xa8>)
 8000cfc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <HAL_InitTick+0xa4>)
 8000d00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d04:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d06:	4a0e      	ldr	r2, [pc, #56]	; (8000d40 <HAL_InitTick+0xa4>)
 8000d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d0a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <HAL_InitTick+0xa4>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <HAL_InitTick+0xa4>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d18:	4809      	ldr	r0, [pc, #36]	; (8000d40 <HAL_InitTick+0xa4>)
 8000d1a:	f001 fe9d 	bl	8002a58 <HAL_TIM_Base_Init>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d104      	bne.n	8000d2e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000d24:	4806      	ldr	r0, [pc, #24]	; (8000d40 <HAL_InitTick+0xa4>)
 8000d26:	f001 fee7 	bl	8002af8 <HAL_TIM_Base_Start_IT>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	e000      	b.n	8000d30 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3730      	adds	r7, #48	; 0x30
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	431bde83 	.word	0x431bde83
 8000d40:	200011fc 	.word	0x200011fc
 8000d44:	40012c00 	.word	0x40012c00

08000d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d4c:	e7fe      	b.n	8000d4c <NMI_Handler+0x4>

08000d4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d52:	e7fe      	b.n	8000d52 <HardFault_Handler+0x4>

08000d54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <MemManage_Handler+0x4>

08000d5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d5e:	e7fe      	b.n	8000d5e <BusFault_Handler+0x4>

08000d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <UsageFault_Handler+0x4>

08000d66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
	...

08000d74 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <TIM1_UP_IRQHandler+0x10>)
 8000d7a:	f001 ff0f 	bl	8002b9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200011fc 	.word	0x200011fc

08000d88 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <TIM2_IRQHandler+0x10>)
 8000d8e:	f001 ff05 	bl	8002b9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	200011ac 	.word	0x200011ac

08000d9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <USART1_IRQHandler+0x10>)
 8000da2:	f002 fb4f 	bl	8003444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20001164 	.word	0x20001164

08000db0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000db4:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <USART3_IRQHandler+0x10>)
 8000db6:	f002 fb45 	bl	8003444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200010ac 	.word	0x200010ac

08000dc4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	617b      	str	r3, [r7, #20]
 8000dd4:	e00a      	b.n	8000dec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000dd6:	f3af 8000 	nop.w
 8000dda:	4601      	mov	r1, r0
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	1c5a      	adds	r2, r3, #1
 8000de0:	60ba      	str	r2, [r7, #8]
 8000de2:	b2ca      	uxtb	r2, r1
 8000de4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	3301      	adds	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	697a      	ldr	r2, [r7, #20]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	dbf0      	blt.n	8000dd6 <_read+0x12>
	}

return len;
 8000df4:	687b      	ldr	r3, [r7, #4]
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3718      	adds	r7, #24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b086      	sub	sp, #24
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	60f8      	str	r0, [r7, #12]
 8000e06:	60b9      	str	r1, [r7, #8]
 8000e08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
 8000e0e:	e009      	b.n	8000e24 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	1c5a      	adds	r2, r3, #1
 8000e14:	60ba      	str	r2, [r7, #8]
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	3301      	adds	r3, #1
 8000e22:	617b      	str	r3, [r7, #20]
 8000e24:	697a      	ldr	r2, [r7, #20]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	dbf1      	blt.n	8000e10 <_write+0x12>
	}
	return len;
 8000e2c:	687b      	ldr	r3, [r7, #4]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <_close>:

int _close(int file)
{
 8000e36:	b480      	push	{r7}
 8000e38:	b083      	sub	sp, #12
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
	return -1;
 8000e3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e5c:	605a      	str	r2, [r3, #4]
	return 0;
 8000e5e:	2300      	movs	r3, #0
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr

08000e6a <_isatty>:

int _isatty(int file)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
	return 1;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr

08000e7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b085      	sub	sp, #20
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	60f8      	str	r0, [r7, #12]
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
	return 0;
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3714      	adds	r7, #20
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr
	...

08000e98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ea0:	4a14      	ldr	r2, [pc, #80]	; (8000ef4 <_sbrk+0x5c>)
 8000ea2:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <_sbrk+0x60>)
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eac:	4b13      	ldr	r3, [pc, #76]	; (8000efc <_sbrk+0x64>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d102      	bne.n	8000eba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eb4:	4b11      	ldr	r3, [pc, #68]	; (8000efc <_sbrk+0x64>)
 8000eb6:	4a12      	ldr	r2, [pc, #72]	; (8000f00 <_sbrk+0x68>)
 8000eb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <_sbrk+0x64>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d207      	bcs.n	8000ed8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ec8:	f008 f9b8 	bl	800923c <__errno>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	220c      	movs	r2, #12
 8000ed0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed6:	e009      	b.n	8000eec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <_sbrk+0x64>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <_sbrk+0x64>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	4a05      	ldr	r2, [pc, #20]	; (8000efc <_sbrk+0x64>)
 8000ee8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eea:	68fb      	ldr	r3, [r7, #12]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3718      	adds	r7, #24
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20005000 	.word	0x20005000
 8000ef8:	00000400 	.word	0x00000400
 8000efc:	20000348 	.word	0x20000348
 8000f00:	20001570 	.word	0x20001570

08000f04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f10:	f7ff fff8 	bl	8000f04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f14:	480b      	ldr	r0, [pc, #44]	; (8000f44 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f16:	490c      	ldr	r1, [pc, #48]	; (8000f48 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f18:	4a0c      	ldr	r2, [pc, #48]	; (8000f4c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a09      	ldr	r2, [pc, #36]	; (8000f50 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f2c:	4c09      	ldr	r4, [pc, #36]	; (8000f54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f008 fa7b 	bl	8009434 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f3e:	f7ff f927 	bl	8000190 <main>
  bx lr
 8000f42:	4770      	bx	lr
  ldr r0, =_sdata
 8000f44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f48:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000f4c:	0800ac94 	.word	0x0800ac94
  ldr r2, =_sbss
 8000f50:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000f54:	20001570 	.word	0x20001570

08000f58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f58:	e7fe      	b.n	8000f58 <ADC1_2_IRQHandler>
	...

08000f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f60:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_Init+0x28>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	; (8000f84 <HAL_Init+0x28>)
 8000f66:	f043 0310 	orr.w	r3, r3, #16
 8000f6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 fd2d 	bl	80019cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f72:	200f      	movs	r0, #15
 8000f74:	f7ff fe92 	bl	8000c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f78:	f7ff fd36 	bl	80009e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40022000 	.word	0x40022000

08000f88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f8c:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <HAL_IncTick+0x1c>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	461a      	mov	r2, r3
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <HAL_IncTick+0x20>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4413      	add	r3, r2
 8000f98:	4a03      	ldr	r2, [pc, #12]	; (8000fa8 <HAL_IncTick+0x20>)
 8000f9a:	6013      	str	r3, [r2, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	20001244 	.word	0x20001244

08000fac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb0:	4b02      	ldr	r3, [pc, #8]	; (8000fbc <HAL_GetTick+0x10>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr
 8000fbc:	20001244 	.word	0x20001244

08000fc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc8:	f7ff fff0 	bl	8000fac <HAL_GetTick>
 8000fcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd8:	d005      	beq.n	8000fe6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HAL_Delay+0x44>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fe6:	bf00      	nop
 8000fe8:	f7ff ffe0 	bl	8000fac <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d8f7      	bhi.n	8000fe8 <HAL_Delay+0x28>
  {
  }
}
 8000ff8:	bf00      	nop
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000008 	.word	0x20000008

08001008 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001010:	2300      	movs	r3, #0
 8001012:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001014:	2300      	movs	r3, #0
 8001016:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001018:	2300      	movs	r3, #0
 800101a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e0be      	b.n	80011a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001034:	2b00      	cmp	r3, #0
 8001036:	d109      	bne.n	800104c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff fd06 	bl	8000a58 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f000 fbd1 	bl	80017f4 <ADC_ConversionStop_Disable>
 8001052:	4603      	mov	r3, r0
 8001054:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105a:	f003 0310 	and.w	r3, r3, #16
 800105e:	2b00      	cmp	r3, #0
 8001060:	f040 8099 	bne.w	8001196 <HAL_ADC_Init+0x18e>
 8001064:	7dfb      	ldrb	r3, [r7, #23]
 8001066:	2b00      	cmp	r3, #0
 8001068:	f040 8095 	bne.w	8001196 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001070:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001074:	f023 0302 	bic.w	r3, r3, #2
 8001078:	f043 0202 	orr.w	r2, r3, #2
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001088:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7b1b      	ldrb	r3, [r3, #12]
 800108e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001090:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	4313      	orrs	r3, r2
 8001096:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010a0:	d003      	beq.n	80010aa <HAL_ADC_Init+0xa2>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d102      	bne.n	80010b0 <HAL_ADC_Init+0xa8>
 80010aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010ae:	e000      	b.n	80010b2 <HAL_ADC_Init+0xaa>
 80010b0:	2300      	movs	r3, #0
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	7d1b      	ldrb	r3, [r3, #20]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d119      	bne.n	80010f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	7b1b      	ldrb	r3, [r3, #12]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d109      	bne.n	80010dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	035a      	lsls	r2, r3, #13
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	e00b      	b.n	80010f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e0:	f043 0220 	orr.w	r2, r3, #32
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ec:	f043 0201 	orr.w	r2, r3, #1
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	430a      	orrs	r2, r1
 8001106:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	689a      	ldr	r2, [r3, #8]
 800110e:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <HAL_ADC_Init+0x1a8>)
 8001110:	4013      	ands	r3, r2
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	6812      	ldr	r2, [r2, #0]
 8001116:	68b9      	ldr	r1, [r7, #8]
 8001118:	430b      	orrs	r3, r1
 800111a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001124:	d003      	beq.n	800112e <HAL_ADC_Init+0x126>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d104      	bne.n	8001138 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	691b      	ldr	r3, [r3, #16]
 8001132:	3b01      	subs	r3, #1
 8001134:	051b      	lsls	r3, r3, #20
 8001136:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	430a      	orrs	r2, r1
 800114a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_ADC_Init+0x1ac>)
 8001154:	4013      	ands	r3, r2
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	429a      	cmp	r2, r3
 800115a:	d10b      	bne.n	8001174 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001166:	f023 0303 	bic.w	r3, r3, #3
 800116a:	f043 0201 	orr.w	r2, r3, #1
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001172:	e018      	b.n	80011a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001178:	f023 0312 	bic.w	r3, r3, #18
 800117c:	f043 0210 	orr.w	r2, r3, #16
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001188:	f043 0201 	orr.w	r2, r3, #1
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001194:	e007      	b.n	80011a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119a:	f043 0210 	orr.w	r2, r3, #16
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	ffe1f7fd 	.word	0xffe1f7fd
 80011b4:	ff1f0efe 	.word	0xff1f0efe

080011b8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011c0:	2300      	movs	r3, #0
 80011c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d101      	bne.n	80011d2 <HAL_ADC_Start+0x1a>
 80011ce:	2302      	movs	r3, #2
 80011d0:	e098      	b.n	8001304 <HAL_ADC_Start+0x14c>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2201      	movs	r2, #1
 80011d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f000 fab0 	bl	8001740 <ADC_Enable>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	f040 8087 	bne.w	80012fa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011f4:	f023 0301 	bic.w	r3, r3, #1
 80011f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a41      	ldr	r2, [pc, #260]	; (800130c <HAL_ADC_Start+0x154>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d105      	bne.n	8001216 <HAL_ADC_Start+0x5e>
 800120a:	4b41      	ldr	r3, [pc, #260]	; (8001310 <HAL_ADC_Start+0x158>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d115      	bne.n	8001242 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800121a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800122c:	2b00      	cmp	r3, #0
 800122e:	d026      	beq.n	800127e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001234:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001238:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001240:	e01d      	b.n	800127e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001246:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a2f      	ldr	r2, [pc, #188]	; (8001310 <HAL_ADC_Start+0x158>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d004      	beq.n	8001262 <HAL_ADC_Start+0xaa>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a2b      	ldr	r2, [pc, #172]	; (800130c <HAL_ADC_Start+0x154>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d10d      	bne.n	800127e <HAL_ADC_Start+0xc6>
 8001262:	4b2b      	ldr	r3, [pc, #172]	; (8001310 <HAL_ADC_Start+0x158>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800126a:	2b00      	cmp	r3, #0
 800126c:	d007      	beq.n	800127e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001272:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001276:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001282:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d006      	beq.n	8001298 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128e:	f023 0206 	bic.w	r2, r3, #6
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	62da      	str	r2, [r3, #44]	; 0x2c
 8001296:	e002      	b.n	800129e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f06f 0202 	mvn.w	r2, #2
 80012ae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80012ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80012be:	d113      	bne.n	80012e8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80012c4:	4a11      	ldr	r2, [pc, #68]	; (800130c <HAL_ADC_Start+0x154>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d105      	bne.n	80012d6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80012ca:	4b11      	ldr	r3, [pc, #68]	; (8001310 <HAL_ADC_Start+0x158>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d108      	bne.n	80012e8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	689a      	ldr	r2, [r3, #8]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	e00c      	b.n	8001302 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	689a      	ldr	r2, [r3, #8]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	e003      	b.n	8001302 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001302:	7bfb      	ldrb	r3, [r7, #15]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40012800 	.word	0x40012800
 8001310:	40012400 	.word	0x40012400

08001314 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b087      	sub	sp, #28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800132a:	f7ff fe3f 	bl	8000fac <HAL_GetTick>
 800132e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00b      	beq.n	8001356 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001342:	f043 0220 	orr.w	r2, r3, #32
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e0d3      	b.n	80014fe <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001360:	2b00      	cmp	r3, #0
 8001362:	d131      	bne.n	80013c8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800136e:	2b00      	cmp	r3, #0
 8001370:	d12a      	bne.n	80013c8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001372:	e021      	b.n	80013b8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800137a:	d01d      	beq.n	80013b8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d007      	beq.n	8001392 <HAL_ADC_PollForConversion+0x7e>
 8001382:	f7ff fe13 	bl	8000fac <HAL_GetTick>
 8001386:	4602      	mov	r2, r0
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	429a      	cmp	r2, r3
 8001390:	d212      	bcs.n	80013b8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d10b      	bne.n	80013b8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a4:	f043 0204 	orr.w	r2, r3, #4
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2200      	movs	r2, #0
 80013b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e0a2      	b.n	80014fe <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d0d6      	beq.n	8001374 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80013c6:	e070      	b.n	80014aa <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80013c8:	4b4f      	ldr	r3, [pc, #316]	; (8001508 <HAL_ADC_PollForConversion+0x1f4>)
 80013ca:	681c      	ldr	r4, [r3, #0]
 80013cc:	2002      	movs	r0, #2
 80013ce:	f001 fa8d 	bl	80028ec <HAL_RCCEx_GetPeriphCLKFreq>
 80013d2:	4603      	mov	r3, r0
 80013d4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6919      	ldr	r1, [r3, #16]
 80013de:	4b4b      	ldr	r3, [pc, #300]	; (800150c <HAL_ADC_PollForConversion+0x1f8>)
 80013e0:	400b      	ands	r3, r1
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d118      	bne.n	8001418 <HAL_ADC_PollForConversion+0x104>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	68d9      	ldr	r1, [r3, #12]
 80013ec:	4b48      	ldr	r3, [pc, #288]	; (8001510 <HAL_ADC_PollForConversion+0x1fc>)
 80013ee:	400b      	ands	r3, r1
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d111      	bne.n	8001418 <HAL_ADC_PollForConversion+0x104>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6919      	ldr	r1, [r3, #16]
 80013fa:	4b46      	ldr	r3, [pc, #280]	; (8001514 <HAL_ADC_PollForConversion+0x200>)
 80013fc:	400b      	ands	r3, r1
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d108      	bne.n	8001414 <HAL_ADC_PollForConversion+0x100>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	68d9      	ldr	r1, [r3, #12]
 8001408:	4b43      	ldr	r3, [pc, #268]	; (8001518 <HAL_ADC_PollForConversion+0x204>)
 800140a:	400b      	ands	r3, r1
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <HAL_ADC_PollForConversion+0x100>
 8001410:	2314      	movs	r3, #20
 8001412:	e020      	b.n	8001456 <HAL_ADC_PollForConversion+0x142>
 8001414:	2329      	movs	r3, #41	; 0x29
 8001416:	e01e      	b.n	8001456 <HAL_ADC_PollForConversion+0x142>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6919      	ldr	r1, [r3, #16]
 800141e:	4b3d      	ldr	r3, [pc, #244]	; (8001514 <HAL_ADC_PollForConversion+0x200>)
 8001420:	400b      	ands	r3, r1
 8001422:	2b00      	cmp	r3, #0
 8001424:	d106      	bne.n	8001434 <HAL_ADC_PollForConversion+0x120>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68d9      	ldr	r1, [r3, #12]
 800142c:	4b3a      	ldr	r3, [pc, #232]	; (8001518 <HAL_ADC_PollForConversion+0x204>)
 800142e:	400b      	ands	r3, r1
 8001430:	2b00      	cmp	r3, #0
 8001432:	d00d      	beq.n	8001450 <HAL_ADC_PollForConversion+0x13c>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6919      	ldr	r1, [r3, #16]
 800143a:	4b38      	ldr	r3, [pc, #224]	; (800151c <HAL_ADC_PollForConversion+0x208>)
 800143c:	400b      	ands	r3, r1
 800143e:	2b00      	cmp	r3, #0
 8001440:	d108      	bne.n	8001454 <HAL_ADC_PollForConversion+0x140>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	68d9      	ldr	r1, [r3, #12]
 8001448:	4b34      	ldr	r3, [pc, #208]	; (800151c <HAL_ADC_PollForConversion+0x208>)
 800144a:	400b      	ands	r3, r1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_ADC_PollForConversion+0x140>
 8001450:	2354      	movs	r3, #84	; 0x54
 8001452:	e000      	b.n	8001456 <HAL_ADC_PollForConversion+0x142>
 8001454:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001456:	fb02 f303 	mul.w	r3, r2, r3
 800145a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800145c:	e021      	b.n	80014a2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001464:	d01a      	beq.n	800149c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d007      	beq.n	800147c <HAL_ADC_PollForConversion+0x168>
 800146c:	f7ff fd9e 	bl	8000fac <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d20f      	bcs.n	800149c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	429a      	cmp	r2, r3
 8001482:	d90b      	bls.n	800149c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001488:	f043 0204 	orr.w	r2, r3, #4
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e030      	b.n	80014fe <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3301      	adds	r3, #1
 80014a0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d8d9      	bhi.n	800145e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f06f 0212 	mvn.w	r2, #18
 80014b2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80014ca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80014ce:	d115      	bne.n	80014fc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d111      	bne.n	80014fc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d105      	bne.n	80014fc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f4:	f043 0201 	orr.w	r2, r3, #1
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd90      	pop	{r4, r7, pc}
 8001506:	bf00      	nop
 8001508:	20000000 	.word	0x20000000
 800150c:	24924924 	.word	0x24924924
 8001510:	00924924 	.word	0x00924924
 8001514:	12492492 	.word	0x12492492
 8001518:	00492492 	.word	0x00492492
 800151c:	00249249 	.word	0x00249249

08001520 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001542:	2300      	movs	r3, #0
 8001544:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001550:	2b01      	cmp	r3, #1
 8001552:	d101      	bne.n	8001558 <HAL_ADC_ConfigChannel+0x20>
 8001554:	2302      	movs	r3, #2
 8001556:	e0dc      	b.n	8001712 <HAL_ADC_ConfigChannel+0x1da>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2201      	movs	r2, #1
 800155c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b06      	cmp	r3, #6
 8001566:	d81c      	bhi.n	80015a2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	4613      	mov	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4413      	add	r3, r2
 8001578:	3b05      	subs	r3, #5
 800157a:	221f      	movs	r2, #31
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	4019      	ands	r1, r3
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	4413      	add	r3, r2
 8001592:	3b05      	subs	r3, #5
 8001594:	fa00 f203 	lsl.w	r2, r0, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	430a      	orrs	r2, r1
 800159e:	635a      	str	r2, [r3, #52]	; 0x34
 80015a0:	e03c      	b.n	800161c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b0c      	cmp	r3, #12
 80015a8:	d81c      	bhi.n	80015e4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685a      	ldr	r2, [r3, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	3b23      	subs	r3, #35	; 0x23
 80015bc:	221f      	movs	r2, #31
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	4019      	ands	r1, r3
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	6818      	ldr	r0, [r3, #0]
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	4613      	mov	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4413      	add	r3, r2
 80015d4:	3b23      	subs	r3, #35	; 0x23
 80015d6:	fa00 f203 	lsl.w	r2, r0, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	430a      	orrs	r2, r1
 80015e0:	631a      	str	r2, [r3, #48]	; 0x30
 80015e2:	e01b      	b.n	800161c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	3b41      	subs	r3, #65	; 0x41
 80015f6:	221f      	movs	r2, #31
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	4019      	ands	r1, r3
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6818      	ldr	r0, [r3, #0]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	4613      	mov	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	3b41      	subs	r3, #65	; 0x41
 8001610:	fa00 f203 	lsl.w	r2, r0, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	430a      	orrs	r2, r1
 800161a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b09      	cmp	r3, #9
 8001622:	d91c      	bls.n	800165e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68d9      	ldr	r1, [r3, #12]
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4613      	mov	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4413      	add	r3, r2
 8001634:	3b1e      	subs	r3, #30
 8001636:	2207      	movs	r2, #7
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	4019      	ands	r1, r3
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	6898      	ldr	r0, [r3, #8]
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4613      	mov	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4413      	add	r3, r2
 800164e:	3b1e      	subs	r3, #30
 8001650:	fa00 f203 	lsl.w	r2, r0, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	430a      	orrs	r2, r1
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	e019      	b.n	8001692 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6919      	ldr	r1, [r3, #16]
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4613      	mov	r3, r2
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4413      	add	r3, r2
 800166e:	2207      	movs	r2, #7
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	4019      	ands	r1, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	6898      	ldr	r0, [r3, #8]
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4613      	mov	r3, r2
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	4413      	add	r3, r2
 8001686:	fa00 f203 	lsl.w	r2, r0, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	430a      	orrs	r2, r1
 8001690:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b10      	cmp	r3, #16
 8001698:	d003      	beq.n	80016a2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800169e:	2b11      	cmp	r3, #17
 80016a0:	d132      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a1d      	ldr	r2, [pc, #116]	; (800171c <HAL_ADC_ConfigChannel+0x1e4>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d125      	bne.n	80016f8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d126      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80016c8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2b10      	cmp	r3, #16
 80016d0:	d11a      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016d2:	4b13      	ldr	r3, [pc, #76]	; (8001720 <HAL_ADC_ConfigChannel+0x1e8>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a13      	ldr	r2, [pc, #76]	; (8001724 <HAL_ADC_ConfigChannel+0x1ec>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	0c9a      	lsrs	r2, r3, #18
 80016de:	4613      	mov	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016e8:	e002      	b.n	80016f0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f9      	bne.n	80016ea <HAL_ADC_ConfigChannel+0x1b2>
 80016f6:	e007      	b.n	8001708 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fc:	f043 0220 	orr.w	r2, r3, #32
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001710:	7bfb      	ldrb	r3, [r7, #15]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr
 800171c:	40012400 	.word	0x40012400
 8001720:	20000000 	.word	0x20000000
 8001724:	431bde83 	.word	0x431bde83

08001728 <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr
	...

08001740 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800174c:	2300      	movs	r3, #0
 800174e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	2b01      	cmp	r3, #1
 800175c:	d040      	beq.n	80017e0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f042 0201 	orr.w	r2, r2, #1
 800176c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800176e:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <ADC_Enable+0xac>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a1f      	ldr	r2, [pc, #124]	; (80017f0 <ADC_Enable+0xb0>)
 8001774:	fba2 2303 	umull	r2, r3, r2, r3
 8001778:	0c9b      	lsrs	r3, r3, #18
 800177a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800177c:	e002      	b.n	8001784 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	3b01      	subs	r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f9      	bne.n	800177e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800178a:	f7ff fc0f 	bl	8000fac <HAL_GetTick>
 800178e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001790:	e01f      	b.n	80017d2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001792:	f7ff fc0b 	bl	8000fac <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d918      	bls.n	80017d2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d011      	beq.n	80017d2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b2:	f043 0210 	orr.w	r2, r3, #16
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017be:	f043 0201 	orr.w	r2, r3, #1
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e007      	b.n	80017e2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d1d8      	bne.n	8001792 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000000 	.word	0x20000000
 80017f0:	431bde83 	.word	0x431bde83

080017f4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	2b01      	cmp	r3, #1
 800180c:	d12e      	bne.n	800186c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 0201 	bic.w	r2, r2, #1
 800181c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800181e:	f7ff fbc5 	bl	8000fac <HAL_GetTick>
 8001822:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001824:	e01b      	b.n	800185e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001826:	f7ff fbc1 	bl	8000fac <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d914      	bls.n	800185e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b01      	cmp	r3, #1
 8001840:	d10d      	bne.n	800185e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001846:	f043 0210 	orr.w	r2, r3, #16
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	f043 0201 	orr.w	r2, r3, #1
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e007      	b.n	800186e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b01      	cmp	r3, #1
 800186a:	d0dc      	beq.n	8001826 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018aa:	4a04      	ldr	r2, [pc, #16]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	60d3      	str	r3, [r2, #12]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <__NVIC_GetPriorityGrouping+0x18>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	f003 0307 	and.w	r3, r3, #7
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db0b      	blt.n	8001906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	4906      	ldr	r1, [pc, #24]	; (8001910 <__NVIC_EnableIRQ+0x34>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	2001      	movs	r0, #1
 80018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	e000e100 	.word	0xe000e100

08001914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	2b00      	cmp	r3, #0
 8001926:	db0a      	blt.n	800193e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	490c      	ldr	r1, [pc, #48]	; (8001960 <__NVIC_SetPriority+0x4c>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	0112      	lsls	r2, r2, #4
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	440b      	add	r3, r1
 8001938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800193c:	e00a      	b.n	8001954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4908      	ldr	r1, [pc, #32]	; (8001964 <__NVIC_SetPriority+0x50>)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	3b04      	subs	r3, #4
 800194c:	0112      	lsls	r2, r2, #4
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	440b      	add	r3, r1
 8001952:	761a      	strb	r2, [r3, #24]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000e100 	.word	0xe000e100
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	; 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f1c3 0307 	rsb	r3, r3, #7
 8001982:	2b04      	cmp	r3, #4
 8001984:	bf28      	it	cs
 8001986:	2304      	movcs	r3, #4
 8001988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3304      	adds	r3, #4
 800198e:	2b06      	cmp	r3, #6
 8001990:	d902      	bls.n	8001998 <NVIC_EncodePriority+0x30>
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3b03      	subs	r3, #3
 8001996:	e000      	b.n	800199a <NVIC_EncodePriority+0x32>
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	f04f 32ff 	mov.w	r2, #4294967295
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43da      	mvns	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	401a      	ands	r2, r3
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ba:	43d9      	mvns	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	4313      	orrs	r3, r2
         );
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3724      	adds	r7, #36	; 0x24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff ff4f 	bl	8001878 <__NVIC_SetPriorityGrouping>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b086      	sub	sp, #24
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	4603      	mov	r3, r0
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
 80019ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f4:	f7ff ff64 	bl	80018c0 <__NVIC_GetPriorityGrouping>
 80019f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	68b9      	ldr	r1, [r7, #8]
 80019fe:	6978      	ldr	r0, [r7, #20]
 8001a00:	f7ff ffb2 	bl	8001968 <NVIC_EncodePriority>
 8001a04:	4602      	mov	r2, r0
 8001a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff81 	bl	8001914 <__NVIC_SetPriority>
}
 8001a12:	bf00      	nop
 8001a14:	3718      	adds	r7, #24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	4603      	mov	r3, r0
 8001a22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff ff57 	bl	80018dc <__NVIC_EnableIRQ>
}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b085      	sub	sp, #20
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d008      	beq.n	8001a60 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2204      	movs	r2, #4
 8001a52:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e020      	b.n	8001aa2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 020e 	bic.w	r2, r2, #14
 8001a6e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f022 0201 	bic.w	r2, r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a88:	2101      	movs	r1, #1
 8001a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d005      	beq.n	8001ad0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2204      	movs	r2, #4
 8001ac8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	73fb      	strb	r3, [r7, #15]
 8001ace:	e051      	b.n	8001b74 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 020e 	bic.w	r2, r2, #14
 8001ade:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 0201 	bic.w	r2, r2, #1
 8001aee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a22      	ldr	r2, [pc, #136]	; (8001b80 <HAL_DMA_Abort_IT+0xd4>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d029      	beq.n	8001b4e <HAL_DMA_Abort_IT+0xa2>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a21      	ldr	r2, [pc, #132]	; (8001b84 <HAL_DMA_Abort_IT+0xd8>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d022      	beq.n	8001b4a <HAL_DMA_Abort_IT+0x9e>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a1f      	ldr	r2, [pc, #124]	; (8001b88 <HAL_DMA_Abort_IT+0xdc>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d01a      	beq.n	8001b44 <HAL_DMA_Abort_IT+0x98>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a1e      	ldr	r2, [pc, #120]	; (8001b8c <HAL_DMA_Abort_IT+0xe0>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d012      	beq.n	8001b3e <HAL_DMA_Abort_IT+0x92>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a1c      	ldr	r2, [pc, #112]	; (8001b90 <HAL_DMA_Abort_IT+0xe4>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d00a      	beq.n	8001b38 <HAL_DMA_Abort_IT+0x8c>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a1b      	ldr	r2, [pc, #108]	; (8001b94 <HAL_DMA_Abort_IT+0xe8>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d102      	bne.n	8001b32 <HAL_DMA_Abort_IT+0x86>
 8001b2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b30:	e00e      	b.n	8001b50 <HAL_DMA_Abort_IT+0xa4>
 8001b32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b36:	e00b      	b.n	8001b50 <HAL_DMA_Abort_IT+0xa4>
 8001b38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b3c:	e008      	b.n	8001b50 <HAL_DMA_Abort_IT+0xa4>
 8001b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b42:	e005      	b.n	8001b50 <HAL_DMA_Abort_IT+0xa4>
 8001b44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b48:	e002      	b.n	8001b50 <HAL_DMA_Abort_IT+0xa4>
 8001b4a:	2310      	movs	r3, #16
 8001b4c:	e000      	b.n	8001b50 <HAL_DMA_Abort_IT+0xa4>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	4a11      	ldr	r2, [pc, #68]	; (8001b98 <HAL_DMA_Abort_IT+0xec>)
 8001b52:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	4798      	blx	r3
    } 
  }
  return status;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40020008 	.word	0x40020008
 8001b84:	4002001c 	.word	0x4002001c
 8001b88:	40020030 	.word	0x40020030
 8001b8c:	40020044 	.word	0x40020044
 8001b90:	40020058 	.word	0x40020058
 8001b94:	4002006c 	.word	0x4002006c
 8001b98:	40020000 	.word	0x40020000

08001b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b08b      	sub	sp, #44	; 0x2c
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bae:	e169      	b.n	8001e84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	69fa      	ldr	r2, [r7, #28]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	f040 8158 	bne.w	8001e7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	4a9a      	ldr	r2, [pc, #616]	; (8001e3c <HAL_GPIO_Init+0x2a0>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d05e      	beq.n	8001c96 <HAL_GPIO_Init+0xfa>
 8001bd8:	4a98      	ldr	r2, [pc, #608]	; (8001e3c <HAL_GPIO_Init+0x2a0>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d875      	bhi.n	8001cca <HAL_GPIO_Init+0x12e>
 8001bde:	4a98      	ldr	r2, [pc, #608]	; (8001e40 <HAL_GPIO_Init+0x2a4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d058      	beq.n	8001c96 <HAL_GPIO_Init+0xfa>
 8001be4:	4a96      	ldr	r2, [pc, #600]	; (8001e40 <HAL_GPIO_Init+0x2a4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d86f      	bhi.n	8001cca <HAL_GPIO_Init+0x12e>
 8001bea:	4a96      	ldr	r2, [pc, #600]	; (8001e44 <HAL_GPIO_Init+0x2a8>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d052      	beq.n	8001c96 <HAL_GPIO_Init+0xfa>
 8001bf0:	4a94      	ldr	r2, [pc, #592]	; (8001e44 <HAL_GPIO_Init+0x2a8>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d869      	bhi.n	8001cca <HAL_GPIO_Init+0x12e>
 8001bf6:	4a94      	ldr	r2, [pc, #592]	; (8001e48 <HAL_GPIO_Init+0x2ac>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d04c      	beq.n	8001c96 <HAL_GPIO_Init+0xfa>
 8001bfc:	4a92      	ldr	r2, [pc, #584]	; (8001e48 <HAL_GPIO_Init+0x2ac>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d863      	bhi.n	8001cca <HAL_GPIO_Init+0x12e>
 8001c02:	4a92      	ldr	r2, [pc, #584]	; (8001e4c <HAL_GPIO_Init+0x2b0>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d046      	beq.n	8001c96 <HAL_GPIO_Init+0xfa>
 8001c08:	4a90      	ldr	r2, [pc, #576]	; (8001e4c <HAL_GPIO_Init+0x2b0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d85d      	bhi.n	8001cca <HAL_GPIO_Init+0x12e>
 8001c0e:	2b12      	cmp	r3, #18
 8001c10:	d82a      	bhi.n	8001c68 <HAL_GPIO_Init+0xcc>
 8001c12:	2b12      	cmp	r3, #18
 8001c14:	d859      	bhi.n	8001cca <HAL_GPIO_Init+0x12e>
 8001c16:	a201      	add	r2, pc, #4	; (adr r2, 8001c1c <HAL_GPIO_Init+0x80>)
 8001c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c1c:	08001c97 	.word	0x08001c97
 8001c20:	08001c71 	.word	0x08001c71
 8001c24:	08001c83 	.word	0x08001c83
 8001c28:	08001cc5 	.word	0x08001cc5
 8001c2c:	08001ccb 	.word	0x08001ccb
 8001c30:	08001ccb 	.word	0x08001ccb
 8001c34:	08001ccb 	.word	0x08001ccb
 8001c38:	08001ccb 	.word	0x08001ccb
 8001c3c:	08001ccb 	.word	0x08001ccb
 8001c40:	08001ccb 	.word	0x08001ccb
 8001c44:	08001ccb 	.word	0x08001ccb
 8001c48:	08001ccb 	.word	0x08001ccb
 8001c4c:	08001ccb 	.word	0x08001ccb
 8001c50:	08001ccb 	.word	0x08001ccb
 8001c54:	08001ccb 	.word	0x08001ccb
 8001c58:	08001ccb 	.word	0x08001ccb
 8001c5c:	08001ccb 	.word	0x08001ccb
 8001c60:	08001c79 	.word	0x08001c79
 8001c64:	08001c8d 	.word	0x08001c8d
 8001c68:	4a79      	ldr	r2, [pc, #484]	; (8001e50 <HAL_GPIO_Init+0x2b4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d013      	beq.n	8001c96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c6e:	e02c      	b.n	8001cca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	623b      	str	r3, [r7, #32]
          break;
 8001c76:	e029      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	623b      	str	r3, [r7, #32]
          break;
 8001c80:	e024      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	3308      	adds	r3, #8
 8001c88:	623b      	str	r3, [r7, #32]
          break;
 8001c8a:	e01f      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	330c      	adds	r3, #12
 8001c92:	623b      	str	r3, [r7, #32]
          break;
 8001c94:	e01a      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d102      	bne.n	8001ca4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	623b      	str	r3, [r7, #32]
          break;
 8001ca2:	e013      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d105      	bne.n	8001cb8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cac:	2308      	movs	r3, #8
 8001cae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69fa      	ldr	r2, [r7, #28]
 8001cb4:	611a      	str	r2, [r3, #16]
          break;
 8001cb6:	e009      	b.n	8001ccc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cb8:	2308      	movs	r3, #8
 8001cba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69fa      	ldr	r2, [r7, #28]
 8001cc0:	615a      	str	r2, [r3, #20]
          break;
 8001cc2:	e003      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	623b      	str	r3, [r7, #32]
          break;
 8001cc8:	e000      	b.n	8001ccc <HAL_GPIO_Init+0x130>
          break;
 8001cca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	2bff      	cmp	r3, #255	; 0xff
 8001cd0:	d801      	bhi.n	8001cd6 <HAL_GPIO_Init+0x13a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	e001      	b.n	8001cda <HAL_GPIO_Init+0x13e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	3304      	adds	r3, #4
 8001cda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	2bff      	cmp	r3, #255	; 0xff
 8001ce0:	d802      	bhi.n	8001ce8 <HAL_GPIO_Init+0x14c>
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	e002      	b.n	8001cee <HAL_GPIO_Init+0x152>
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cea:	3b08      	subs	r3, #8
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	210f      	movs	r1, #15
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	401a      	ands	r2, r3
 8001d00:	6a39      	ldr	r1, [r7, #32]
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	fa01 f303 	lsl.w	r3, r1, r3
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 80b1 	beq.w	8001e7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d1c:	4b4d      	ldr	r3, [pc, #308]	; (8001e54 <HAL_GPIO_Init+0x2b8>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	4a4c      	ldr	r2, [pc, #304]	; (8001e54 <HAL_GPIO_Init+0x2b8>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	6193      	str	r3, [r2, #24]
 8001d28:	4b4a      	ldr	r3, [pc, #296]	; (8001e54 <HAL_GPIO_Init+0x2b8>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d34:	4a48      	ldr	r2, [pc, #288]	; (8001e58 <HAL_GPIO_Init+0x2bc>)
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	089b      	lsrs	r3, r3, #2
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d44:	f003 0303 	and.w	r3, r3, #3
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	220f      	movs	r2, #15
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	4013      	ands	r3, r2
 8001d56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a40      	ldr	r2, [pc, #256]	; (8001e5c <HAL_GPIO_Init+0x2c0>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d013      	beq.n	8001d88 <HAL_GPIO_Init+0x1ec>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a3f      	ldr	r2, [pc, #252]	; (8001e60 <HAL_GPIO_Init+0x2c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d00d      	beq.n	8001d84 <HAL_GPIO_Init+0x1e8>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a3e      	ldr	r2, [pc, #248]	; (8001e64 <HAL_GPIO_Init+0x2c8>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d007      	beq.n	8001d80 <HAL_GPIO_Init+0x1e4>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a3d      	ldr	r2, [pc, #244]	; (8001e68 <HAL_GPIO_Init+0x2cc>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d101      	bne.n	8001d7c <HAL_GPIO_Init+0x1e0>
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e006      	b.n	8001d8a <HAL_GPIO_Init+0x1ee>
 8001d7c:	2304      	movs	r3, #4
 8001d7e:	e004      	b.n	8001d8a <HAL_GPIO_Init+0x1ee>
 8001d80:	2302      	movs	r3, #2
 8001d82:	e002      	b.n	8001d8a <HAL_GPIO_Init+0x1ee>
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <HAL_GPIO_Init+0x1ee>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d8c:	f002 0203 	and.w	r2, r2, #3
 8001d90:	0092      	lsls	r2, r2, #2
 8001d92:	4093      	lsls	r3, r2
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d9a:	492f      	ldr	r1, [pc, #188]	; (8001e58 <HAL_GPIO_Init+0x2bc>)
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9e:	089b      	lsrs	r3, r3, #2
 8001da0:	3302      	adds	r3, #2
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d006      	beq.n	8001dc2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001db4:	4b2d      	ldr	r3, [pc, #180]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	492c      	ldr	r1, [pc, #176]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	608b      	str	r3, [r1, #8]
 8001dc0:	e006      	b.n	8001dd0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dc2:	4b2a      	ldr	r3, [pc, #168]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	4928      	ldr	r1, [pc, #160]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d006      	beq.n	8001dea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ddc:	4b23      	ldr	r3, [pc, #140]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	4922      	ldr	r1, [pc, #136]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	60cb      	str	r3, [r1, #12]
 8001de8:	e006      	b.n	8001df8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dea:	4b20      	ldr	r3, [pc, #128]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001dec:	68da      	ldr	r2, [r3, #12]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	491e      	ldr	r1, [pc, #120]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d006      	beq.n	8001e12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	4918      	ldr	r1, [pc, #96]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	604b      	str	r3, [r1, #4]
 8001e10:	e006      	b.n	8001e20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e12:	4b16      	ldr	r3, [pc, #88]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	4914      	ldr	r1, [pc, #80]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d021      	beq.n	8001e70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	490e      	ldr	r1, [pc, #56]	; (8001e6c <HAL_GPIO_Init+0x2d0>)
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	600b      	str	r3, [r1, #0]
 8001e38:	e021      	b.n	8001e7e <HAL_GPIO_Init+0x2e2>
 8001e3a:	bf00      	nop
 8001e3c:	10320000 	.word	0x10320000
 8001e40:	10310000 	.word	0x10310000
 8001e44:	10220000 	.word	0x10220000
 8001e48:	10210000 	.word	0x10210000
 8001e4c:	10120000 	.word	0x10120000
 8001e50:	10110000 	.word	0x10110000
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40010000 	.word	0x40010000
 8001e5c:	40010800 	.word	0x40010800
 8001e60:	40010c00 	.word	0x40010c00
 8001e64:	40011000 	.word	0x40011000
 8001e68:	40011400 	.word	0x40011400
 8001e6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <HAL_GPIO_Init+0x304>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	43db      	mvns	r3, r3
 8001e78:	4909      	ldr	r1, [pc, #36]	; (8001ea0 <HAL_GPIO_Init+0x304>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	3301      	adds	r3, #1
 8001e82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f47f ae8e 	bne.w	8001bb0 <HAL_GPIO_Init+0x14>
  }
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	372c      	adds	r7, #44	; 0x2c
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	40010400 	.word	0x40010400

08001ea4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	73fb      	strb	r3, [r7, #15]
 8001ec0:	e001      	b.n	8001ec6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr

08001ed2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b083      	sub	sp, #12
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
 8001eda:	460b      	mov	r3, r1
 8001edc:	807b      	strh	r3, [r7, #2]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ee2:	787b      	ldrb	r3, [r7, #1]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ee8:	887a      	ldrh	r2, [r7, #2]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001eee:	e003      	b.n	8001ef8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ef0:	887b      	ldrh	r3, [r7, #2]
 8001ef2:	041a      	lsls	r2, r3, #16
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	611a      	str	r2, [r3, #16]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
	...

08001f04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e26c      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8087 	beq.w	8002032 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f24:	4b92      	ldr	r3, [pc, #584]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d00c      	beq.n	8001f4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f30:	4b8f      	ldr	r3, [pc, #572]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d112      	bne.n	8001f62 <HAL_RCC_OscConfig+0x5e>
 8001f3c:	4b8c      	ldr	r3, [pc, #560]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f48:	d10b      	bne.n	8001f62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4a:	4b89      	ldr	r3, [pc, #548]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d06c      	beq.n	8002030 <HAL_RCC_OscConfig+0x12c>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d168      	bne.n	8002030 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e246      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6a:	d106      	bne.n	8001f7a <HAL_RCC_OscConfig+0x76>
 8001f6c:	4b80      	ldr	r3, [pc, #512]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a7f      	ldr	r2, [pc, #508]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	e02e      	b.n	8001fd8 <HAL_RCC_OscConfig+0xd4>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x98>
 8001f82:	4b7b      	ldr	r3, [pc, #492]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a7a      	ldr	r2, [pc, #488]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	4b78      	ldr	r3, [pc, #480]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a77      	ldr	r2, [pc, #476]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	e01d      	b.n	8001fd8 <HAL_RCC_OscConfig+0xd4>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa4:	d10c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0xbc>
 8001fa6:	4b72      	ldr	r3, [pc, #456]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a71      	ldr	r2, [pc, #452]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4b6f      	ldr	r3, [pc, #444]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a6e      	ldr	r2, [pc, #440]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fbc:	6013      	str	r3, [r2, #0]
 8001fbe:	e00b      	b.n	8001fd8 <HAL_RCC_OscConfig+0xd4>
 8001fc0:	4b6b      	ldr	r3, [pc, #428]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a6a      	ldr	r2, [pc, #424]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fca:	6013      	str	r3, [r2, #0]
 8001fcc:	4b68      	ldr	r3, [pc, #416]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a67      	ldr	r2, [pc, #412]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d013      	beq.n	8002008 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7fe ffe4 	bl	8000fac <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe8:	f7fe ffe0 	bl	8000fac <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b64      	cmp	r3, #100	; 0x64
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1fa      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffa:	4b5d      	ldr	r3, [pc, #372]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0f0      	beq.n	8001fe8 <HAL_RCC_OscConfig+0xe4>
 8002006:	e014      	b.n	8002032 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7fe ffd0 	bl	8000fac <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002010:	f7fe ffcc 	bl	8000fac <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b64      	cmp	r3, #100	; 0x64
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e1e6      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002022:	4b53      	ldr	r3, [pc, #332]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f0      	bne.n	8002010 <HAL_RCC_OscConfig+0x10c>
 800202e:	e000      	b.n	8002032 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d063      	beq.n	8002106 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800203e:	4b4c      	ldr	r3, [pc, #304]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f003 030c 	and.w	r3, r3, #12
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00b      	beq.n	8002062 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800204a:	4b49      	ldr	r3, [pc, #292]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	2b08      	cmp	r3, #8
 8002054:	d11c      	bne.n	8002090 <HAL_RCC_OscConfig+0x18c>
 8002056:	4b46      	ldr	r3, [pc, #280]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d116      	bne.n	8002090 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002062:	4b43      	ldr	r3, [pc, #268]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d005      	beq.n	800207a <HAL_RCC_OscConfig+0x176>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d001      	beq.n	800207a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e1ba      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207a:	4b3d      	ldr	r3, [pc, #244]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4939      	ldr	r1, [pc, #228]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208e:	e03a      	b.n	8002106 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d020      	beq.n	80020da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002098:	4b36      	ldr	r3, [pc, #216]	; (8002174 <HAL_RCC_OscConfig+0x270>)
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209e:	f7fe ff85 	bl	8000fac <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a6:	f7fe ff81 	bl	8000fac <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e19b      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b8:	4b2d      	ldr	r3, [pc, #180]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c4:	4b2a      	ldr	r3, [pc, #168]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	4927      	ldr	r1, [pc, #156]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	600b      	str	r3, [r1, #0]
 80020d8:	e015      	b.n	8002106 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020da:	4b26      	ldr	r3, [pc, #152]	; (8002174 <HAL_RCC_OscConfig+0x270>)
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e0:	f7fe ff64 	bl	8000fac <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e8:	f7fe ff60 	bl	8000fac <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e17a      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020fa:	4b1d      	ldr	r3, [pc, #116]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d03a      	beq.n	8002188 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d019      	beq.n	800214e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211a:	4b17      	ldr	r3, [pc, #92]	; (8002178 <HAL_RCC_OscConfig+0x274>)
 800211c:	2201      	movs	r2, #1
 800211e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002120:	f7fe ff44 	bl	8000fac <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002128:	f7fe ff40 	bl	8000fac <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e15a      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800213a:	4b0d      	ldr	r3, [pc, #52]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0f0      	beq.n	8002128 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002146:	2001      	movs	r0, #1
 8002148:	f000 fafc 	bl	8002744 <RCC_Delay>
 800214c:	e01c      	b.n	8002188 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800214e:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <HAL_RCC_OscConfig+0x274>)
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002154:	f7fe ff2a 	bl	8000fac <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800215a:	e00f      	b.n	800217c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800215c:	f7fe ff26 	bl	8000fac <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d908      	bls.n	800217c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e140      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
 800216e:	bf00      	nop
 8002170:	40021000 	.word	0x40021000
 8002174:	42420000 	.word	0x42420000
 8002178:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800217c:	4b9e      	ldr	r3, [pc, #632]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800217e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1e9      	bne.n	800215c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 80a6 	beq.w	80022e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800219a:	4b97      	ldr	r3, [pc, #604]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d10d      	bne.n	80021c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021a6:	4b94      	ldr	r3, [pc, #592]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	4a93      	ldr	r2, [pc, #588]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b0:	61d3      	str	r3, [r2, #28]
 80021b2:	4b91      	ldr	r3, [pc, #580]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021be:	2301      	movs	r3, #1
 80021c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c2:	4b8e      	ldr	r3, [pc, #568]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d118      	bne.n	8002200 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ce:	4b8b      	ldr	r3, [pc, #556]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a8a      	ldr	r2, [pc, #552]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021da:	f7fe fee7 	bl	8000fac <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e2:	f7fe fee3 	bl	8000fac <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b64      	cmp	r3, #100	; 0x64
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e0fd      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f4:	4b81      	ldr	r3, [pc, #516]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0f0      	beq.n	80021e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d106      	bne.n	8002216 <HAL_RCC_OscConfig+0x312>
 8002208:	4b7b      	ldr	r3, [pc, #492]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	4a7a      	ldr	r2, [pc, #488]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6213      	str	r3, [r2, #32]
 8002214:	e02d      	b.n	8002272 <HAL_RCC_OscConfig+0x36e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10c      	bne.n	8002238 <HAL_RCC_OscConfig+0x334>
 800221e:	4b76      	ldr	r3, [pc, #472]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4a75      	ldr	r2, [pc, #468]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	f023 0301 	bic.w	r3, r3, #1
 8002228:	6213      	str	r3, [r2, #32]
 800222a:	4b73      	ldr	r3, [pc, #460]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	4a72      	ldr	r2, [pc, #456]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002230:	f023 0304 	bic.w	r3, r3, #4
 8002234:	6213      	str	r3, [r2, #32]
 8002236:	e01c      	b.n	8002272 <HAL_RCC_OscConfig+0x36e>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	2b05      	cmp	r3, #5
 800223e:	d10c      	bne.n	800225a <HAL_RCC_OscConfig+0x356>
 8002240:	4b6d      	ldr	r3, [pc, #436]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	4a6c      	ldr	r2, [pc, #432]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	6213      	str	r3, [r2, #32]
 800224c:	4b6a      	ldr	r3, [pc, #424]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	4a69      	ldr	r2, [pc, #420]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	6213      	str	r3, [r2, #32]
 8002258:	e00b      	b.n	8002272 <HAL_RCC_OscConfig+0x36e>
 800225a:	4b67      	ldr	r3, [pc, #412]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4a66      	ldr	r2, [pc, #408]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002260:	f023 0301 	bic.w	r3, r3, #1
 8002264:	6213      	str	r3, [r2, #32]
 8002266:	4b64      	ldr	r3, [pc, #400]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	4a63      	ldr	r2, [pc, #396]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800226c:	f023 0304 	bic.w	r3, r3, #4
 8002270:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d015      	beq.n	80022a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227a:	f7fe fe97 	bl	8000fac <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002280:	e00a      	b.n	8002298 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002282:	f7fe fe93 	bl	8000fac <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0ab      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002298:	4b57      	ldr	r3, [pc, #348]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0ee      	beq.n	8002282 <HAL_RCC_OscConfig+0x37e>
 80022a4:	e014      	b.n	80022d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a6:	f7fe fe81 	bl	8000fac <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ac:	e00a      	b.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ae:	f7fe fe7d 	bl	8000fac <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022bc:	4293      	cmp	r3, r2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e095      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c4:	4b4c      	ldr	r3, [pc, #304]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	f003 0302 	and.w	r3, r3, #2
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1ee      	bne.n	80022ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d105      	bne.n	80022e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d6:	4b48      	ldr	r3, [pc, #288]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	4a47      	ldr	r2, [pc, #284]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 8081 	beq.w	80023ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ec:	4b42      	ldr	r3, [pc, #264]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 030c 	and.w	r3, r3, #12
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d061      	beq.n	80023bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d146      	bne.n	800238e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002300:	4b3f      	ldr	r3, [pc, #252]	; (8002400 <HAL_RCC_OscConfig+0x4fc>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002306:	f7fe fe51 	bl	8000fac <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230e:	f7fe fe4d 	bl	8000fac <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e067      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002320:	4b35      	ldr	r3, [pc, #212]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1f0      	bne.n	800230e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002334:	d108      	bne.n	8002348 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002336:	4b30      	ldr	r3, [pc, #192]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	492d      	ldr	r1, [pc, #180]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002344:	4313      	orrs	r3, r2
 8002346:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002348:	4b2b      	ldr	r3, [pc, #172]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a19      	ldr	r1, [r3, #32]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	430b      	orrs	r3, r1
 800235a:	4927      	ldr	r1, [pc, #156]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800235c:	4313      	orrs	r3, r2
 800235e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002360:	4b27      	ldr	r3, [pc, #156]	; (8002400 <HAL_RCC_OscConfig+0x4fc>)
 8002362:	2201      	movs	r2, #1
 8002364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002366:	f7fe fe21 	bl	8000fac <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800236c:	e008      	b.n	8002380 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800236e:	f7fe fe1d 	bl	8000fac <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e037      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002380:	4b1d      	ldr	r3, [pc, #116]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0f0      	beq.n	800236e <HAL_RCC_OscConfig+0x46a>
 800238c:	e02f      	b.n	80023ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800238e:	4b1c      	ldr	r3, [pc, #112]	; (8002400 <HAL_RCC_OscConfig+0x4fc>)
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002394:	f7fe fe0a 	bl	8000fac <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800239c:	f7fe fe06 	bl	8000fac <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e020      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ae:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x498>
 80023ba:	e018      	b.n	80023ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e013      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023c8:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d106      	bne.n	80023ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d001      	beq.n	80023ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40021000 	.word	0x40021000
 80023fc:	40007000 	.word	0x40007000
 8002400:	42420060 	.word	0x42420060

08002404 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0d0      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002418:	4b6a      	ldr	r3, [pc, #424]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d910      	bls.n	8002448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002426:	4b67      	ldr	r3, [pc, #412]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 0207 	bic.w	r2, r3, #7
 800242e:	4965      	ldr	r1, [pc, #404]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	4313      	orrs	r3, r2
 8002434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002436:	4b63      	ldr	r3, [pc, #396]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	429a      	cmp	r2, r3
 8002442:	d001      	beq.n	8002448 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0b8      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d020      	beq.n	8002496 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002460:	4b59      	ldr	r3, [pc, #356]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4a58      	ldr	r2, [pc, #352]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800246a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0308 	and.w	r3, r3, #8
 8002474:	2b00      	cmp	r3, #0
 8002476:	d005      	beq.n	8002484 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002478:	4b53      	ldr	r3, [pc, #332]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4a52      	ldr	r2, [pc, #328]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002482:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002484:	4b50      	ldr	r3, [pc, #320]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	494d      	ldr	r1, [pc, #308]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	4313      	orrs	r3, r2
 8002494:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d040      	beq.n	8002524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d107      	bne.n	80024ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024aa:	4b47      	ldr	r3, [pc, #284]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d115      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e07f      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d107      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024c2:	4b41      	ldr	r3, [pc, #260]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d109      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e073      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d2:	4b3d      	ldr	r3, [pc, #244]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e06b      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024e2:	4b39      	ldr	r3, [pc, #228]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f023 0203 	bic.w	r2, r3, #3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4936      	ldr	r1, [pc, #216]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f4:	f7fe fd5a 	bl	8000fac <HAL_GetTick>
 80024f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fa:	e00a      	b.n	8002512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024fc:	f7fe fd56 	bl	8000fac <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	f241 3288 	movw	r2, #5000	; 0x1388
 800250a:	4293      	cmp	r3, r2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e053      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002512:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 020c 	and.w	r2, r3, #12
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	429a      	cmp	r2, r3
 8002522:	d1eb      	bne.n	80024fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d210      	bcs.n	8002554 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 0207 	bic.w	r2, r3, #7
 800253a:	4922      	ldr	r1, [pc, #136]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002542:	4b20      	ldr	r3, [pc, #128]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d001      	beq.n	8002554 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e032      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	d008      	beq.n	8002572 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	4916      	ldr	r1, [pc, #88]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	4313      	orrs	r3, r2
 8002570:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d009      	beq.n	8002592 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	490e      	ldr	r1, [pc, #56]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	4313      	orrs	r3, r2
 8002590:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002592:	f000 f821 	bl	80025d8 <HAL_RCC_GetSysClockFreq>
 8002596:	4602      	mov	r2, r0
 8002598:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	091b      	lsrs	r3, r3, #4
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	490a      	ldr	r1, [pc, #40]	; (80025cc <HAL_RCC_ClockConfig+0x1c8>)
 80025a4:	5ccb      	ldrb	r3, [r1, r3]
 80025a6:	fa22 f303 	lsr.w	r3, r2, r3
 80025aa:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <HAL_RCC_ClockConfig+0x1cc>)
 80025ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025ae:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <HAL_RCC_ClockConfig+0x1d0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fb72 	bl	8000c9c <HAL_InitTick>

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40022000 	.word	0x40022000
 80025c8:	40021000 	.word	0x40021000
 80025cc:	0800ab74 	.word	0x0800ab74
 80025d0:	20000000 	.word	0x20000000
 80025d4:	20000004 	.word	0x20000004

080025d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025f2:	4b1e      	ldr	r3, [pc, #120]	; (800266c <HAL_RCC_GetSysClockFreq+0x94>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 030c 	and.w	r3, r3, #12
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d002      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x30>
 8002602:	2b08      	cmp	r3, #8
 8002604:	d003      	beq.n	800260e <HAL_RCC_GetSysClockFreq+0x36>
 8002606:	e027      	b.n	8002658 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002608:	4b19      	ldr	r3, [pc, #100]	; (8002670 <HAL_RCC_GetSysClockFreq+0x98>)
 800260a:	613b      	str	r3, [r7, #16]
      break;
 800260c:	e027      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	0c9b      	lsrs	r3, r3, #18
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	4a17      	ldr	r2, [pc, #92]	; (8002674 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002618:	5cd3      	ldrb	r3, [r2, r3]
 800261a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002626:	4b11      	ldr	r3, [pc, #68]	; (800266c <HAL_RCC_GetSysClockFreq+0x94>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	0c5b      	lsrs	r3, r3, #17
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	4a11      	ldr	r2, [pc, #68]	; (8002678 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002632:	5cd3      	ldrb	r3, [r2, r3]
 8002634:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a0d      	ldr	r2, [pc, #52]	; (8002670 <HAL_RCC_GetSysClockFreq+0x98>)
 800263a:	fb02 f203 	mul.w	r2, r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	fbb2 f3f3 	udiv	r3, r2, r3
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e004      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a0c      	ldr	r2, [pc, #48]	; (800267c <HAL_RCC_GetSysClockFreq+0xa4>)
 800264c:	fb02 f303 	mul.w	r3, r2, r3
 8002650:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	613b      	str	r3, [r7, #16]
      break;
 8002656:	e002      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002658:	4b05      	ldr	r3, [pc, #20]	; (8002670 <HAL_RCC_GetSysClockFreq+0x98>)
 800265a:	613b      	str	r3, [r7, #16]
      break;
 800265c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800265e:	693b      	ldr	r3, [r7, #16]
}
 8002660:	4618      	mov	r0, r3
 8002662:	371c      	adds	r7, #28
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	007a1200 	.word	0x007a1200
 8002674:	0800ab8c 	.word	0x0800ab8c
 8002678:	0800ab9c 	.word	0x0800ab9c
 800267c:	003d0900 	.word	0x003d0900

08002680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002684:	4b02      	ldr	r3, [pc, #8]	; (8002690 <HAL_RCC_GetHCLKFreq+0x10>)
 8002686:	681b      	ldr	r3, [r3, #0]
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	20000000 	.word	0x20000000

08002694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002698:	f7ff fff2 	bl	8002680 <HAL_RCC_GetHCLKFreq>
 800269c:	4602      	mov	r2, r0
 800269e:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	0a1b      	lsrs	r3, r3, #8
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	4903      	ldr	r1, [pc, #12]	; (80026b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026aa:	5ccb      	ldrb	r3, [r1, r3]
 80026ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40021000 	.word	0x40021000
 80026b8:	0800ab84 	.word	0x0800ab84

080026bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026c0:	f7ff ffde 	bl	8002680 <HAL_RCC_GetHCLKFreq>
 80026c4:	4602      	mov	r2, r0
 80026c6:	4b05      	ldr	r3, [pc, #20]	; (80026dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	0adb      	lsrs	r3, r3, #11
 80026cc:	f003 0307 	and.w	r3, r3, #7
 80026d0:	4903      	ldr	r1, [pc, #12]	; (80026e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026d2:	5ccb      	ldrb	r3, [r1, r3]
 80026d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d8:	4618      	mov	r0, r3
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40021000 	.word	0x40021000
 80026e0:	0800ab84 	.word	0x0800ab84

080026e4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	220f      	movs	r2, #15
 80026f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026f4:	4b11      	ldr	r3, [pc, #68]	; (800273c <HAL_RCC_GetClockConfig+0x58>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 0203 	and.w	r2, r3, #3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002700:	4b0e      	ldr	r3, [pc, #56]	; (800273c <HAL_RCC_GetClockConfig+0x58>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800270c:	4b0b      	ldr	r3, [pc, #44]	; (800273c <HAL_RCC_GetClockConfig+0x58>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002718:	4b08      	ldr	r3, [pc, #32]	; (800273c <HAL_RCC_GetClockConfig+0x58>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	08db      	lsrs	r3, r3, #3
 800271e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002726:	4b06      	ldr	r3, [pc, #24]	; (8002740 <HAL_RCC_GetClockConfig+0x5c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0207 	and.w	r2, r3, #7
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	40021000 	.word	0x40021000
 8002740:	40022000 	.word	0x40022000

08002744 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800274c:	4b0a      	ldr	r3, [pc, #40]	; (8002778 <RCC_Delay+0x34>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a0a      	ldr	r2, [pc, #40]	; (800277c <RCC_Delay+0x38>)
 8002752:	fba2 2303 	umull	r2, r3, r2, r3
 8002756:	0a5b      	lsrs	r3, r3, #9
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002760:	bf00      	nop
  }
  while (Delay --);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	1e5a      	subs	r2, r3, #1
 8002766:	60fa      	str	r2, [r7, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1f9      	bne.n	8002760 <RCC_Delay+0x1c>
}
 800276c:	bf00      	nop
 800276e:	bf00      	nop
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr
 8002778:	20000000 	.word	0x20000000
 800277c:	10624dd3 	.word	0x10624dd3

08002780 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002788:	2300      	movs	r3, #0
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b00      	cmp	r3, #0
 800279a:	d07d      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800279c:	2300      	movs	r3, #0
 800279e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027a0:	4b4f      	ldr	r3, [pc, #316]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d10d      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ac:	4b4c      	ldr	r3, [pc, #304]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	4a4b      	ldr	r2, [pc, #300]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b6:	61d3      	str	r3, [r2, #28]
 80027b8:	4b49      	ldr	r3, [pc, #292]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027c4:	2301      	movs	r3, #1
 80027c6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c8:	4b46      	ldr	r3, [pc, #280]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d118      	bne.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027d4:	4b43      	ldr	r3, [pc, #268]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a42      	ldr	r2, [pc, #264]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027e0:	f7fe fbe4 	bl	8000fac <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e6:	e008      	b.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e8:	f7fe fbe0 	bl	8000fac <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b64      	cmp	r3, #100	; 0x64
 80027f4:	d901      	bls.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e06d      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fa:	4b3a      	ldr	r3, [pc, #232]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002806:	4b36      	ldr	r3, [pc, #216]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800280e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d02e      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d027      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002824:	4b2e      	ldr	r3, [pc, #184]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800282c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800282e:	4b2e      	ldr	r3, [pc, #184]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002830:	2201      	movs	r2, #1
 8002832:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002834:	4b2c      	ldr	r3, [pc, #176]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800283a:	4a29      	ldr	r2, [pc, #164]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d014      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284a:	f7fe fbaf 	bl	8000fac <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002850:	e00a      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002852:	f7fe fbab 	bl	8000fac <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002860:	4293      	cmp	r3, r2
 8002862:	d901      	bls.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e036      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002868:	4b1d      	ldr	r3, [pc, #116]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0ee      	beq.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	4917      	ldr	r1, [pc, #92]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002882:	4313      	orrs	r3, r2
 8002884:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002886:	7dfb      	ldrb	r3, [r7, #23]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d105      	bne.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800288c:	4b14      	ldr	r3, [pc, #80]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800288e:	69db      	ldr	r3, [r3, #28]
 8002890:	4a13      	ldr	r2, [pc, #76]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002892:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002896:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d008      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028a4:	4b0e      	ldr	r3, [pc, #56]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	490b      	ldr	r1, [pc, #44]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0310 	and.w	r3, r3, #16
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d008      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028c2:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	4904      	ldr	r1, [pc, #16]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000
 80028e4:	40007000 	.word	0x40007000
 80028e8:	42420440 	.word	0x42420440

080028ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	2300      	movs	r3, #0
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	2300      	movs	r3, #0
 80028fe:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002900:	2300      	movs	r3, #0
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	2300      	movs	r3, #0
 8002906:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b10      	cmp	r3, #16
 800290c:	d00a      	beq.n	8002924 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b10      	cmp	r3, #16
 8002912:	f200 808a 	bhi.w	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d045      	beq.n	80029a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d075      	beq.n	8002a0e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002922:	e082      	b.n	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002924:	4b46      	ldr	r3, [pc, #280]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800292a:	4b45      	ldr	r3, [pc, #276]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d07b      	beq.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	0c9b      	lsrs	r3, r3, #18
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	4a41      	ldr	r2, [pc, #260]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002940:	5cd3      	ldrb	r3, [r2, r3]
 8002942:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d015      	beq.n	800297a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800294e:	4b3c      	ldr	r3, [pc, #240]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	0c5b      	lsrs	r3, r3, #17
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	4a3b      	ldr	r2, [pc, #236]	; (8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800295a:	5cd3      	ldrb	r3, [r2, r3]
 800295c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00d      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002968:	4a38      	ldr	r2, [pc, #224]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	fb02 f303 	mul.w	r3, r2, r3
 8002976:	61fb      	str	r3, [r7, #28]
 8002978:	e004      	b.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	4a34      	ldr	r2, [pc, #208]	; (8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800297e:	fb02 f303 	mul.w	r3, r2, r3
 8002982:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002984:	4b2e      	ldr	r3, [pc, #184]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002990:	d102      	bne.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	61bb      	str	r3, [r7, #24]
      break;
 8002996:	e04a      	b.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	4a2d      	ldr	r2, [pc, #180]	; (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	085b      	lsrs	r3, r3, #1
 80029a4:	61bb      	str	r3, [r7, #24]
      break;
 80029a6:	e042      	b.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80029a8:	4b25      	ldr	r3, [pc, #148]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029b8:	d108      	bne.n	80029cc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80029c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	e01f      	b.n	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029d6:	d109      	bne.n	80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80029e4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	e00f      	b.n	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029f6:	d11c      	bne.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80029f8:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d016      	beq.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002a04:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002a08:	61bb      	str	r3, [r7, #24]
      break;
 8002a0a:	e012      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002a0c:	e011      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002a0e:	f7ff fe55 	bl	80026bc <HAL_RCC_GetPCLK2Freq>
 8002a12:	4602      	mov	r2, r0
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	0b9b      	lsrs	r3, r3, #14
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a26:	61bb      	str	r3, [r7, #24]
      break;
 8002a28:	e004      	b.n	8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a2a:	bf00      	nop
 8002a2c:	e002      	b.n	8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a2e:	bf00      	nop
 8002a30:	e000      	b.n	8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a32:	bf00      	nop
    }
  }
  return (frequency);
 8002a34:	69bb      	ldr	r3, [r7, #24]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3720      	adds	r7, #32
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40021000 	.word	0x40021000
 8002a44:	0800aba0 	.word	0x0800aba0
 8002a48:	0800abb0 	.word	0x0800abb0
 8002a4c:	007a1200 	.word	0x007a1200
 8002a50:	003d0900 	.word	0x003d0900
 8002a54:	aaaaaaab 	.word	0xaaaaaaab

08002a58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e041      	b.n	8002aee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d106      	bne.n	8002a84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7fe f850 	bl	8000b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2202      	movs	r2, #2
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3304      	adds	r3, #4
 8002a94:	4619      	mov	r1, r3
 8002a96:	4610      	mov	r0, r2
 8002a98:	f000 fa74 	bl	8002f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
	...

08002af8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d001      	beq.n	8002b10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e03a      	b.n	8002b86 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2202      	movs	r2, #2
 8002b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f042 0201 	orr.w	r2, r2, #1
 8002b26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a18      	ldr	r2, [pc, #96]	; (8002b90 <HAL_TIM_Base_Start_IT+0x98>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d00e      	beq.n	8002b50 <HAL_TIM_Base_Start_IT+0x58>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b3a:	d009      	beq.n	8002b50 <HAL_TIM_Base_Start_IT+0x58>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a14      	ldr	r2, [pc, #80]	; (8002b94 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d004      	beq.n	8002b50 <HAL_TIM_Base_Start_IT+0x58>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a13      	ldr	r2, [pc, #76]	; (8002b98 <HAL_TIM_Base_Start_IT+0xa0>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d111      	bne.n	8002b74 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 0307 	and.w	r3, r3, #7
 8002b5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2b06      	cmp	r3, #6
 8002b60:	d010      	beq.n	8002b84 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 0201 	orr.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b72:	e007      	b.n	8002b84 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 0201 	orr.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr
 8002b90:	40012c00 	.word	0x40012c00
 8002b94:	40000400 	.word	0x40000400
 8002b98:	40000800 	.word	0x40000800

08002b9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d122      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d11b      	bne.n	8002bf8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0202 	mvn.w	r2, #2
 8002bc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f9b4 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002be4:	e005      	b.n	8002bf2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f9a7 	bl	8002f3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 f9b6 	bl	8002f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d122      	bne.n	8002c4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	d11b      	bne.n	8002c4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0204 	mvn.w	r2, #4
 8002c1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2202      	movs	r2, #2
 8002c22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 f98a 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002c38:	e005      	b.n	8002c46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 f97d 	bl	8002f3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f98c 	bl	8002f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d122      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	2b08      	cmp	r3, #8
 8002c66:	d11b      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0208 	mvn.w	r2, #8
 8002c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2204      	movs	r2, #4
 8002c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 f960 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002c8c:	e005      	b.n	8002c9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f953 	bl	8002f3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f962 	bl	8002f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b10      	cmp	r3, #16
 8002cac:	d122      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f003 0310 	and.w	r3, r3, #16
 8002cb8:	2b10      	cmp	r3, #16
 8002cba:	d11b      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f06f 0210 	mvn.w	r2, #16
 8002cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2208      	movs	r2, #8
 8002cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f936 	bl	8002f4c <HAL_TIM_IC_CaptureCallback>
 8002ce0:	e005      	b.n	8002cee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 f929 	bl	8002f3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f938 	bl	8002f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d10e      	bne.n	8002d20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d107      	bne.n	8002d20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f06f 0201 	mvn.w	r2, #1
 8002d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7fd fe16 	bl	800094c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2a:	2b80      	cmp	r3, #128	; 0x80
 8002d2c:	d10e      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d38:	2b80      	cmp	r3, #128	; 0x80
 8002d3a:	d107      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 fa7b 	bl	8003242 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d56:	2b40      	cmp	r3, #64	; 0x40
 8002d58:	d10e      	bne.n	8002d78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d64:	2b40      	cmp	r3, #64	; 0x40
 8002d66:	d107      	bne.n	8002d78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f8fc 	bl	8002f70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	f003 0320 	and.w	r3, r3, #32
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d10e      	bne.n	8002da4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	f003 0320 	and.w	r3, r3, #32
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d107      	bne.n	8002da4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f06f 0220 	mvn.w	r2, #32
 8002d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fa46 	bl	8003230 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002da4:	bf00      	nop
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_TIM_ConfigClockSource+0x1c>
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	e0b4      	b.n	8002f32 <HAL_TIM_ConfigClockSource+0x186>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002de6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e00:	d03e      	beq.n	8002e80 <HAL_TIM_ConfigClockSource+0xd4>
 8002e02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e06:	f200 8087 	bhi.w	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e0e:	f000 8086 	beq.w	8002f1e <HAL_TIM_ConfigClockSource+0x172>
 8002e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e16:	d87f      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e18:	2b70      	cmp	r3, #112	; 0x70
 8002e1a:	d01a      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0xa6>
 8002e1c:	2b70      	cmp	r3, #112	; 0x70
 8002e1e:	d87b      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e20:	2b60      	cmp	r3, #96	; 0x60
 8002e22:	d050      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0x11a>
 8002e24:	2b60      	cmp	r3, #96	; 0x60
 8002e26:	d877      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e28:	2b50      	cmp	r3, #80	; 0x50
 8002e2a:	d03c      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0xfa>
 8002e2c:	2b50      	cmp	r3, #80	; 0x50
 8002e2e:	d873      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e30:	2b40      	cmp	r3, #64	; 0x40
 8002e32:	d058      	beq.n	8002ee6 <HAL_TIM_ConfigClockSource+0x13a>
 8002e34:	2b40      	cmp	r3, #64	; 0x40
 8002e36:	d86f      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e38:	2b30      	cmp	r3, #48	; 0x30
 8002e3a:	d064      	beq.n	8002f06 <HAL_TIM_ConfigClockSource+0x15a>
 8002e3c:	2b30      	cmp	r3, #48	; 0x30
 8002e3e:	d86b      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e40:	2b20      	cmp	r3, #32
 8002e42:	d060      	beq.n	8002f06 <HAL_TIM_ConfigClockSource+0x15a>
 8002e44:	2b20      	cmp	r3, #32
 8002e46:	d867      	bhi.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d05c      	beq.n	8002f06 <HAL_TIM_ConfigClockSource+0x15a>
 8002e4c:	2b10      	cmp	r3, #16
 8002e4e:	d05a      	beq.n	8002f06 <HAL_TIM_ConfigClockSource+0x15a>
 8002e50:	e062      	b.n	8002f18 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	6899      	ldr	r1, [r3, #8]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	f000 f968 	bl	8003136 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	609a      	str	r2, [r3, #8]
      break;
 8002e7e:	e04f      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	6899      	ldr	r1, [r3, #8]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f000 f951 	bl	8003136 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ea2:	609a      	str	r2, [r3, #8]
      break;
 8002ea4:	e03c      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	6859      	ldr	r1, [r3, #4]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f000 f8c8 	bl	8003048 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2150      	movs	r1, #80	; 0x50
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f91f 	bl	8003102 <TIM_ITRx_SetConfig>
      break;
 8002ec4:	e02c      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6818      	ldr	r0, [r3, #0]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	6859      	ldr	r1, [r3, #4]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	f000 f8e6 	bl	80030a4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2160      	movs	r1, #96	; 0x60
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 f90f 	bl	8003102 <TIM_ITRx_SetConfig>
      break;
 8002ee4:	e01c      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6818      	ldr	r0, [r3, #0]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	6859      	ldr	r1, [r3, #4]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	f000 f8a8 	bl	8003048 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2140      	movs	r1, #64	; 0x40
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f8ff 	bl	8003102 <TIM_ITRx_SetConfig>
      break;
 8002f04:	e00c      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4610      	mov	r0, r2
 8002f12:	f000 f8f6 	bl	8003102 <TIM_ITRx_SetConfig>
      break;
 8002f16:	e003      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f1c:	e000      	b.n	8002f20 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr

08002f5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr

08002f70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
	...

08002f84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a29      	ldr	r2, [pc, #164]	; (800303c <TIM_Base_SetConfig+0xb8>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d00b      	beq.n	8002fb4 <TIM_Base_SetConfig+0x30>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa2:	d007      	beq.n	8002fb4 <TIM_Base_SetConfig+0x30>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a26      	ldr	r2, [pc, #152]	; (8003040 <TIM_Base_SetConfig+0xbc>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d003      	beq.n	8002fb4 <TIM_Base_SetConfig+0x30>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a25      	ldr	r2, [pc, #148]	; (8003044 <TIM_Base_SetConfig+0xc0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d108      	bne.n	8002fc6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a1c      	ldr	r2, [pc, #112]	; (800303c <TIM_Base_SetConfig+0xb8>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d00b      	beq.n	8002fe6 <TIM_Base_SetConfig+0x62>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd4:	d007      	beq.n	8002fe6 <TIM_Base_SetConfig+0x62>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a19      	ldr	r2, [pc, #100]	; (8003040 <TIM_Base_SetConfig+0xbc>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d003      	beq.n	8002fe6 <TIM_Base_SetConfig+0x62>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a18      	ldr	r2, [pc, #96]	; (8003044 <TIM_Base_SetConfig+0xc0>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d108      	bne.n	8002ff8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	4313      	orrs	r3, r2
 8003004:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a07      	ldr	r2, [pc, #28]	; (800303c <TIM_Base_SetConfig+0xb8>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d103      	bne.n	800302c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	691a      	ldr	r2, [r3, #16]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	615a      	str	r2, [r3, #20]
}
 8003032:	bf00      	nop
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr
 800303c:	40012c00 	.word	0x40012c00
 8003040:	40000400 	.word	0x40000400
 8003044:	40000800 	.word	0x40000800

08003048 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	f023 0201 	bic.w	r2, r3, #1
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	4313      	orrs	r3, r2
 800307c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f023 030a 	bic.w	r3, r3, #10
 8003084:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003086:	697a      	ldr	r2, [r7, #20]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4313      	orrs	r3, r2
 800308c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	621a      	str	r2, [r3, #32]
}
 800309a:	bf00      	nop
 800309c:	371c      	adds	r7, #28
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	f023 0210 	bic.w	r2, r3, #16
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	031b      	lsls	r3, r3, #12
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030e0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	621a      	str	r2, [r3, #32]
}
 80030f8:	bf00      	nop
 80030fa:	371c      	adds	r7, #28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr

08003102 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003102:	b480      	push	{r7}
 8003104:	b085      	sub	sp, #20
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003118:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4313      	orrs	r3, r2
 8003120:	f043 0307 	orr.w	r3, r3, #7
 8003124:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	609a      	str	r2, [r3, #8]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	bc80      	pop	{r7}
 8003134:	4770      	bx	lr

08003136 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003136:	b480      	push	{r7}
 8003138:	b087      	sub	sp, #28
 800313a:	af00      	add	r7, sp, #0
 800313c:	60f8      	str	r0, [r7, #12]
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003150:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	021a      	lsls	r2, r3, #8
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	431a      	orrs	r2, r3
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	4313      	orrs	r3, r2
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	4313      	orrs	r3, r2
 8003162:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	609a      	str	r2, [r3, #8]
}
 800316a:	bf00      	nop
 800316c:	371c      	adds	r7, #28
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr

08003174 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003184:	2b01      	cmp	r3, #1
 8003186:	d101      	bne.n	800318c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003188:	2302      	movs	r3, #2
 800318a:	e046      	b.n	800321a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2202      	movs	r2, #2
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a16      	ldr	r2, [pc, #88]	; (8003224 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00e      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031d8:	d009      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a12      	ldr	r2, [pc, #72]	; (8003228 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d004      	beq.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a10      	ldr	r2, [pc, #64]	; (800322c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d10c      	bne.n	8003208 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	40012c00 	.word	0x40012c00
 8003228:	40000400 	.word	0x40000400
 800322c:	40000800 	.word	0x40000800

08003230 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr

08003242 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e042      	b.n	80032ec <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7fd fc76 	bl	8000b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2224      	movs	r2, #36	; 0x24
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003296:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 fdc5 	bl	8003e28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695a      	ldr	r2, [r3, #20]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2220      	movs	r2, #32
 80032d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2220      	movs	r2, #32
 80032e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3708      	adds	r7, #8
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08a      	sub	sp, #40	; 0x28
 80032f8:	af02      	add	r7, sp, #8
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	603b      	str	r3, [r7, #0]
 8003300:	4613      	mov	r3, r2
 8003302:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b20      	cmp	r3, #32
 8003312:	d16d      	bne.n	80033f0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d002      	beq.n	8003320 <HAL_UART_Transmit+0x2c>
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e066      	b.n	80033f2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2221      	movs	r2, #33	; 0x21
 800332e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003332:	f7fd fe3b 	bl	8000fac <HAL_GetTick>
 8003336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	88fa      	ldrh	r2, [r7, #6]
 800333c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	88fa      	ldrh	r2, [r7, #6]
 8003342:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800334c:	d108      	bne.n	8003360 <HAL_UART_Transmit+0x6c>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d104      	bne.n	8003360 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003356:	2300      	movs	r3, #0
 8003358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	61bb      	str	r3, [r7, #24]
 800335e:	e003      	b.n	8003368 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003364:	2300      	movs	r3, #0
 8003366:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003368:	e02a      	b.n	80033c0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2200      	movs	r2, #0
 8003372:	2180      	movs	r1, #128	; 0x80
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f000 fb14 	bl	80039a2 <UART_WaitOnFlagUntilTimeout>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e036      	b.n	80033f2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10b      	bne.n	80033a2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003398:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	3302      	adds	r3, #2
 800339e:	61bb      	str	r3, [r7, #24]
 80033a0:	e007      	b.n	80033b2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	781a      	ldrb	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	3301      	adds	r3, #1
 80033b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1cf      	bne.n	800336a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2200      	movs	r2, #0
 80033d2:	2140      	movs	r1, #64	; 0x40
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 fae4 	bl	80039a2 <UART_WaitOnFlagUntilTimeout>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e006      	b.n	80033f2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80033ec:	2300      	movs	r3, #0
 80033ee:	e000      	b.n	80033f2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80033f0:	2302      	movs	r3, #2
  }
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3720      	adds	r7, #32
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	4613      	mov	r3, r2
 8003406:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b20      	cmp	r3, #32
 8003412:	d112      	bne.n	800343a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <HAL_UART_Receive_IT+0x26>
 800341a:	88fb      	ldrh	r3, [r7, #6]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e00b      	b.n	800343c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800342a:	88fb      	ldrh	r3, [r7, #6]
 800342c:	461a      	mov	r2, r3
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 fb24 	bl	8003a7e <UART_Start_Receive_IT>
 8003436:	4603      	mov	r3, r0
 8003438:	e000      	b.n	800343c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800343a:	2302      	movs	r3, #2
  }
}
 800343c:	4618      	mov	r0, r3
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b0ba      	sub	sp, #232	; 0xe8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800346a:	2300      	movs	r3, #0
 800346c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003470:	2300      	movs	r3, #0
 8003472:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003482:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10f      	bne.n	80034aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800348a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d009      	beq.n	80034aa <HAL_UART_IRQHandler+0x66>
 8003496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fc01 	bl	8003caa <UART_Receive_IT>
      return;
 80034a8:	e25b      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80034aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 80de 	beq.w	8003670 <HAL_UART_IRQHandler+0x22c>
 80034b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d106      	bne.n	80034ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80d1 	beq.w	8003670 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_UART_IRQHandler+0xae>
 80034da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_UART_IRQHandler+0xd2>
 80034fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d005      	beq.n	8003516 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	f043 0202 	orr.w	r2, r3, #2
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_UART_IRQHandler+0xf6>
 8003522:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003532:	f043 0204 	orr.w	r2, r3, #4
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	2b00      	cmp	r3, #0
 8003544:	d011      	beq.n	800356a <HAL_UART_IRQHandler+0x126>
 8003546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d105      	bne.n	800355e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003562:	f043 0208 	orr.w	r2, r3, #8
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 81f2 	beq.w	8003958 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <HAL_UART_IRQHandler+0x14e>
 8003580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003584:	f003 0320 	and.w	r3, r3, #32
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 fb8c 	bl	8003caa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	bf14      	ite	ne
 80035a0:	2301      	movne	r3, #1
 80035a2:	2300      	moveq	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d103      	bne.n	80035be <HAL_UART_IRQHandler+0x17a>
 80035b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d04f      	beq.n	800365e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fa96 	bl	8003af0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d041      	beq.n	8003656 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	3314      	adds	r3, #20
 80035d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035e0:	e853 3f00 	ldrex	r3, [r3]
 80035e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80035e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3314      	adds	r3, #20
 80035fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80035fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003602:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003606:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800360a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800360e:	e841 2300 	strex	r3, r2, [r1]
 8003612:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003616:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1d9      	bne.n	80035d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d013      	beq.n	800364e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362a:	4a7e      	ldr	r2, [pc, #504]	; (8003824 <HAL_UART_IRQHandler+0x3e0>)
 800362c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe fa3a 	bl	8001aac <HAL_DMA_Abort_IT>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d016      	beq.n	800366c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003648:	4610      	mov	r0, r2
 800364a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800364c:	e00e      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f993 	bl	800397a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003654:	e00a      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f98f 	bl	800397a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365c:	e006      	b.n	800366c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f98b 	bl	800397a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800366a:	e175      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800366c:	bf00      	nop
    return;
 800366e:	e173      	b.n	8003958 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003674:	2b01      	cmp	r3, #1
 8003676:	f040 814f 	bne.w	8003918 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800367a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367e:	f003 0310 	and.w	r3, r3, #16
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 8148 	beq.w	8003918 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800368c:	f003 0310 	and.w	r3, r3, #16
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 8141 	beq.w	8003918 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	60bb      	str	r3, [r7, #8]
 80036aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 80b6 	beq.w	8003828 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 8145 	beq.w	800395c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036da:	429a      	cmp	r2, r3
 80036dc:	f080 813e 	bcs.w	800395c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b20      	cmp	r3, #32
 80036f0:	f000 8088 	beq.w	8003804 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	330c      	adds	r3, #12
 80036fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003702:	e853 3f00 	ldrex	r3, [r3]
 8003706:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800370a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800370e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003712:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	330c      	adds	r3, #12
 800371c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003720:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003724:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003728:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800372c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003730:	e841 2300 	strex	r3, r2, [r1]
 8003734:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003738:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1d9      	bne.n	80036f4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3314      	adds	r3, #20
 8003746:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003748:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800374a:	e853 3f00 	ldrex	r3, [r3]
 800374e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003750:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3314      	adds	r3, #20
 8003760:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003764:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003768:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800376c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003770:	e841 2300 	strex	r3, r2, [r1]
 8003774:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003776:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1e1      	bne.n	8003740 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3314      	adds	r3, #20
 8003782:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003784:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003786:	e853 3f00 	ldrex	r3, [r3]
 800378a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800378c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800378e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003792:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	3314      	adds	r3, #20
 800379c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80037a0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80037a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80037a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80037a8:	e841 2300 	strex	r3, r2, [r1]
 80037ac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80037ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e3      	bne.n	800377c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	330c      	adds	r3, #12
 80037c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037cc:	e853 3f00 	ldrex	r3, [r3]
 80037d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d4:	f023 0310 	bic.w	r3, r3, #16
 80037d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	330c      	adds	r3, #12
 80037e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80037e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80037e8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037ee:	e841 2300 	strex	r3, r2, [r1]
 80037f2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80037f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1e3      	bne.n	80037c2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe f919 	bl	8001a36 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003812:	b29b      	uxth	r3, r3
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	b29b      	uxth	r3, r3
 8003818:	4619      	mov	r1, r3
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 f8b6 	bl	800398c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003820:	e09c      	b.n	800395c <HAL_UART_IRQHandler+0x518>
 8003822:	bf00      	nop
 8003824:	08003bb5 	.word	0x08003bb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003830:	b29b      	uxth	r3, r3
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800383c:	b29b      	uxth	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 808e 	beq.w	8003960 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003844:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8089 	beq.w	8003960 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	330c      	adds	r3, #12
 8003854:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	e853 3f00 	ldrex	r3, [r3]
 800385c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800385e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003860:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003864:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	330c      	adds	r3, #12
 800386e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003872:	647a      	str	r2, [r7, #68]	; 0x44
 8003874:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003876:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003878:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800387a:	e841 2300 	strex	r3, r2, [r1]
 800387e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1e3      	bne.n	800384e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3314      	adds	r3, #20
 800388c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003890:	e853 3f00 	ldrex	r3, [r3]
 8003894:	623b      	str	r3, [r7, #32]
   return(result);
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	f023 0301 	bic.w	r3, r3, #1
 800389c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3314      	adds	r3, #20
 80038a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80038aa:	633a      	str	r2, [r7, #48]	; 0x30
 80038ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038b2:	e841 2300 	strex	r3, r2, [r1]
 80038b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80038b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1e3      	bne.n	8003886 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	330c      	adds	r3, #12
 80038d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	e853 3f00 	ldrex	r3, [r3]
 80038da:	60fb      	str	r3, [r7, #12]
   return(result);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f023 0310 	bic.w	r3, r3, #16
 80038e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	330c      	adds	r3, #12
 80038ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80038f0:	61fa      	str	r2, [r7, #28]
 80038f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f4:	69b9      	ldr	r1, [r7, #24]
 80038f6:	69fa      	ldr	r2, [r7, #28]
 80038f8:	e841 2300 	strex	r3, r2, [r1]
 80038fc:	617b      	str	r3, [r7, #20]
   return(result);
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1e3      	bne.n	80038cc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800390a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800390e:	4619      	mov	r1, r3
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 f83b 	bl	800398c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003916:	e023      	b.n	8003960 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800391c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003920:	2b00      	cmp	r3, #0
 8003922:	d009      	beq.n	8003938 <HAL_UART_IRQHandler+0x4f4>
 8003924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 f953 	bl	8003bdc <UART_Transmit_IT>
    return;
 8003936:	e014      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800393c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00e      	beq.n	8003962 <HAL_UART_IRQHandler+0x51e>
 8003944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f992 	bl	8003c7a <UART_EndTransmit_IT>
    return;
 8003956:	e004      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
    return;
 8003958:	bf00      	nop
 800395a:	e002      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
      return;
 800395c:	bf00      	nop
 800395e:	e000      	b.n	8003962 <HAL_UART_IRQHandler+0x51e>
      return;
 8003960:	bf00      	nop
  }
}
 8003962:	37e8      	adds	r7, #232	; 0xe8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr

0800397a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr

0800398c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	460b      	mov	r3, r1
 8003996:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	bc80      	pop	{r7}
 80039a0:	4770      	bx	lr

080039a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b090      	sub	sp, #64	; 0x40
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	4613      	mov	r3, r2
 80039b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039b2:	e050      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ba:	d04c      	beq.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d007      	beq.n	80039d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80039c2:	f7fd faf3 	bl	8000fac <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d241      	bcs.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	330c      	adds	r3, #12
 80039d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039dc:	e853 3f00 	ldrex	r3, [r3]
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80039e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	330c      	adds	r3, #12
 80039f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039f2:	637a      	str	r2, [r7, #52]	; 0x34
 80039f4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039fa:	e841 2300 	strex	r3, r2, [r1]
 80039fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1e5      	bne.n	80039d2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	3314      	adds	r3, #20
 8003a0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	e853 3f00 	ldrex	r3, [r3]
 8003a14:	613b      	str	r3, [r7, #16]
   return(result);
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	f023 0301 	bic.w	r3, r3, #1
 8003a1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	3314      	adds	r3, #20
 8003a24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a26:	623a      	str	r2, [r7, #32]
 8003a28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a2a:	69f9      	ldr	r1, [r7, #28]
 8003a2c:	6a3a      	ldr	r2, [r7, #32]
 8003a2e:	e841 2300 	strex	r3, r2, [r1]
 8003a32:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d1e5      	bne.n	8003a06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e00f      	b.n	8003a76 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	bf0c      	ite	eq
 8003a66:	2301      	moveq	r3, #1
 8003a68:	2300      	movne	r3, #0
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d09f      	beq.n	80039b4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3740      	adds	r7, #64	; 0x40
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b085      	sub	sp, #20
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	88fa      	ldrh	r2, [r7, #6]
 8003a96:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	88fa      	ldrh	r2, [r7, #6]
 8003a9c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2222      	movs	r2, #34	; 0x22
 8003aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d007      	beq.n	8003ac4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68da      	ldr	r2, [r3, #12]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ac2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695a      	ldr	r2, [r3, #20]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0201 	orr.w	r2, r2, #1
 8003ad2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f042 0220 	orr.w	r2, r2, #32
 8003ae2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3714      	adds	r7, #20
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr

08003af0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b095      	sub	sp, #84	; 0x54
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	330c      	adds	r3, #12
 8003afe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b02:	e853 3f00 	ldrex	r3, [r3]
 8003b06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	330c      	adds	r3, #12
 8003b16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b18:	643a      	str	r2, [r7, #64]	; 0x40
 8003b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b20:	e841 2300 	strex	r3, r2, [r1]
 8003b24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d1e5      	bne.n	8003af8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3314      	adds	r3, #20
 8003b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	e853 3f00 	ldrex	r3, [r3]
 8003b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f023 0301 	bic.w	r3, r3, #1
 8003b42:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3314      	adds	r3, #20
 8003b4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b54:	e841 2300 	strex	r3, r2, [r1]
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1e5      	bne.n	8003b2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d119      	bne.n	8003b9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	330c      	adds	r3, #12
 8003b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	e853 3f00 	ldrex	r3, [r3]
 8003b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	f023 0310 	bic.w	r3, r3, #16
 8003b7e:	647b      	str	r3, [r7, #68]	; 0x44
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	330c      	adds	r3, #12
 8003b86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b88:	61ba      	str	r2, [r7, #24]
 8003b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	6979      	ldr	r1, [r7, #20]
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	e841 2300 	strex	r3, r2, [r1]
 8003b94:	613b      	str	r3, [r7, #16]
   return(result);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e5      	bne.n	8003b68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003baa:	bf00      	nop
 8003bac:	3754      	adds	r7, #84	; 0x54
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr

08003bb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f7ff fed3 	bl	800397a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bd4:	bf00      	nop
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b21      	cmp	r3, #33	; 0x21
 8003bee:	d13e      	bne.n	8003c6e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf8:	d114      	bne.n	8003c24 <UART_Transmit_IT+0x48>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d110      	bne.n	8003c24 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a1b      	ldr	r3, [r3, #32]
 8003c06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c16:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	1c9a      	adds	r2, r3, #2
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	621a      	str	r2, [r3, #32]
 8003c22:	e008      	b.n	8003c36 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	1c59      	adds	r1, r3, #1
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6211      	str	r1, [r2, #32]
 8003c2e:	781a      	ldrb	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	4619      	mov	r1, r3
 8003c44:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10f      	bne.n	8003c6a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68da      	ldr	r2, [r3, #12]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c58:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c68:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e000      	b.n	8003c70 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c6e:	2302      	movs	r3, #2
  }
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3714      	adds	r7, #20
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bc80      	pop	{r7}
 8003c78:	4770      	bx	lr

08003c7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b082      	sub	sp, #8
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2220      	movs	r2, #32
 8003c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7ff fe64 	bl	8003968 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b08c      	sub	sp, #48	; 0x30
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b22      	cmp	r3, #34	; 0x22
 8003cbc:	f040 80ae 	bne.w	8003e1c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cc8:	d117      	bne.n	8003cfa <UART_Receive_IT+0x50>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d113      	bne.n	8003cfa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf2:	1c9a      	adds	r2, r3, #2
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	629a      	str	r2, [r3, #40]	; 0x28
 8003cf8:	e026      	b.n	8003d48 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d00:	2300      	movs	r3, #0
 8003d02:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d0c:	d007      	beq.n	8003d1e <UART_Receive_IT+0x74>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10a      	bne.n	8003d2c <UART_Receive_IT+0x82>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d106      	bne.n	8003d2c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d28:	701a      	strb	r2, [r3, #0]
 8003d2a:	e008      	b.n	8003d3e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d3c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d42:	1c5a      	adds	r2, r3, #1
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	4619      	mov	r1, r3
 8003d56:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d15d      	bne.n	8003e18 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 0220 	bic.w	r2, r2, #32
 8003d6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0201 	bic.w	r2, r2, #1
 8003d8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d135      	bne.n	8003e0e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	330c      	adds	r3, #12
 8003dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	e853 3f00 	ldrex	r3, [r3]
 8003db6:	613b      	str	r3, [r7, #16]
   return(result);
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f023 0310 	bic.w	r3, r3, #16
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	330c      	adds	r3, #12
 8003dc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc8:	623a      	str	r2, [r7, #32]
 8003dca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dcc:	69f9      	ldr	r1, [r7, #28]
 8003dce:	6a3a      	ldr	r2, [r7, #32]
 8003dd0:	e841 2300 	strex	r3, r2, [r1]
 8003dd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e5      	bne.n	8003da8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0310 	and.w	r3, r3, #16
 8003de6:	2b10      	cmp	r3, #16
 8003de8:	d10a      	bne.n	8003e00 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	60fb      	str	r3, [r7, #12]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e04:	4619      	mov	r1, r3
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff fdc0 	bl	800398c <HAL_UARTEx_RxEventCallback>
 8003e0c:	e002      	b.n	8003e14 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f005 f99a 	bl	8009148 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	e002      	b.n	8003e1e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	e000      	b.n	8003e1e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003e1c:	2302      	movs	r3, #2
  }
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3730      	adds	r7, #48	; 0x30
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
	...

08003e28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	430a      	orrs	r2, r1
 8003e44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e62:	f023 030c 	bic.w	r3, r3, #12
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	68b9      	ldr	r1, [r7, #8]
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699a      	ldr	r2, [r3, #24]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a2c      	ldr	r2, [pc, #176]	; (8003f3c <UART_SetConfig+0x114>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d103      	bne.n	8003e98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e90:	f7fe fc14 	bl	80026bc <HAL_RCC_GetPCLK2Freq>
 8003e94:	60f8      	str	r0, [r7, #12]
 8003e96:	e002      	b.n	8003e9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003e98:	f7fe fbfc 	bl	8002694 <HAL_RCC_GetPCLK1Freq>
 8003e9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	009a      	lsls	r2, r3, #2
 8003ea8:	441a      	add	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb4:	4a22      	ldr	r2, [pc, #136]	; (8003f40 <UART_SetConfig+0x118>)
 8003eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eba:	095b      	lsrs	r3, r3, #5
 8003ebc:	0119      	lsls	r1, r3, #4
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	009a      	lsls	r2, r3, #2
 8003ec8:	441a      	add	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ed4:	4b1a      	ldr	r3, [pc, #104]	; (8003f40 <UART_SetConfig+0x118>)
 8003ed6:	fba3 0302 	umull	r0, r3, r3, r2
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	2064      	movs	r0, #100	; 0x64
 8003ede:	fb00 f303 	mul.w	r3, r0, r3
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	011b      	lsls	r3, r3, #4
 8003ee6:	3332      	adds	r3, #50	; 0x32
 8003ee8:	4a15      	ldr	r2, [pc, #84]	; (8003f40 <UART_SetConfig+0x118>)
 8003eea:	fba2 2303 	umull	r2, r3, r2, r3
 8003eee:	095b      	lsrs	r3, r3, #5
 8003ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ef4:	4419      	add	r1, r3
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4413      	add	r3, r2
 8003efe:	009a      	lsls	r2, r3, #2
 8003f00:	441a      	add	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <UART_SetConfig+0x118>)
 8003f0e:	fba3 0302 	umull	r0, r3, r3, r2
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	2064      	movs	r0, #100	; 0x64
 8003f16:	fb00 f303 	mul.w	r3, r0, r3
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	3332      	adds	r3, #50	; 0x32
 8003f20:	4a07      	ldr	r2, [pc, #28]	; (8003f40 <UART_SetConfig+0x118>)
 8003f22:	fba2 2303 	umull	r2, r3, r2, r3
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	f003 020f 	and.w	r2, r3, #15
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	440a      	add	r2, r1
 8003f32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f34:	bf00      	nop
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40013800 	.word	0x40013800
 8003f40:	51eb851f 	.word	0x51eb851f

08003f44 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003f52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f56:	2b84      	cmp	r3, #132	; 0x84
 8003f58:	d005      	beq.n	8003f66 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003f5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4413      	add	r3, r2
 8003f62:	3303      	adds	r3, #3
 8003f64:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003f66:	68fb      	ldr	r3, [r7, #12]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3714      	adds	r7, #20
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bc80      	pop	{r7}
 8003f70:	4770      	bx	lr

08003f72 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003f76:	f001 f8bb 	bl	80050f0 <vTaskStartScheduler>
  
  return osOK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f82:	b089      	sub	sp, #36	; 0x24
 8003f84:	af04      	add	r7, sp, #16
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d020      	beq.n	8003fd4 <osThreadCreate+0x54>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d01c      	beq.n	8003fd4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685c      	ldr	r4, [r3, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681d      	ldr	r5, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691e      	ldr	r6, [r3, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff ffc9 	bl	8003f44 <makeFreeRtosPriority>
 8003fb2:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fbc:	9202      	str	r2, [sp, #8]
 8003fbe:	9301      	str	r3, [sp, #4]
 8003fc0:	9100      	str	r1, [sp, #0]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	4632      	mov	r2, r6
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f000 febb 	bl	8004d44 <xTaskCreateStatic>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	e01c      	b.n	800400e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685c      	ldr	r4, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fe0:	b29e      	uxth	r6, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff ffab 	bl	8003f44 <makeFreeRtosPriority>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	f107 030c 	add.w	r3, r7, #12
 8003ff4:	9301      	str	r3, [sp, #4]
 8003ff6:	9200      	str	r2, [sp, #0]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	4632      	mov	r2, r6
 8003ffc:	4629      	mov	r1, r5
 8003ffe:	4620      	mov	r0, r4
 8004000:	f000 fefc 	bl	8004dfc <xTaskCreate>
 8004004:	4603      	mov	r3, r0
 8004006:	2b01      	cmp	r3, #1
 8004008:	d001      	beq.n	800400e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800400a:	2300      	movs	r3, #0
 800400c:	e000      	b.n	8004010 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800400e:	68fb      	ldr	r3, [r7, #12]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3714      	adds	r7, #20
 8004014:	46bd      	mov	sp, r7
 8004016:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004018 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004018:	b590      	push	{r4, r7, lr}
 800401a:	b085      	sub	sp, #20
 800401c:	af02      	add	r7, sp, #8
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d011      	beq.n	800404e <osMessageCreate+0x36>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00d      	beq.n	800404e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6859      	ldr	r1, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	2400      	movs	r4, #0
 8004044:	9400      	str	r4, [sp, #0]
 8004046:	f000 fabb 	bl	80045c0 <xQueueGenericCreateStatic>
 800404a:	4603      	mov	r3, r0
 800404c:	e008      	b.n	8004060 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6818      	ldr	r0, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	4619      	mov	r1, r3
 800405a:	f000 fb28 	bl	80046ae <xQueueGenericCreate>
 800405e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004060:	4618      	mov	r0, r3
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	bd90      	pop	{r4, r7, pc}

08004068 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 800406e:	201c      	movs	r0, #28
 8004070:	f001 ffce 	bl	8006010 <pvPortMalloc>
 8004074:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3304      	adds	r3, #4
 8004086:	4618      	mov	r0, r3
 8004088:	f000 f982 	bl	8004390 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8004092:	687b      	ldr	r3, [r7, #4]
	}
 8004094:	4618      	mov	r0, r3
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b090      	sub	sp, #64	; 0x40
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80040b2:	2300      	movs	r3, #0
 80040b4:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10a      	bne.n	80040d2 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80040bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80040ce:	bf00      	nop
 80040d0:	e7fe      	b.n	80040d0 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <xEventGroupWaitBits+0x56>
	__asm volatile
 80040dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e0:	f383 8811 	msr	BASEPRI, r3
 80040e4:	f3bf 8f6f 	isb	sy
 80040e8:	f3bf 8f4f 	dsb	sy
 80040ec:	61fb      	str	r3, [r7, #28]
}
 80040ee:	bf00      	nop
 80040f0:	e7fe      	b.n	80040f0 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10a      	bne.n	800410e <xEventGroupWaitBits+0x72>
	__asm volatile
 80040f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fc:	f383 8811 	msr	BASEPRI, r3
 8004100:	f3bf 8f6f 	isb	sy
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	61bb      	str	r3, [r7, #24]
}
 800410a:	bf00      	nop
 800410c:	e7fe      	b.n	800410c <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800410e:	f001 fca9 	bl	8005a64 <xTaskGetSchedulerState>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d102      	bne.n	800411e <xEventGroupWaitBits+0x82>
 8004118:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <xEventGroupWaitBits+0x86>
 800411e:	2301      	movs	r3, #1
 8004120:	e000      	b.n	8004124 <xEventGroupWaitBits+0x88>
 8004122:	2300      	movs	r3, #0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10a      	bne.n	800413e <xEventGroupWaitBits+0xa2>
	__asm volatile
 8004128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	617b      	str	r3, [r7, #20]
}
 800413a:	bf00      	nop
 800413c:	e7fe      	b.n	800413c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800413e:	f001 f841 	bl	80051c4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	68b9      	ldr	r1, [r7, #8]
 800414c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800414e:	f000 f8fe 	bl	800434e <prvTestWaitCondition>
 8004152:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8004154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00e      	beq.n	8004178 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800415a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800415c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800415e:	2300      	movs	r3, #0
 8004160:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d028      	beq.n	80041ba <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	43db      	mvns	r3, r3
 8004170:	401a      	ands	r2, r3
 8004172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	e020      	b.n	80041ba <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8004178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800417a:	2b00      	cmp	r3, #0
 800417c:	d104      	bne.n	8004188 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800417e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004180:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8004182:	2301      	movs	r3, #1
 8004184:	633b      	str	r3, [r7, #48]	; 0x30
 8004186:	e018      	b.n	80041ba <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800418e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004190:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004194:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800419c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800419e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041a2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80041a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a6:	1d18      	adds	r0, r3, #4
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ac:	4313      	orrs	r3, r2
 80041ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041b0:	4619      	mov	r1, r3
 80041b2:	f001 f9f5 	bl	80055a0 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80041b6:	2300      	movs	r3, #0
 80041b8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80041ba:	f001 f811 	bl	80051e0 <xTaskResumeAll>
 80041be:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80041c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d031      	beq.n	800422a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80041c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d107      	bne.n	80041dc <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80041cc:	4b19      	ldr	r3, [pc, #100]	; (8004234 <xEventGroupWaitBits+0x198>)
 80041ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	f3bf 8f4f 	dsb	sy
 80041d8:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80041dc:	f001 fce6 	bl	8005bac <uxTaskResetEventItemValue>
 80041e0:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80041e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d11a      	bne.n	8004222 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80041ec:	f001 fe4e 	bl	8005e8c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80041f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80041fc:	f000 f8a7 	bl	800434e <prvTestWaitCondition>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d009      	beq.n	800421a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d006      	beq.n	800421a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800420c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	43db      	mvns	r3, r3
 8004214:	401a      	ands	r2, r3
 8004216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004218:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800421a:	2301      	movs	r3, #1
 800421c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800421e:	f001 fe65 	bl	8005eec <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004222:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004224:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004228:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800422a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800422c:	4618      	mov	r0, r3
 800422e:	3740      	adds	r7, #64	; 0x40
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	e000ed04 	.word	0xe000ed04

08004238 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08e      	sub	sp, #56	; 0x38
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8004242:	2300      	movs	r3, #0
 8004244:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800424a:	2300      	movs	r3, #0
 800424c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10a      	bne.n	800426a <xEventGroupSetBits+0x32>
	__asm volatile
 8004254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004258:	f383 8811 	msr	BASEPRI, r3
 800425c:	f3bf 8f6f 	isb	sy
 8004260:	f3bf 8f4f 	dsb	sy
 8004264:	613b      	str	r3, [r7, #16]
}
 8004266:	bf00      	nop
 8004268:	e7fe      	b.n	8004268 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00a      	beq.n	800428a <xEventGroupSetBits+0x52>
	__asm volatile
 8004274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004278:	f383 8811 	msr	BASEPRI, r3
 800427c:	f3bf 8f6f 	isb	sy
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	60fb      	str	r3, [r7, #12]
}
 8004286:	bf00      	nop
 8004288:	e7fe      	b.n	8004288 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800428a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800428c:	3304      	adds	r3, #4
 800428e:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004292:	3308      	adds	r3, #8
 8004294:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8004296:	f000 ff95 	bl	80051c4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80042a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	431a      	orrs	r2, r3
 80042a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042aa:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80042ac:	e03c      	b.n	8004328 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80042ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80042b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80042ba:	2300      	movs	r3, #0
 80042bc:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80042c4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80042cc:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d108      	bne.n	80042ea <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80042d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	4013      	ands	r3, r2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00b      	beq.n	80042fc <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042e8:	e008      	b.n	80042fc <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80042ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	4013      	ands	r3, r2
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d101      	bne.n	80042fc <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80042f8:	2301      	movs	r3, #1
 80042fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80042fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d010      	beq.n	8004324 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d003      	beq.n	8004314 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800430c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	4313      	orrs	r3, r2
 8004312:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800431c:	4619      	mov	r1, r3
 800431e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004320:	f001 f9dc 	bl	80056dc <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8004328:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	429a      	cmp	r2, r3
 800432e:	d1be      	bne.n	80042ae <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004336:	43db      	mvns	r3, r3
 8004338:	401a      	ands	r2, r3
 800433a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800433e:	f000 ff4f 	bl	80051e0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004344:	681b      	ldr	r3, [r3, #0]
}
 8004346:	4618      	mov	r0, r3
 8004348:	3738      	adds	r7, #56	; 0x38
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800434e:	b480      	push	{r7}
 8004350:	b087      	sub	sp, #28
 8004352:	af00      	add	r7, sp, #0
 8004354:	60f8      	str	r0, [r7, #12]
 8004356:	60b9      	str	r1, [r7, #8]
 8004358:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800435a:	2300      	movs	r3, #0
 800435c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d107      	bne.n	8004374 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	4013      	ands	r3, r2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00a      	beq.n	8004384 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800436e:	2301      	movs	r3, #1
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	e007      	b.n	8004384 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004374:	68fa      	ldr	r2, [r7, #12]
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	4013      	ands	r3, r2
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	429a      	cmp	r2, r3
 800437e:	d101      	bne.n	8004384 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004380:	2301      	movs	r3, #1
 8004382:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8004384:	697b      	ldr	r3, [r7, #20]
}
 8004386:	4618      	mov	r0, r3
 8004388:	371c      	adds	r7, #28
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr

08004390 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f103 0208 	add.w	r2, r3, #8
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f04f 32ff 	mov.w	r2, #4294967295
 80043a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f103 0208 	add.w	r2, r3, #8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f103 0208 	add.w	r2, r3, #8
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr

080043ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr

080043e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043e6:	b480      	push	{r7}
 80043e8:	b085      	sub	sp, #20
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
 80043ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	601a      	str	r2, [r3, #0]
}
 8004422:	bf00      	nop
 8004424:	3714      	adds	r7, #20
 8004426:	46bd      	mov	sp, r7
 8004428:	bc80      	pop	{r7}
 800442a:	4770      	bx	lr

0800442c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004442:	d103      	bne.n	800444c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	60fb      	str	r3, [r7, #12]
 800444a:	e00c      	b.n	8004466 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3308      	adds	r3, #8
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	e002      	b.n	800445a <vListInsert+0x2e>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	429a      	cmp	r2, r3
 8004464:	d2f6      	bcs.n	8004454 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	683a      	ldr	r2, [r7, #0]
 8004474:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	1c5a      	adds	r2, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	601a      	str	r2, [r3, #0]
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr

0800449c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6892      	ldr	r2, [r2, #8]
 80044b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6852      	ldr	r2, [r2, #4]
 80044bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d103      	bne.n	80044d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	1e5a      	subs	r2, r3, #1
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr
	...

080044f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10a      	bne.n	800451a <xQueueGenericReset+0x2a>
	__asm volatile
 8004504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004508:	f383 8811 	msr	BASEPRI, r3
 800450c:	f3bf 8f6f 	isb	sy
 8004510:	f3bf 8f4f 	dsb	sy
 8004514:	60bb      	str	r3, [r7, #8]
}
 8004516:	bf00      	nop
 8004518:	e7fe      	b.n	8004518 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800451a:	f001 fcb7 	bl	8005e8c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004526:	68f9      	ldr	r1, [r7, #12]
 8004528:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800452a:	fb01 f303 	mul.w	r3, r1, r3
 800452e:	441a      	add	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800454a:	3b01      	subs	r3, #1
 800454c:	68f9      	ldr	r1, [r7, #12]
 800454e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004550:	fb01 f303 	mul.w	r3, r1, r3
 8004554:	441a      	add	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	22ff      	movs	r2, #255	; 0xff
 800455e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	22ff      	movs	r2, #255	; 0xff
 8004566:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d114      	bne.n	800459a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01a      	beq.n	80045ae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	3310      	adds	r3, #16
 800457c:	4618      	mov	r0, r3
 800457e:	f001 f84b 	bl	8005618 <xTaskRemoveFromEventList>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d012      	beq.n	80045ae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004588:	4b0c      	ldr	r3, [pc, #48]	; (80045bc <xQueueGenericReset+0xcc>)
 800458a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	f3bf 8f6f 	isb	sy
 8004598:	e009      	b.n	80045ae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	3310      	adds	r3, #16
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff fef6 	bl	8004390 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	3324      	adds	r3, #36	; 0x24
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff fef1 	bl	8004390 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80045ae:	f001 fc9d 	bl	8005eec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80045b2:	2301      	movs	r3, #1
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	e000ed04 	.word	0xe000ed04

080045c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08e      	sub	sp, #56	; 0x38
 80045c4:	af02      	add	r7, sp, #8
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045e6:	bf00      	nop
 80045e8:	e7fe      	b.n	80045e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10a      	bne.n	8004606 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004602:	bf00      	nop
 8004604:	e7fe      	b.n	8004604 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d002      	beq.n	8004612 <xQueueGenericCreateStatic+0x52>
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <xQueueGenericCreateStatic+0x56>
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <xQueueGenericCreateStatic+0x58>
 8004616:	2300      	movs	r3, #0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10a      	bne.n	8004632 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	623b      	str	r3, [r7, #32]
}
 800462e:	bf00      	nop
 8004630:	e7fe      	b.n	8004630 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d102      	bne.n	800463e <xQueueGenericCreateStatic+0x7e>
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <xQueueGenericCreateStatic+0x82>
 800463e:	2301      	movs	r3, #1
 8004640:	e000      	b.n	8004644 <xQueueGenericCreateStatic+0x84>
 8004642:	2300      	movs	r3, #0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10a      	bne.n	800465e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464c:	f383 8811 	msr	BASEPRI, r3
 8004650:	f3bf 8f6f 	isb	sy
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	61fb      	str	r3, [r7, #28]
}
 800465a:	bf00      	nop
 800465c:	e7fe      	b.n	800465c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800465e:	2348      	movs	r3, #72	; 0x48
 8004660:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	2b48      	cmp	r3, #72	; 0x48
 8004666:	d00a      	beq.n	800467e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466c:	f383 8811 	msr	BASEPRI, r3
 8004670:	f3bf 8f6f 	isb	sy
 8004674:	f3bf 8f4f 	dsb	sy
 8004678:	61bb      	str	r3, [r7, #24]
}
 800467a:	bf00      	nop
 800467c:	e7fe      	b.n	800467c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00d      	beq.n	80046a4 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004690:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004696:	9300      	str	r3, [sp, #0]
 8004698:	4613      	mov	r3, r2
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	68b9      	ldr	r1, [r7, #8]
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 f843 	bl	800472a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80046a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3730      	adds	r7, #48	; 0x30
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b08a      	sub	sp, #40	; 0x28
 80046b2:	af02      	add	r7, sp, #8
 80046b4:	60f8      	str	r0, [r7, #12]
 80046b6:	60b9      	str	r1, [r7, #8]
 80046b8:	4613      	mov	r3, r2
 80046ba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10a      	bne.n	80046d8 <xQueueGenericCreate+0x2a>
	__asm volatile
 80046c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c6:	f383 8811 	msr	BASEPRI, r3
 80046ca:	f3bf 8f6f 	isb	sy
 80046ce:	f3bf 8f4f 	dsb	sy
 80046d2:	613b      	str	r3, [r7, #16]
}
 80046d4:	bf00      	nop
 80046d6:	e7fe      	b.n	80046d6 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d102      	bne.n	80046e4 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80046de:	2300      	movs	r3, #0
 80046e0:	61fb      	str	r3, [r7, #28]
 80046e2:	e004      	b.n	80046ee <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	fb02 f303 	mul.w	r3, r2, r3
 80046ec:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	3348      	adds	r3, #72	; 0x48
 80046f2:	4618      	mov	r0, r3
 80046f4:	f001 fc8c 	bl	8006010 <pvPortMalloc>
 80046f8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00f      	beq.n	8004720 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	3348      	adds	r3, #72	; 0x48
 8004704:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800470e:	79fa      	ldrb	r2, [r7, #7]
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	4613      	mov	r3, r2
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	68b9      	ldr	r1, [r7, #8]
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 f805 	bl	800472a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004720:	69bb      	ldr	r3, [r7, #24]
	}
 8004722:	4618      	mov	r0, r3
 8004724:	3720      	adds	r7, #32
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b084      	sub	sp, #16
 800472e:	af00      	add	r7, sp, #0
 8004730:	60f8      	str	r0, [r7, #12]
 8004732:	60b9      	str	r1, [r7, #8]
 8004734:	607a      	str	r2, [r7, #4]
 8004736:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d103      	bne.n	8004746 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	e002      	b.n	800474c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004758:	2101      	movs	r1, #1
 800475a:	69b8      	ldr	r0, [r7, #24]
 800475c:	f7ff fec8 	bl	80044f0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004760:	bf00      	nop
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08e      	sub	sp, #56	; 0x38
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004776:	2300      	movs	r3, #0
 8004778:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800477e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10a      	bne.n	800479a <xQueueGenericSend+0x32>
	__asm volatile
 8004784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004796:	bf00      	nop
 8004798:	e7fe      	b.n	8004798 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d103      	bne.n	80047a8 <xQueueGenericSend+0x40>
 80047a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <xQueueGenericSend+0x44>
 80047a8:	2301      	movs	r3, #1
 80047aa:	e000      	b.n	80047ae <xQueueGenericSend+0x46>
 80047ac:	2300      	movs	r3, #0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10a      	bne.n	80047c8 <xQueueGenericSend+0x60>
	__asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80047c4:	bf00      	nop
 80047c6:	e7fe      	b.n	80047c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d103      	bne.n	80047d6 <xQueueGenericSend+0x6e>
 80047ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <xQueueGenericSend+0x72>
 80047d6:	2301      	movs	r3, #1
 80047d8:	e000      	b.n	80047dc <xQueueGenericSend+0x74>
 80047da:	2300      	movs	r3, #0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10a      	bne.n	80047f6 <xQueueGenericSend+0x8e>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	623b      	str	r3, [r7, #32]
}
 80047f2:	bf00      	nop
 80047f4:	e7fe      	b.n	80047f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047f6:	f001 f935 	bl	8005a64 <xTaskGetSchedulerState>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d102      	bne.n	8004806 <xQueueGenericSend+0x9e>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <xQueueGenericSend+0xa2>
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <xQueueGenericSend+0xa4>
 800480a:	2300      	movs	r3, #0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10a      	bne.n	8004826 <xQueueGenericSend+0xbe>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	61fb      	str	r3, [r7, #28]
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004826:	f001 fb31 	bl	8005e8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800482a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800482e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004832:	429a      	cmp	r2, r3
 8004834:	d302      	bcc.n	800483c <xQueueGenericSend+0xd4>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b02      	cmp	r3, #2
 800483a:	d129      	bne.n	8004890 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	68b9      	ldr	r1, [r7, #8]
 8004840:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004842:	f000 f96f 	bl	8004b24 <prvCopyDataToQueue>
 8004846:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	2b00      	cmp	r3, #0
 800484e:	d010      	beq.n	8004872 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004852:	3324      	adds	r3, #36	; 0x24
 8004854:	4618      	mov	r0, r3
 8004856:	f000 fedf 	bl	8005618 <xTaskRemoveFromEventList>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d013      	beq.n	8004888 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004860:	4b3f      	ldr	r3, [pc, #252]	; (8004960 <xQueueGenericSend+0x1f8>)
 8004862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	f3bf 8f6f 	isb	sy
 8004870:	e00a      	b.n	8004888 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004874:	2b00      	cmp	r3, #0
 8004876:	d007      	beq.n	8004888 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004878:	4b39      	ldr	r3, [pc, #228]	; (8004960 <xQueueGenericSend+0x1f8>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004888:	f001 fb30 	bl	8005eec <vPortExitCritical>
				return pdPASS;
 800488c:	2301      	movs	r3, #1
 800488e:	e063      	b.n	8004958 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d103      	bne.n	800489e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004896:	f001 fb29 	bl	8005eec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800489a:	2300      	movs	r3, #0
 800489c:	e05c      	b.n	8004958 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800489e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d106      	bne.n	80048b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048a4:	f107 0314 	add.w	r3, r7, #20
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 ff79 	bl	80057a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048ae:	2301      	movs	r3, #1
 80048b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048b2:	f001 fb1b 	bl	8005eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048b6:	f000 fc85 	bl	80051c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048ba:	f001 fae7 	bl	8005e8c <vPortEnterCritical>
 80048be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048c4:	b25b      	sxtb	r3, r3
 80048c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ca:	d103      	bne.n	80048d4 <xQueueGenericSend+0x16c>
 80048cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048da:	b25b      	sxtb	r3, r3
 80048dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e0:	d103      	bne.n	80048ea <xQueueGenericSend+0x182>
 80048e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048ea:	f001 faff 	bl	8005eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048ee:	1d3a      	adds	r2, r7, #4
 80048f0:	f107 0314 	add.w	r3, r7, #20
 80048f4:	4611      	mov	r1, r2
 80048f6:	4618      	mov	r0, r3
 80048f8:	f000 ff68 	bl	80057cc <xTaskCheckForTimeOut>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d124      	bne.n	800494c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004902:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004904:	f000 fa06 	bl	8004d14 <prvIsQueueFull>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d018      	beq.n	8004940 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800490e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004910:	3310      	adds	r3, #16
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	4611      	mov	r1, r2
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fe1e 	bl	8005558 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800491c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800491e:	f000 f991 	bl	8004c44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004922:	f000 fc5d 	bl	80051e0 <xTaskResumeAll>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	f47f af7c 	bne.w	8004826 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800492e:	4b0c      	ldr	r3, [pc, #48]	; (8004960 <xQueueGenericSend+0x1f8>)
 8004930:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	f3bf 8f4f 	dsb	sy
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	e772      	b.n	8004826 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004940:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004942:	f000 f97f 	bl	8004c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004946:	f000 fc4b 	bl	80051e0 <xTaskResumeAll>
 800494a:	e76c      	b.n	8004826 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800494c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800494e:	f000 f979 	bl	8004c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004952:	f000 fc45 	bl	80051e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004956:	2300      	movs	r3, #0
		}
	}
}
 8004958:	4618      	mov	r0, r3
 800495a:	3738      	adds	r7, #56	; 0x38
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	e000ed04 	.word	0xe000ed04

08004964 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b08c      	sub	sp, #48	; 0x30
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004970:	2300      	movs	r3, #0
 8004972:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10a      	bne.n	8004994 <xQueueReceive+0x30>
	__asm volatile
 800497e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	623b      	str	r3, [r7, #32]
}
 8004990:	bf00      	nop
 8004992:	e7fe      	b.n	8004992 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d103      	bne.n	80049a2 <xQueueReceive+0x3e>
 800499a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <xQueueReceive+0x42>
 80049a2:	2301      	movs	r3, #1
 80049a4:	e000      	b.n	80049a8 <xQueueReceive+0x44>
 80049a6:	2300      	movs	r3, #0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10a      	bne.n	80049c2 <xQueueReceive+0x5e>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	61fb      	str	r3, [r7, #28]
}
 80049be:	bf00      	nop
 80049c0:	e7fe      	b.n	80049c0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049c2:	f001 f84f 	bl	8005a64 <xTaskGetSchedulerState>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d102      	bne.n	80049d2 <xQueueReceive+0x6e>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <xQueueReceive+0x72>
 80049d2:	2301      	movs	r3, #1
 80049d4:	e000      	b.n	80049d8 <xQueueReceive+0x74>
 80049d6:	2300      	movs	r3, #0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10a      	bne.n	80049f2 <xQueueReceive+0x8e>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	61bb      	str	r3, [r7, #24]
}
 80049ee:	bf00      	nop
 80049f0:	e7fe      	b.n	80049f0 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80049f2:	f001 fa4b 	bl	8005e8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d01f      	beq.n	8004a42 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a02:	68b9      	ldr	r1, [r7, #8]
 8004a04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a06:	f000 f8f7 	bl	8004bf8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	1e5a      	subs	r2, r3, #1
 8004a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a10:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00f      	beq.n	8004a3a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1c:	3310      	adds	r3, #16
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f000 fdfa 	bl	8005618 <xTaskRemoveFromEventList>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d007      	beq.n	8004a3a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a2a:	4b3d      	ldr	r3, [pc, #244]	; (8004b20 <xQueueReceive+0x1bc>)
 8004a2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a30:	601a      	str	r2, [r3, #0]
 8004a32:	f3bf 8f4f 	dsb	sy
 8004a36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a3a:	f001 fa57 	bl	8005eec <vPortExitCritical>
				return pdPASS;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e069      	b.n	8004b16 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d103      	bne.n	8004a50 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a48:	f001 fa50 	bl	8005eec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e062      	b.n	8004b16 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d106      	bne.n	8004a64 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a56:	f107 0310 	add.w	r3, r7, #16
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f000 fea0 	bl	80057a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a60:	2301      	movs	r3, #1
 8004a62:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a64:	f001 fa42 	bl	8005eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a68:	f000 fbac 	bl	80051c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a6c:	f001 fa0e 	bl	8005e8c <vPortEnterCritical>
 8004a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a76:	b25b      	sxtb	r3, r3
 8004a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7c:	d103      	bne.n	8004a86 <xQueueReceive+0x122>
 8004a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a8c:	b25b      	sxtb	r3, r3
 8004a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a92:	d103      	bne.n	8004a9c <xQueueReceive+0x138>
 8004a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a9c:	f001 fa26 	bl	8005eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004aa0:	1d3a      	adds	r2, r7, #4
 8004aa2:	f107 0310 	add.w	r3, r7, #16
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 fe8f 	bl	80057cc <xTaskCheckForTimeOut>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d123      	bne.n	8004afc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ab4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ab6:	f000 f917 	bl	8004ce8 <prvIsQueueEmpty>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d017      	beq.n	8004af0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac2:	3324      	adds	r3, #36	; 0x24
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	4611      	mov	r1, r2
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f000 fd45 	bl	8005558 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ace:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ad0:	f000 f8b8 	bl	8004c44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ad4:	f000 fb84 	bl	80051e0 <xTaskResumeAll>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d189      	bne.n	80049f2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004ade:	4b10      	ldr	r3, [pc, #64]	; (8004b20 <xQueueReceive+0x1bc>)
 8004ae0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	e780      	b.n	80049f2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004af0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004af2:	f000 f8a7 	bl	8004c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004af6:	f000 fb73 	bl	80051e0 <xTaskResumeAll>
 8004afa:	e77a      	b.n	80049f2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004afc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004afe:	f000 f8a1 	bl	8004c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b02:	f000 fb6d 	bl	80051e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b08:	f000 f8ee 	bl	8004ce8 <prvIsQueueEmpty>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	f43f af6f 	beq.w	80049f2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b14:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3730      	adds	r7, #48	; 0x30
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	e000ed04 	.word	0xe000ed04

08004b24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10d      	bne.n	8004b5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d14d      	bne.n	8004be6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 ffa6 	bl	8005aa0 <xTaskPriorityDisinherit>
 8004b54:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	605a      	str	r2, [r3, #4]
 8004b5c:	e043      	b.n	8004be6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d119      	bne.n	8004b98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6898      	ldr	r0, [r3, #8]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	68b9      	ldr	r1, [r7, #8]
 8004b70:	f004 fc98 	bl	80094a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7c:	441a      	add	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d32b      	bcc.n	8004be6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	609a      	str	r2, [r3, #8]
 8004b96:	e026      	b.n	8004be6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	68d8      	ldr	r0, [r3, #12]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	68b9      	ldr	r1, [r7, #8]
 8004ba4:	f004 fc7e 	bl	80094a4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb0:	425b      	negs	r3, r3
 8004bb2:	441a      	add	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d207      	bcs.n	8004bd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bcc:	425b      	negs	r3, r3
 8004bce:	441a      	add	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d105      	bne.n	8004be6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1c5a      	adds	r2, r3, #1
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004bee:	697b      	ldr	r3, [r7, #20]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3718      	adds	r7, #24
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d018      	beq.n	8004c3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	441a      	add	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	68da      	ldr	r2, [r3, #12]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d303      	bcc.n	8004c2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	68d9      	ldr	r1, [r3, #12]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c34:	461a      	mov	r2, r3
 8004c36:	6838      	ldr	r0, [r7, #0]
 8004c38:	f004 fc34 	bl	80094a4 <memcpy>
	}
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c4c:	f001 f91e 	bl	8005e8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c58:	e011      	b.n	8004c7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d012      	beq.n	8004c88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	3324      	adds	r3, #36	; 0x24
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fcd6 	bl	8005618 <xTaskRemoveFromEventList>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c72:	f000 fe0d 	bl	8005890 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	dce9      	bgt.n	8004c5a <prvUnlockQueue+0x16>
 8004c86:	e000      	b.n	8004c8a <prvUnlockQueue+0x46>
					break;
 8004c88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	22ff      	movs	r2, #255	; 0xff
 8004c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004c92:	f001 f92b 	bl	8005eec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c96:	f001 f8f9 	bl	8005e8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ca0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ca2:	e011      	b.n	8004cc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d012      	beq.n	8004cd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3310      	adds	r3, #16
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f000 fcb1 	bl	8005618 <xTaskRemoveFromEventList>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d001      	beq.n	8004cc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004cbc:	f000 fde8 	bl	8005890 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004cc0:	7bbb      	ldrb	r3, [r7, #14]
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004cc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	dce9      	bgt.n	8004ca4 <prvUnlockQueue+0x60>
 8004cd0:	e000      	b.n	8004cd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004cd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	22ff      	movs	r2, #255	; 0xff
 8004cd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004cdc:	f001 f906 	bl	8005eec <vPortExitCritical>
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cf0:	f001 f8cc 	bl	8005e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d102      	bne.n	8004d02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	e001      	b.n	8004d06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d06:	f001 f8f1 	bl	8005eec <vPortExitCritical>

	return xReturn;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d1c:	f001 f8b6 	bl	8005e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d102      	bne.n	8004d32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	e001      	b.n	8004d36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d36:	f001 f8d9 	bl	8005eec <vPortExitCritical>

	return xReturn;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b08e      	sub	sp, #56	; 0x38
 8004d48:	af04      	add	r7, sp, #16
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
 8004d50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10a      	bne.n	8004d6e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	623b      	str	r3, [r7, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	e7fe      	b.n	8004d6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10a      	bne.n	8004d8a <xTaskCreateStatic+0x46>
	__asm volatile
 8004d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	61fb      	str	r3, [r7, #28]
}
 8004d86:	bf00      	nop
 8004d88:	e7fe      	b.n	8004d88 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d8a:	23b4      	movs	r3, #180	; 0xb4
 8004d8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	2bb4      	cmp	r3, #180	; 0xb4
 8004d92:	d00a      	beq.n	8004daa <xTaskCreateStatic+0x66>
	__asm volatile
 8004d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d98:	f383 8811 	msr	BASEPRI, r3
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f3bf 8f4f 	dsb	sy
 8004da4:	61bb      	str	r3, [r7, #24]
}
 8004da6:	bf00      	nop
 8004da8:	e7fe      	b.n	8004da8 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01e      	beq.n	8004dee <xTaskCreateStatic+0xaa>
 8004db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d01b      	beq.n	8004dee <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004dbe:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004dc8:	2300      	movs	r3, #0
 8004dca:	9303      	str	r3, [sp, #12]
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	9302      	str	r3, [sp, #8]
 8004dd0:	f107 0314 	add.w	r3, r7, #20
 8004dd4:	9301      	str	r3, [sp, #4]
 8004dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	68b9      	ldr	r1, [r7, #8]
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f851 	bl	8004e88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004de6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004de8:	f000 f8e4 	bl	8004fb4 <prvAddNewTaskToReadyList>
 8004dec:	e001      	b.n	8004df2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004df2:	697b      	ldr	r3, [r7, #20]
	}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3728      	adds	r7, #40	; 0x28
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08c      	sub	sp, #48	; 0x30
 8004e00:	af04      	add	r7, sp, #16
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	603b      	str	r3, [r7, #0]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e0c:	88fb      	ldrh	r3, [r7, #6]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4618      	mov	r0, r3
 8004e12:	f001 f8fd 	bl	8006010 <pvPortMalloc>
 8004e16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00e      	beq.n	8004e3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004e1e:	20b4      	movs	r0, #180	; 0xb4
 8004e20:	f001 f8f6 	bl	8006010 <pvPortMalloc>
 8004e24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	631a      	str	r2, [r3, #48]	; 0x30
 8004e32:	e005      	b.n	8004e40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e34:	6978      	ldr	r0, [r7, #20]
 8004e36:	f001 f9af 	bl	8006198 <vPortFree>
 8004e3a:	e001      	b.n	8004e40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d017      	beq.n	8004e76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e4e:	88fa      	ldrh	r2, [r7, #6]
 8004e50:	2300      	movs	r3, #0
 8004e52:	9303      	str	r3, [sp, #12]
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	9302      	str	r3, [sp, #8]
 8004e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e5a:	9301      	str	r3, [sp, #4]
 8004e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f000 f80f 	bl	8004e88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e6a:	69f8      	ldr	r0, [r7, #28]
 8004e6c:	f000 f8a2 	bl	8004fb4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e70:	2301      	movs	r3, #1
 8004e72:	61bb      	str	r3, [r7, #24]
 8004e74:	e002      	b.n	8004e7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e76:	f04f 33ff 	mov.w	r3, #4294967295
 8004e7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e7c:	69bb      	ldr	r3, [r7, #24]
	}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3720      	adds	r7, #32
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
	...

08004e88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b088      	sub	sp, #32
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
 8004e94:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	f023 0307 	bic.w	r3, r3, #7
 8004eae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	f003 0307 	and.w	r3, r3, #7
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00a      	beq.n	8004ed0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ebe:	f383 8811 	msr	BASEPRI, r3
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	f3bf 8f4f 	dsb	sy
 8004eca:	617b      	str	r3, [r7, #20]
}
 8004ecc:	bf00      	nop
 8004ece:	e7fe      	b.n	8004ece <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	61fb      	str	r3, [r7, #28]
 8004ed4:	e012      	b.n	8004efc <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	4413      	add	r3, r2
 8004edc:	7819      	ldrb	r1, [r3, #0]
 8004ede:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	3334      	adds	r3, #52	; 0x34
 8004ee6:	460a      	mov	r2, r1
 8004ee8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	4413      	add	r3, r2
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d006      	beq.n	8004f04 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2b0f      	cmp	r3, #15
 8004f00:	d9e9      	bls.n	8004ed6 <prvInitialiseNewTask+0x4e>
 8004f02:	e000      	b.n	8004f06 <prvInitialiseNewTask+0x7e>
		{
			break;
 8004f04:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f10:	2b06      	cmp	r3, #6
 8004f12:	d901      	bls.n	8004f18 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f14:	2306      	movs	r3, #6
 8004f16:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f1c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f22:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	2200      	movs	r2, #0
 8004f28:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff fa4d 	bl	80043ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f36:	3318      	adds	r3, #24
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7ff fa48 	bl	80043ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f42:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f46:	f1c3 0207 	rsb	r2, r3, #7
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f52:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f56:	2200      	movs	r2, #0
 8004f58:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f66:	334c      	adds	r3, #76	; 0x4c
 8004f68:	2260      	movs	r2, #96	; 0x60
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f004 faa7 	bl	80094c0 <memset>
 8004f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f74:	4a0c      	ldr	r2, [pc, #48]	; (8004fa8 <prvInitialiseNewTask+0x120>)
 8004f76:	651a      	str	r2, [r3, #80]	; 0x50
 8004f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f7a:	4a0c      	ldr	r2, [pc, #48]	; (8004fac <prvInitialiseNewTask+0x124>)
 8004f7c:	655a      	str	r2, [r3, #84]	; 0x54
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f80:	4a0b      	ldr	r2, [pc, #44]	; (8004fb0 <prvInitialiseNewTask+0x128>)
 8004f82:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	68f9      	ldr	r1, [r7, #12]
 8004f88:	69b8      	ldr	r0, [r7, #24]
 8004f8a:	f000 fe8d 	bl	8005ca8 <pxPortInitialiseStack>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f92:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d002      	beq.n	8004fa0 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f9e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fa0:	bf00      	nop
 8004fa2:	3720      	adds	r7, #32
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	0800ac14 	.word	0x0800ac14
 8004fac:	0800ac34 	.word	0x0800ac34
 8004fb0:	0800abf4 	.word	0x0800abf4

08004fb4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fbc:	f000 ff66 	bl	8005e8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fc0:	4b2a      	ldr	r3, [pc, #168]	; (800506c <prvAddNewTaskToReadyList+0xb8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	4a29      	ldr	r2, [pc, #164]	; (800506c <prvAddNewTaskToReadyList+0xb8>)
 8004fc8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fca:	4b29      	ldr	r3, [pc, #164]	; (8005070 <prvAddNewTaskToReadyList+0xbc>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d109      	bne.n	8004fe6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fd2:	4a27      	ldr	r2, [pc, #156]	; (8005070 <prvAddNewTaskToReadyList+0xbc>)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fd8:	4b24      	ldr	r3, [pc, #144]	; (800506c <prvAddNewTaskToReadyList+0xb8>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d110      	bne.n	8005002 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004fe0:	f000 fc7a 	bl	80058d8 <prvInitialiseTaskLists>
 8004fe4:	e00d      	b.n	8005002 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004fe6:	4b23      	ldr	r3, [pc, #140]	; (8005074 <prvAddNewTaskToReadyList+0xc0>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d109      	bne.n	8005002 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fee:	4b20      	ldr	r3, [pc, #128]	; (8005070 <prvAddNewTaskToReadyList+0xbc>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d802      	bhi.n	8005002 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ffc:	4a1c      	ldr	r2, [pc, #112]	; (8005070 <prvAddNewTaskToReadyList+0xbc>)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005002:	4b1d      	ldr	r3, [pc, #116]	; (8005078 <prvAddNewTaskToReadyList+0xc4>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3301      	adds	r3, #1
 8005008:	4a1b      	ldr	r2, [pc, #108]	; (8005078 <prvAddNewTaskToReadyList+0xc4>)
 800500a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005010:	2201      	movs	r2, #1
 8005012:	409a      	lsls	r2, r3
 8005014:	4b19      	ldr	r3, [pc, #100]	; (800507c <prvAddNewTaskToReadyList+0xc8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4313      	orrs	r3, r2
 800501a:	4a18      	ldr	r2, [pc, #96]	; (800507c <prvAddNewTaskToReadyList+0xc8>)
 800501c:	6013      	str	r3, [r2, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005022:	4613      	mov	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	4413      	add	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4a15      	ldr	r2, [pc, #84]	; (8005080 <prvAddNewTaskToReadyList+0xcc>)
 800502c:	441a      	add	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	3304      	adds	r3, #4
 8005032:	4619      	mov	r1, r3
 8005034:	4610      	mov	r0, r2
 8005036:	f7ff f9d6 	bl	80043e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800503a:	f000 ff57 	bl	8005eec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800503e:	4b0d      	ldr	r3, [pc, #52]	; (8005074 <prvAddNewTaskToReadyList+0xc0>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00e      	beq.n	8005064 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005046:	4b0a      	ldr	r3, [pc, #40]	; (8005070 <prvAddNewTaskToReadyList+0xbc>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005050:	429a      	cmp	r2, r3
 8005052:	d207      	bcs.n	8005064 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005054:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <prvAddNewTaskToReadyList+0xd0>)
 8005056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005064:	bf00      	nop
 8005066:	3708      	adds	r7, #8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	2000044c 	.word	0x2000044c
 8005070:	2000034c 	.word	0x2000034c
 8005074:	20000458 	.word	0x20000458
 8005078:	20000468 	.word	0x20000468
 800507c:	20000454 	.word	0x20000454
 8005080:	20000350 	.word	0x20000350
 8005084:	e000ed04 	.word	0xe000ed04

08005088 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005090:	2300      	movs	r3, #0
 8005092:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d017      	beq.n	80050ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800509a:	4b13      	ldr	r3, [pc, #76]	; (80050e8 <vTaskDelay+0x60>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <vTaskDelay+0x30>
	__asm volatile
 80050a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	60bb      	str	r3, [r7, #8]
}
 80050b4:	bf00      	nop
 80050b6:	e7fe      	b.n	80050b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80050b8:	f000 f884 	bl	80051c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80050bc:	2100      	movs	r1, #0
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fd8c 	bl	8005bdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80050c4:	f000 f88c 	bl	80051e0 <xTaskResumeAll>
 80050c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d107      	bne.n	80050e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80050d0:	4b06      	ldr	r3, [pc, #24]	; (80050ec <vTaskDelay+0x64>)
 80050d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050e0:	bf00      	nop
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	20000474 	.word	0x20000474
 80050ec:	e000ed04 	.word	0xe000ed04

080050f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b08a      	sub	sp, #40	; 0x28
 80050f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80050fa:	2300      	movs	r3, #0
 80050fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050fe:	463a      	mov	r2, r7
 8005100:	1d39      	adds	r1, r7, #4
 8005102:	f107 0308 	add.w	r3, r7, #8
 8005106:	4618      	mov	r0, r3
 8005108:	f7fb f82a 	bl	8000160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800510c:	6839      	ldr	r1, [r7, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68ba      	ldr	r2, [r7, #8]
 8005112:	9202      	str	r2, [sp, #8]
 8005114:	9301      	str	r3, [sp, #4]
 8005116:	2300      	movs	r3, #0
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	2300      	movs	r3, #0
 800511c:	460a      	mov	r2, r1
 800511e:	4921      	ldr	r1, [pc, #132]	; (80051a4 <vTaskStartScheduler+0xb4>)
 8005120:	4821      	ldr	r0, [pc, #132]	; (80051a8 <vTaskStartScheduler+0xb8>)
 8005122:	f7ff fe0f 	bl	8004d44 <xTaskCreateStatic>
 8005126:	4603      	mov	r3, r0
 8005128:	4a20      	ldr	r2, [pc, #128]	; (80051ac <vTaskStartScheduler+0xbc>)
 800512a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800512c:	4b1f      	ldr	r3, [pc, #124]	; (80051ac <vTaskStartScheduler+0xbc>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005134:	2301      	movs	r3, #1
 8005136:	617b      	str	r3, [r7, #20]
 8005138:	e001      	b.n	800513e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800513a:	2300      	movs	r3, #0
 800513c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d11b      	bne.n	800517c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005148:	f383 8811 	msr	BASEPRI, r3
 800514c:	f3bf 8f6f 	isb	sy
 8005150:	f3bf 8f4f 	dsb	sy
 8005154:	613b      	str	r3, [r7, #16]
}
 8005156:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005158:	4b15      	ldr	r3, [pc, #84]	; (80051b0 <vTaskStartScheduler+0xc0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	334c      	adds	r3, #76	; 0x4c
 800515e:	4a15      	ldr	r2, [pc, #84]	; (80051b4 <vTaskStartScheduler+0xc4>)
 8005160:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005162:	4b15      	ldr	r3, [pc, #84]	; (80051b8 <vTaskStartScheduler+0xc8>)
 8005164:	f04f 32ff 	mov.w	r2, #4294967295
 8005168:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800516a:	4b14      	ldr	r3, [pc, #80]	; (80051bc <vTaskStartScheduler+0xcc>)
 800516c:	2201      	movs	r2, #1
 800516e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005170:	4b13      	ldr	r3, [pc, #76]	; (80051c0 <vTaskStartScheduler+0xd0>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005176:	f000 fe17 	bl	8005da8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800517a:	e00e      	b.n	800519a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005182:	d10a      	bne.n	800519a <vTaskStartScheduler+0xaa>
	__asm volatile
 8005184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005188:	f383 8811 	msr	BASEPRI, r3
 800518c:	f3bf 8f6f 	isb	sy
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	60fb      	str	r3, [r7, #12]
}
 8005196:	bf00      	nop
 8005198:	e7fe      	b.n	8005198 <vTaskStartScheduler+0xa8>
}
 800519a:	bf00      	nop
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	0800a7cc 	.word	0x0800a7cc
 80051a8:	080058a9 	.word	0x080058a9
 80051ac:	20000470 	.word	0x20000470
 80051b0:	2000034c 	.word	0x2000034c
 80051b4:	20000014 	.word	0x20000014
 80051b8:	2000046c 	.word	0x2000046c
 80051bc:	20000458 	.word	0x20000458
 80051c0:	20000450 	.word	0x20000450

080051c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80051c4:	b480      	push	{r7}
 80051c6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80051c8:	4b04      	ldr	r3, [pc, #16]	; (80051dc <vTaskSuspendAll+0x18>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3301      	adds	r3, #1
 80051ce:	4a03      	ldr	r2, [pc, #12]	; (80051dc <vTaskSuspendAll+0x18>)
 80051d0:	6013      	str	r3, [r2, #0]
}
 80051d2:	bf00      	nop
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc80      	pop	{r7}
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	20000474 	.word	0x20000474

080051e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80051ee:	4b41      	ldr	r3, [pc, #260]	; (80052f4 <xTaskResumeAll+0x114>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10a      	bne.n	800520c <xTaskResumeAll+0x2c>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	603b      	str	r3, [r7, #0]
}
 8005208:	bf00      	nop
 800520a:	e7fe      	b.n	800520a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800520c:	f000 fe3e 	bl	8005e8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005210:	4b38      	ldr	r3, [pc, #224]	; (80052f4 <xTaskResumeAll+0x114>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3b01      	subs	r3, #1
 8005216:	4a37      	ldr	r2, [pc, #220]	; (80052f4 <xTaskResumeAll+0x114>)
 8005218:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800521a:	4b36      	ldr	r3, [pc, #216]	; (80052f4 <xTaskResumeAll+0x114>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d161      	bne.n	80052e6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005222:	4b35      	ldr	r3, [pc, #212]	; (80052f8 <xTaskResumeAll+0x118>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d05d      	beq.n	80052e6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800522a:	e02e      	b.n	800528a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800522c:	4b33      	ldr	r3, [pc, #204]	; (80052fc <xTaskResumeAll+0x11c>)
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	3318      	adds	r3, #24
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff f92f 	bl	800449c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	3304      	adds	r3, #4
 8005242:	4618      	mov	r0, r3
 8005244:	f7ff f92a 	bl	800449c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800524c:	2201      	movs	r2, #1
 800524e:	409a      	lsls	r2, r3
 8005250:	4b2b      	ldr	r3, [pc, #172]	; (8005300 <xTaskResumeAll+0x120>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4313      	orrs	r3, r2
 8005256:	4a2a      	ldr	r2, [pc, #168]	; (8005300 <xTaskResumeAll+0x120>)
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800525e:	4613      	mov	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4a27      	ldr	r2, [pc, #156]	; (8005304 <xTaskResumeAll+0x124>)
 8005268:	441a      	add	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	3304      	adds	r3, #4
 800526e:	4619      	mov	r1, r3
 8005270:	4610      	mov	r0, r2
 8005272:	f7ff f8b8 	bl	80043e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800527a:	4b23      	ldr	r3, [pc, #140]	; (8005308 <xTaskResumeAll+0x128>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005280:	429a      	cmp	r2, r3
 8005282:	d302      	bcc.n	800528a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005284:	4b21      	ldr	r3, [pc, #132]	; (800530c <xTaskResumeAll+0x12c>)
 8005286:	2201      	movs	r2, #1
 8005288:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800528a:	4b1c      	ldr	r3, [pc, #112]	; (80052fc <xTaskResumeAll+0x11c>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1cc      	bne.n	800522c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005298:	f000 fbc0 	bl	8005a1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800529c:	4b1c      	ldr	r3, [pc, #112]	; (8005310 <xTaskResumeAll+0x130>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d010      	beq.n	80052ca <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80052a8:	f000 f836 	bl	8005318 <xTaskIncrementTick>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80052b2:	4b16      	ldr	r3, [pc, #88]	; (800530c <xTaskResumeAll+0x12c>)
 80052b4:	2201      	movs	r2, #1
 80052b6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1f1      	bne.n	80052a8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80052c4:	4b12      	ldr	r3, [pc, #72]	; (8005310 <xTaskResumeAll+0x130>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80052ca:	4b10      	ldr	r3, [pc, #64]	; (800530c <xTaskResumeAll+0x12c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d009      	beq.n	80052e6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80052d2:	2301      	movs	r3, #1
 80052d4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80052d6:	4b0f      	ldr	r3, [pc, #60]	; (8005314 <xTaskResumeAll+0x134>)
 80052d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052dc:	601a      	str	r2, [r3, #0]
 80052de:	f3bf 8f4f 	dsb	sy
 80052e2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052e6:	f000 fe01 	bl	8005eec <vPortExitCritical>

	return xAlreadyYielded;
 80052ea:	68bb      	ldr	r3, [r7, #8]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	20000474 	.word	0x20000474
 80052f8:	2000044c 	.word	0x2000044c
 80052fc:	2000040c 	.word	0x2000040c
 8005300:	20000454 	.word	0x20000454
 8005304:	20000350 	.word	0x20000350
 8005308:	2000034c 	.word	0x2000034c
 800530c:	20000460 	.word	0x20000460
 8005310:	2000045c 	.word	0x2000045c
 8005314:	e000ed04 	.word	0xe000ed04

08005318 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005322:	4b51      	ldr	r3, [pc, #324]	; (8005468 <xTaskIncrementTick+0x150>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	f040 808d 	bne.w	8005446 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800532c:	4b4f      	ldr	r3, [pc, #316]	; (800546c <xTaskIncrementTick+0x154>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	3301      	adds	r3, #1
 8005332:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005334:	4a4d      	ldr	r2, [pc, #308]	; (800546c <xTaskIncrementTick+0x154>)
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d120      	bne.n	8005382 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005340:	4b4b      	ldr	r3, [pc, #300]	; (8005470 <xTaskIncrementTick+0x158>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00a      	beq.n	8005360 <xTaskIncrementTick+0x48>
	__asm volatile
 800534a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	603b      	str	r3, [r7, #0]
}
 800535c:	bf00      	nop
 800535e:	e7fe      	b.n	800535e <xTaskIncrementTick+0x46>
 8005360:	4b43      	ldr	r3, [pc, #268]	; (8005470 <xTaskIncrementTick+0x158>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	60fb      	str	r3, [r7, #12]
 8005366:	4b43      	ldr	r3, [pc, #268]	; (8005474 <xTaskIncrementTick+0x15c>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a41      	ldr	r2, [pc, #260]	; (8005470 <xTaskIncrementTick+0x158>)
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	4a41      	ldr	r2, [pc, #260]	; (8005474 <xTaskIncrementTick+0x15c>)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6013      	str	r3, [r2, #0]
 8005374:	4b40      	ldr	r3, [pc, #256]	; (8005478 <xTaskIncrementTick+0x160>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3301      	adds	r3, #1
 800537a:	4a3f      	ldr	r2, [pc, #252]	; (8005478 <xTaskIncrementTick+0x160>)
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	f000 fb4d 	bl	8005a1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005382:	4b3e      	ldr	r3, [pc, #248]	; (800547c <xTaskIncrementTick+0x164>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	429a      	cmp	r2, r3
 800538a:	d34d      	bcc.n	8005428 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800538c:	4b38      	ldr	r3, [pc, #224]	; (8005470 <xTaskIncrementTick+0x158>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <xTaskIncrementTick+0x82>
 8005396:	2301      	movs	r3, #1
 8005398:	e000      	b.n	800539c <xTaskIncrementTick+0x84>
 800539a:	2300      	movs	r3, #0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d004      	beq.n	80053aa <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053a0:	4b36      	ldr	r3, [pc, #216]	; (800547c <xTaskIncrementTick+0x164>)
 80053a2:	f04f 32ff 	mov.w	r2, #4294967295
 80053a6:	601a      	str	r2, [r3, #0]
					break;
 80053a8:	e03e      	b.n	8005428 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80053aa:	4b31      	ldr	r3, [pc, #196]	; (8005470 <xTaskIncrementTick+0x158>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d203      	bcs.n	80053ca <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80053c2:	4a2e      	ldr	r2, [pc, #184]	; (800547c <xTaskIncrementTick+0x164>)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6013      	str	r3, [r2, #0]
						break;
 80053c8:	e02e      	b.n	8005428 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	3304      	adds	r3, #4
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7ff f864 	bl	800449c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d004      	beq.n	80053e6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	3318      	adds	r3, #24
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff f85b 	bl	800449c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ea:	2201      	movs	r2, #1
 80053ec:	409a      	lsls	r2, r3
 80053ee:	4b24      	ldr	r3, [pc, #144]	; (8005480 <xTaskIncrementTick+0x168>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	4a22      	ldr	r2, [pc, #136]	; (8005480 <xTaskIncrementTick+0x168>)
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fc:	4613      	mov	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4413      	add	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4a1f      	ldr	r2, [pc, #124]	; (8005484 <xTaskIncrementTick+0x16c>)
 8005406:	441a      	add	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	3304      	adds	r3, #4
 800540c:	4619      	mov	r1, r3
 800540e:	4610      	mov	r0, r2
 8005410:	f7fe ffe9 	bl	80043e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005418:	4b1b      	ldr	r3, [pc, #108]	; (8005488 <xTaskIncrementTick+0x170>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541e:	429a      	cmp	r2, r3
 8005420:	d3b4      	bcc.n	800538c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005422:	2301      	movs	r3, #1
 8005424:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005426:	e7b1      	b.n	800538c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005428:	4b17      	ldr	r3, [pc, #92]	; (8005488 <xTaskIncrementTick+0x170>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800542e:	4915      	ldr	r1, [pc, #84]	; (8005484 <xTaskIncrementTick+0x16c>)
 8005430:	4613      	mov	r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	440b      	add	r3, r1
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d907      	bls.n	8005450 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005440:	2301      	movs	r3, #1
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	e004      	b.n	8005450 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005446:	4b11      	ldr	r3, [pc, #68]	; (800548c <xTaskIncrementTick+0x174>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3301      	adds	r3, #1
 800544c:	4a0f      	ldr	r2, [pc, #60]	; (800548c <xTaskIncrementTick+0x174>)
 800544e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005450:	4b0f      	ldr	r3, [pc, #60]	; (8005490 <xTaskIncrementTick+0x178>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800545c:	697b      	ldr	r3, [r7, #20]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20000474 	.word	0x20000474
 800546c:	20000450 	.word	0x20000450
 8005470:	20000404 	.word	0x20000404
 8005474:	20000408 	.word	0x20000408
 8005478:	20000464 	.word	0x20000464
 800547c:	2000046c 	.word	0x2000046c
 8005480:	20000454 	.word	0x20000454
 8005484:	20000350 	.word	0x20000350
 8005488:	2000034c 	.word	0x2000034c
 800548c:	2000045c 	.word	0x2000045c
 8005490:	20000460 	.word	0x20000460

08005494 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800549a:	4b29      	ldr	r3, [pc, #164]	; (8005540 <vTaskSwitchContext+0xac>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80054a2:	4b28      	ldr	r3, [pc, #160]	; (8005544 <vTaskSwitchContext+0xb0>)
 80054a4:	2201      	movs	r2, #1
 80054a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80054a8:	e044      	b.n	8005534 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80054aa:	4b26      	ldr	r3, [pc, #152]	; (8005544 <vTaskSwitchContext+0xb0>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80054b0:	4b25      	ldr	r3, [pc, #148]	; (8005548 <vTaskSwitchContext+0xb4>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	fab3 f383 	clz	r3, r3
 80054bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80054be:	7afb      	ldrb	r3, [r7, #11]
 80054c0:	f1c3 031f 	rsb	r3, r3, #31
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	4921      	ldr	r1, [pc, #132]	; (800554c <vTaskSwitchContext+0xb8>)
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	4613      	mov	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	440b      	add	r3, r1
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10a      	bne.n	80054f0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80054da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054de:	f383 8811 	msr	BASEPRI, r3
 80054e2:	f3bf 8f6f 	isb	sy
 80054e6:	f3bf 8f4f 	dsb	sy
 80054ea:	607b      	str	r3, [r7, #4]
}
 80054ec:	bf00      	nop
 80054ee:	e7fe      	b.n	80054ee <vTaskSwitchContext+0x5a>
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	4613      	mov	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	4a14      	ldr	r2, [pc, #80]	; (800554c <vTaskSwitchContext+0xb8>)
 80054fc:	4413      	add	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	605a      	str	r2, [r3, #4]
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	3308      	adds	r3, #8
 8005512:	429a      	cmp	r2, r3
 8005514:	d104      	bne.n	8005520 <vTaskSwitchContext+0x8c>
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	605a      	str	r2, [r3, #4]
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	4a0a      	ldr	r2, [pc, #40]	; (8005550 <vTaskSwitchContext+0xbc>)
 8005528:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800552a:	4b09      	ldr	r3, [pc, #36]	; (8005550 <vTaskSwitchContext+0xbc>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	334c      	adds	r3, #76	; 0x4c
 8005530:	4a08      	ldr	r2, [pc, #32]	; (8005554 <vTaskSwitchContext+0xc0>)
 8005532:	6013      	str	r3, [r2, #0]
}
 8005534:	bf00      	nop
 8005536:	371c      	adds	r7, #28
 8005538:	46bd      	mov	sp, r7
 800553a:	bc80      	pop	{r7}
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20000474 	.word	0x20000474
 8005544:	20000460 	.word	0x20000460
 8005548:	20000454 	.word	0x20000454
 800554c:	20000350 	.word	0x20000350
 8005550:	2000034c 	.word	0x2000034c
 8005554:	20000014 	.word	0x20000014

08005558 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10a      	bne.n	800557e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	60fb      	str	r3, [r7, #12]
}
 800557a:	bf00      	nop
 800557c:	e7fe      	b.n	800557c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800557e:	4b07      	ldr	r3, [pc, #28]	; (800559c <vTaskPlaceOnEventList+0x44>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3318      	adds	r3, #24
 8005584:	4619      	mov	r1, r3
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7fe ff50 	bl	800442c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800558c:	2101      	movs	r1, #1
 800558e:	6838      	ldr	r0, [r7, #0]
 8005590:	f000 fb24 	bl	8005bdc <prvAddCurrentTaskToDelayedList>
}
 8005594:	bf00      	nop
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	2000034c 	.word	0x2000034c

080055a0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b086      	sub	sp, #24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10a      	bne.n	80055c8 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80055b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b6:	f383 8811 	msr	BASEPRI, r3
 80055ba:	f3bf 8f6f 	isb	sy
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	617b      	str	r3, [r7, #20]
}
 80055c4:	bf00      	nop
 80055c6:	e7fe      	b.n	80055c6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80055c8:	4b11      	ldr	r3, [pc, #68]	; (8005610 <vTaskPlaceOnUnorderedEventList+0x70>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10a      	bne.n	80055e6 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80055d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	613b      	str	r3, [r7, #16]
}
 80055e2:	bf00      	nop
 80055e4:	e7fe      	b.n	80055e4 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80055e6:	4b0b      	ldr	r3, [pc, #44]	; (8005614 <vTaskPlaceOnUnorderedEventList+0x74>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80055f0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055f2:	4b08      	ldr	r3, [pc, #32]	; (8005614 <vTaskPlaceOnUnorderedEventList+0x74>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3318      	adds	r3, #24
 80055f8:	4619      	mov	r1, r3
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f7fe fef3 	bl	80043e6 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005600:	2101      	movs	r1, #1
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 faea 	bl	8005bdc <prvAddCurrentTaskToDelayedList>
}
 8005608:	bf00      	nop
 800560a:	3718      	adds	r7, #24
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	20000474 	.word	0x20000474
 8005614:	2000034c 	.word	0x2000034c

08005618 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10a      	bne.n	8005644 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	60fb      	str	r3, [r7, #12]
}
 8005640:	bf00      	nop
 8005642:	e7fe      	b.n	8005642 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	3318      	adds	r3, #24
 8005648:	4618      	mov	r0, r3
 800564a:	f7fe ff27 	bl	800449c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800564e:	4b1d      	ldr	r3, [pc, #116]	; (80056c4 <xTaskRemoveFromEventList+0xac>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d11c      	bne.n	8005690 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	3304      	adds	r3, #4
 800565a:	4618      	mov	r0, r3
 800565c:	f7fe ff1e 	bl	800449c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005664:	2201      	movs	r2, #1
 8005666:	409a      	lsls	r2, r3
 8005668:	4b17      	ldr	r3, [pc, #92]	; (80056c8 <xTaskRemoveFromEventList+0xb0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4313      	orrs	r3, r2
 800566e:	4a16      	ldr	r2, [pc, #88]	; (80056c8 <xTaskRemoveFromEventList+0xb0>)
 8005670:	6013      	str	r3, [r2, #0]
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4a13      	ldr	r2, [pc, #76]	; (80056cc <xTaskRemoveFromEventList+0xb4>)
 8005680:	441a      	add	r2, r3
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	3304      	adds	r3, #4
 8005686:	4619      	mov	r1, r3
 8005688:	4610      	mov	r0, r2
 800568a:	f7fe feac 	bl	80043e6 <vListInsertEnd>
 800568e:	e005      	b.n	800569c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	3318      	adds	r3, #24
 8005694:	4619      	mov	r1, r3
 8005696:	480e      	ldr	r0, [pc, #56]	; (80056d0 <xTaskRemoveFromEventList+0xb8>)
 8005698:	f7fe fea5 	bl	80043e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056a0:	4b0c      	ldr	r3, [pc, #48]	; (80056d4 <xTaskRemoveFromEventList+0xbc>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d905      	bls.n	80056b6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80056aa:	2301      	movs	r3, #1
 80056ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80056ae:	4b0a      	ldr	r3, [pc, #40]	; (80056d8 <xTaskRemoveFromEventList+0xc0>)
 80056b0:	2201      	movs	r2, #1
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	e001      	b.n	80056ba <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80056ba:	697b      	ldr	r3, [r7, #20]
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	20000474 	.word	0x20000474
 80056c8:	20000454 	.word	0x20000454
 80056cc:	20000350 	.word	0x20000350
 80056d0:	2000040c 	.word	0x2000040c
 80056d4:	2000034c 	.word	0x2000034c
 80056d8:	20000460 	.word	0x20000460

080056dc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80056e6:	4b29      	ldr	r3, [pc, #164]	; (800578c <vTaskRemoveFromUnorderedEventList+0xb0>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10a      	bne.n	8005704 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	613b      	str	r3, [r7, #16]
}
 8005700:	bf00      	nop
 8005702:	e7fe      	b.n	8005702 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10a      	bne.n	8005730 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800571a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800571e:	f383 8811 	msr	BASEPRI, r3
 8005722:	f3bf 8f6f 	isb	sy
 8005726:	f3bf 8f4f 	dsb	sy
 800572a:	60fb      	str	r3, [r7, #12]
}
 800572c:	bf00      	nop
 800572e:	e7fe      	b.n	800572e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f7fe feb3 	bl	800449c <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	3304      	adds	r3, #4
 800573a:	4618      	mov	r0, r3
 800573c:	f7fe feae 	bl	800449c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005744:	2201      	movs	r2, #1
 8005746:	409a      	lsls	r2, r3
 8005748:	4b11      	ldr	r3, [pc, #68]	; (8005790 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	4a10      	ldr	r2, [pc, #64]	; (8005790 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4a0d      	ldr	r2, [pc, #52]	; (8005794 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8005760:	441a      	add	r2, r3
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	3304      	adds	r3, #4
 8005766:	4619      	mov	r1, r3
 8005768:	4610      	mov	r0, r2
 800576a:	f7fe fe3c 	bl	80043e6 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005772:	4b09      	ldr	r3, [pc, #36]	; (8005798 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005778:	429a      	cmp	r2, r3
 800577a:	d902      	bls.n	8005782 <vTaskRemoveFromUnorderedEventList+0xa6>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800577c:	4b07      	ldr	r3, [pc, #28]	; (800579c <vTaskRemoveFromUnorderedEventList+0xc0>)
 800577e:	2201      	movs	r2, #1
 8005780:	601a      	str	r2, [r3, #0]
	}
}
 8005782:	bf00      	nop
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	20000474 	.word	0x20000474
 8005790:	20000454 	.word	0x20000454
 8005794:	20000350 	.word	0x20000350
 8005798:	2000034c 	.word	0x2000034c
 800579c:	20000460 	.word	0x20000460

080057a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057a8:	4b06      	ldr	r3, [pc, #24]	; (80057c4 <vTaskInternalSetTimeOutState+0x24>)
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057b0:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <vTaskInternalSetTimeOutState+0x28>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	605a      	str	r2, [r3, #4]
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	20000464 	.word	0x20000464
 80057c8:	20000450 	.word	0x20000450

080057cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b088      	sub	sp, #32
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10a      	bne.n	80057f2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80057dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e0:	f383 8811 	msr	BASEPRI, r3
 80057e4:	f3bf 8f6f 	isb	sy
 80057e8:	f3bf 8f4f 	dsb	sy
 80057ec:	613b      	str	r3, [r7, #16]
}
 80057ee:	bf00      	nop
 80057f0:	e7fe      	b.n	80057f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10a      	bne.n	800580e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80057f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	60fb      	str	r3, [r7, #12]
}
 800580a:	bf00      	nop
 800580c:	e7fe      	b.n	800580c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800580e:	f000 fb3d 	bl	8005e8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005812:	4b1d      	ldr	r3, [pc, #116]	; (8005888 <xTaskCheckForTimeOut+0xbc>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d102      	bne.n	8005832 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800582c:	2300      	movs	r3, #0
 800582e:	61fb      	str	r3, [r7, #28]
 8005830:	e023      	b.n	800587a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	4b15      	ldr	r3, [pc, #84]	; (800588c <xTaskCheckForTimeOut+0xc0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	429a      	cmp	r2, r3
 800583c:	d007      	beq.n	800584e <xTaskCheckForTimeOut+0x82>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	69ba      	ldr	r2, [r7, #24]
 8005844:	429a      	cmp	r2, r3
 8005846:	d302      	bcc.n	800584e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005848:	2301      	movs	r3, #1
 800584a:	61fb      	str	r3, [r7, #28]
 800584c:	e015      	b.n	800587a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	429a      	cmp	r2, r3
 8005856:	d20b      	bcs.n	8005870 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	1ad2      	subs	r2, r2, r3
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff ff9b 	bl	80057a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800586a:	2300      	movs	r3, #0
 800586c:	61fb      	str	r3, [r7, #28]
 800586e:	e004      	b.n	800587a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005876:	2301      	movs	r3, #1
 8005878:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800587a:	f000 fb37 	bl	8005eec <vPortExitCritical>

	return xReturn;
 800587e:	69fb      	ldr	r3, [r7, #28]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3720      	adds	r7, #32
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	20000450 	.word	0x20000450
 800588c:	20000464 	.word	0x20000464

08005890 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005894:	4b03      	ldr	r3, [pc, #12]	; (80058a4 <vTaskMissedYield+0x14>)
 8005896:	2201      	movs	r2, #1
 8005898:	601a      	str	r2, [r3, #0]
}
 800589a:	bf00      	nop
 800589c:	46bd      	mov	sp, r7
 800589e:	bc80      	pop	{r7}
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20000460 	.word	0x20000460

080058a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80058b0:	f000 f852 	bl	8005958 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80058b4:	4b06      	ldr	r3, [pc, #24]	; (80058d0 <prvIdleTask+0x28>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d9f9      	bls.n	80058b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80058bc:	4b05      	ldr	r3, [pc, #20]	; (80058d4 <prvIdleTask+0x2c>)
 80058be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80058cc:	e7f0      	b.n	80058b0 <prvIdleTask+0x8>
 80058ce:	bf00      	nop
 80058d0:	20000350 	.word	0x20000350
 80058d4:	e000ed04 	.word	0xe000ed04

080058d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058de:	2300      	movs	r3, #0
 80058e0:	607b      	str	r3, [r7, #4]
 80058e2:	e00c      	b.n	80058fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	4613      	mov	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4413      	add	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4a12      	ldr	r2, [pc, #72]	; (8005938 <prvInitialiseTaskLists+0x60>)
 80058f0:	4413      	add	r3, r2
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7fe fd4c 	bl	8004390 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3301      	adds	r3, #1
 80058fc:	607b      	str	r3, [r7, #4]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b06      	cmp	r3, #6
 8005902:	d9ef      	bls.n	80058e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005904:	480d      	ldr	r0, [pc, #52]	; (800593c <prvInitialiseTaskLists+0x64>)
 8005906:	f7fe fd43 	bl	8004390 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800590a:	480d      	ldr	r0, [pc, #52]	; (8005940 <prvInitialiseTaskLists+0x68>)
 800590c:	f7fe fd40 	bl	8004390 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005910:	480c      	ldr	r0, [pc, #48]	; (8005944 <prvInitialiseTaskLists+0x6c>)
 8005912:	f7fe fd3d 	bl	8004390 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005916:	480c      	ldr	r0, [pc, #48]	; (8005948 <prvInitialiseTaskLists+0x70>)
 8005918:	f7fe fd3a 	bl	8004390 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800591c:	480b      	ldr	r0, [pc, #44]	; (800594c <prvInitialiseTaskLists+0x74>)
 800591e:	f7fe fd37 	bl	8004390 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005922:	4b0b      	ldr	r3, [pc, #44]	; (8005950 <prvInitialiseTaskLists+0x78>)
 8005924:	4a05      	ldr	r2, [pc, #20]	; (800593c <prvInitialiseTaskLists+0x64>)
 8005926:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005928:	4b0a      	ldr	r3, [pc, #40]	; (8005954 <prvInitialiseTaskLists+0x7c>)
 800592a:	4a05      	ldr	r2, [pc, #20]	; (8005940 <prvInitialiseTaskLists+0x68>)
 800592c:	601a      	str	r2, [r3, #0]
}
 800592e:	bf00      	nop
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	20000350 	.word	0x20000350
 800593c:	200003dc 	.word	0x200003dc
 8005940:	200003f0 	.word	0x200003f0
 8005944:	2000040c 	.word	0x2000040c
 8005948:	20000420 	.word	0x20000420
 800594c:	20000438 	.word	0x20000438
 8005950:	20000404 	.word	0x20000404
 8005954:	20000408 	.word	0x20000408

08005958 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800595e:	e019      	b.n	8005994 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005960:	f000 fa94 	bl	8005e8c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005964:	4b10      	ldr	r3, [pc, #64]	; (80059a8 <prvCheckTasksWaitingTermination+0x50>)
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	3304      	adds	r3, #4
 8005970:	4618      	mov	r0, r3
 8005972:	f7fe fd93 	bl	800449c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005976:	4b0d      	ldr	r3, [pc, #52]	; (80059ac <prvCheckTasksWaitingTermination+0x54>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3b01      	subs	r3, #1
 800597c:	4a0b      	ldr	r2, [pc, #44]	; (80059ac <prvCheckTasksWaitingTermination+0x54>)
 800597e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005980:	4b0b      	ldr	r3, [pc, #44]	; (80059b0 <prvCheckTasksWaitingTermination+0x58>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	3b01      	subs	r3, #1
 8005986:	4a0a      	ldr	r2, [pc, #40]	; (80059b0 <prvCheckTasksWaitingTermination+0x58>)
 8005988:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800598a:	f000 faaf 	bl	8005eec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f810 	bl	80059b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005994:	4b06      	ldr	r3, [pc, #24]	; (80059b0 <prvCheckTasksWaitingTermination+0x58>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e1      	bne.n	8005960 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800599c:	bf00      	nop
 800599e:	bf00      	nop
 80059a0:	3708      	adds	r7, #8
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20000420 	.word	0x20000420
 80059ac:	2000044c 	.word	0x2000044c
 80059b0:	20000434 	.word	0x20000434

080059b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	334c      	adds	r3, #76	; 0x4c
 80059c0:	4618      	mov	r0, r3
 80059c2:	f003 fe51 	bl	8009668 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d108      	bne.n	80059e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	4618      	mov	r0, r3
 80059d6:	f000 fbdf 	bl	8006198 <vPortFree>
				vPortFree( pxTCB );
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 fbdc 	bl	8006198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80059e0:	e018      	b.n	8005a14 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d103      	bne.n	80059f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fbd3 	bl	8006198 <vPortFree>
	}
 80059f2:	e00f      	b.n	8005a14 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d00a      	beq.n	8005a14 <prvDeleteTCB+0x60>
	__asm volatile
 80059fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a02:	f383 8811 	msr	BASEPRI, r3
 8005a06:	f3bf 8f6f 	isb	sy
 8005a0a:	f3bf 8f4f 	dsb	sy
 8005a0e:	60fb      	str	r3, [r7, #12]
}
 8005a10:	bf00      	nop
 8005a12:	e7fe      	b.n	8005a12 <prvDeleteTCB+0x5e>
	}
 8005a14:	bf00      	nop
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a22:	4b0e      	ldr	r3, [pc, #56]	; (8005a5c <prvResetNextTaskUnblockTime+0x40>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <prvResetNextTaskUnblockTime+0x14>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e000      	b.n	8005a32 <prvResetNextTaskUnblockTime+0x16>
 8005a30:	2300      	movs	r3, #0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d004      	beq.n	8005a40 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a36:	4b0a      	ldr	r3, [pc, #40]	; (8005a60 <prvResetNextTaskUnblockTime+0x44>)
 8005a38:	f04f 32ff 	mov.w	r2, #4294967295
 8005a3c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a3e:	e008      	b.n	8005a52 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a40:	4b06      	ldr	r3, [pc, #24]	; (8005a5c <prvResetNextTaskUnblockTime+0x40>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	4a04      	ldr	r2, [pc, #16]	; (8005a60 <prvResetNextTaskUnblockTime+0x44>)
 8005a50:	6013      	str	r3, [r2, #0]
}
 8005a52:	bf00      	nop
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bc80      	pop	{r7}
 8005a5a:	4770      	bx	lr
 8005a5c:	20000404 	.word	0x20000404
 8005a60:	2000046c 	.word	0x2000046c

08005a64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005a6a:	4b0b      	ldr	r3, [pc, #44]	; (8005a98 <xTaskGetSchedulerState+0x34>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d102      	bne.n	8005a78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a72:	2301      	movs	r3, #1
 8005a74:	607b      	str	r3, [r7, #4]
 8005a76:	e008      	b.n	8005a8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a78:	4b08      	ldr	r3, [pc, #32]	; (8005a9c <xTaskGetSchedulerState+0x38>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d102      	bne.n	8005a86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005a80:	2302      	movs	r3, #2
 8005a82:	607b      	str	r3, [r7, #4]
 8005a84:	e001      	b.n	8005a8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a86:	2300      	movs	r3, #0
 8005a88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005a8a:	687b      	ldr	r3, [r7, #4]
	}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bc80      	pop	{r7}
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	20000458 	.word	0x20000458
 8005a9c:	20000474 	.word	0x20000474

08005aa0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b086      	sub	sp, #24
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005aac:	2300      	movs	r3, #0
 8005aae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d06e      	beq.n	8005b94 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ab6:	4b3a      	ldr	r3, [pc, #232]	; (8005ba0 <xTaskPriorityDisinherit+0x100>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d00a      	beq.n	8005ad6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	60fb      	str	r3, [r7, #12]
}
 8005ad2:	bf00      	nop
 8005ad4:	e7fe      	b.n	8005ad4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10a      	bne.n	8005af4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae2:	f383 8811 	msr	BASEPRI, r3
 8005ae6:	f3bf 8f6f 	isb	sy
 8005aea:	f3bf 8f4f 	dsb	sy
 8005aee:	60bb      	str	r3, [r7, #8]
}
 8005af0:	bf00      	nop
 8005af2:	e7fe      	b.n	8005af2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005af8:	1e5a      	subs	r2, r3, #1
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d044      	beq.n	8005b94 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d140      	bne.n	8005b94 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	3304      	adds	r3, #4
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7fe fcc0 	bl	800449c <uxListRemove>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d115      	bne.n	8005b4e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b26:	491f      	ldr	r1, [pc, #124]	; (8005ba4 <xTaskPriorityDisinherit+0x104>)
 8005b28:	4613      	mov	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	4413      	add	r3, r2
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	440b      	add	r3, r1
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d10a      	bne.n	8005b4e <xTaskPriorityDisinherit+0xae>
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b42:	43da      	mvns	r2, r3
 8005b44:	4b18      	ldr	r3, [pc, #96]	; (8005ba8 <xTaskPriorityDisinherit+0x108>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4013      	ands	r3, r2
 8005b4a:	4a17      	ldr	r2, [pc, #92]	; (8005ba8 <xTaskPriorityDisinherit+0x108>)
 8005b4c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5a:	f1c3 0207 	rsb	r2, r3, #7
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b66:	2201      	movs	r2, #1
 8005b68:	409a      	lsls	r2, r3
 8005b6a:	4b0f      	ldr	r3, [pc, #60]	; (8005ba8 <xTaskPriorityDisinherit+0x108>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	4a0d      	ldr	r2, [pc, #52]	; (8005ba8 <xTaskPriorityDisinherit+0x108>)
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b78:	4613      	mov	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4a08      	ldr	r2, [pc, #32]	; (8005ba4 <xTaskPriorityDisinherit+0x104>)
 8005b82:	441a      	add	r2, r3
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	3304      	adds	r3, #4
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4610      	mov	r0, r2
 8005b8c:	f7fe fc2b 	bl	80043e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b90:	2301      	movs	r3, #1
 8005b92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b94:	697b      	ldr	r3, [r7, #20]
	}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	2000034c 	.word	0x2000034c
 8005ba4:	20000350 	.word	0x20000350
 8005ba8:	20000454 	.word	0x20000454

08005bac <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8005bb2:	4b09      	ldr	r3, [pc, #36]	; (8005bd8 <uxTaskResetEventItemValue+0x2c>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bba:	4b07      	ldr	r3, [pc, #28]	; (8005bd8 <uxTaskResetEventItemValue+0x2c>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc0:	4b05      	ldr	r3, [pc, #20]	; (8005bd8 <uxTaskResetEventItemValue+0x2c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f1c2 0207 	rsb	r2, r2, #7
 8005bc8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8005bca:	687b      	ldr	r3, [r7, #4]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bc80      	pop	{r7}
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	2000034c 	.word	0x2000034c

08005bdc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005be6:	4b29      	ldr	r3, [pc, #164]	; (8005c8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bec:	4b28      	ldr	r3, [pc, #160]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3304      	adds	r3, #4
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fe fc52 	bl	800449c <uxListRemove>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d10b      	bne.n	8005c16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005bfe:	4b24      	ldr	r3, [pc, #144]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c04:	2201      	movs	r2, #1
 8005c06:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0a:	43da      	mvns	r2, r3
 8005c0c:	4b21      	ldr	r3, [pc, #132]	; (8005c94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4013      	ands	r3, r2
 8005c12:	4a20      	ldr	r2, [pc, #128]	; (8005c94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c1c:	d10a      	bne.n	8005c34 <prvAddCurrentTaskToDelayedList+0x58>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d007      	beq.n	8005c34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c24:	4b1a      	ldr	r3, [pc, #104]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	481a      	ldr	r0, [pc, #104]	; (8005c98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005c2e:	f7fe fbda 	bl	80043e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c32:	e026      	b.n	8005c82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4413      	add	r3, r2
 8005c3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c3c:	4b14      	ldr	r3, [pc, #80]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d209      	bcs.n	8005c60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c4c:	4b13      	ldr	r3, [pc, #76]	; (8005c9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	4b0f      	ldr	r3, [pc, #60]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3304      	adds	r3, #4
 8005c56:	4619      	mov	r1, r3
 8005c58:	4610      	mov	r0, r2
 8005c5a:	f7fe fbe7 	bl	800442c <vListInsert>
}
 8005c5e:	e010      	b.n	8005c82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c60:	4b0f      	ldr	r3, [pc, #60]	; (8005ca0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	4b0a      	ldr	r3, [pc, #40]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	4610      	mov	r0, r2
 8005c6e:	f7fe fbdd 	bl	800442c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c72:	4b0c      	ldr	r3, [pc, #48]	; (8005ca4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d202      	bcs.n	8005c82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005c7c:	4a09      	ldr	r2, [pc, #36]	; (8005ca4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	6013      	str	r3, [r2, #0]
}
 8005c82:	bf00      	nop
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20000450 	.word	0x20000450
 8005c90:	2000034c 	.word	0x2000034c
 8005c94:	20000454 	.word	0x20000454
 8005c98:	20000438 	.word	0x20000438
 8005c9c:	20000408 	.word	0x20000408
 8005ca0:	20000404 	.word	0x20000404
 8005ca4:	2000046c 	.word	0x2000046c

08005ca8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	3b04      	subs	r3, #4
 8005cb8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005cc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	3b04      	subs	r3, #4
 8005cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	f023 0201 	bic.w	r2, r3, #1
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	3b04      	subs	r3, #4
 8005cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cd8:	4a08      	ldr	r2, [pc, #32]	; (8005cfc <pxPortInitialiseStack+0x54>)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	3b14      	subs	r3, #20
 8005ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	3b20      	subs	r3, #32
 8005cee:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bc80      	pop	{r7}
 8005cfa:	4770      	bx	lr
 8005cfc:	08005d01 	.word	0x08005d01

08005d00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d0a:	4b12      	ldr	r3, [pc, #72]	; (8005d54 <prvTaskExitError+0x54>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d12:	d00a      	beq.n	8005d2a <prvTaskExitError+0x2a>
	__asm volatile
 8005d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d18:	f383 8811 	msr	BASEPRI, r3
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	f3bf 8f4f 	dsb	sy
 8005d24:	60fb      	str	r3, [r7, #12]
}
 8005d26:	bf00      	nop
 8005d28:	e7fe      	b.n	8005d28 <prvTaskExitError+0x28>
	__asm volatile
 8005d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	60bb      	str	r3, [r7, #8]
}
 8005d3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d3e:	bf00      	nop
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d0fc      	beq.n	8005d40 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d46:	bf00      	nop
 8005d48:	bf00      	nop
 8005d4a:	3714      	adds	r7, #20
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bc80      	pop	{r7}
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	2000000c 	.word	0x2000000c
	...

08005d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d60:	4b07      	ldr	r3, [pc, #28]	; (8005d80 <pxCurrentTCBConst2>)
 8005d62:	6819      	ldr	r1, [r3, #0]
 8005d64:	6808      	ldr	r0, [r1, #0]
 8005d66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005d6a:	f380 8809 	msr	PSP, r0
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	f04f 0000 	mov.w	r0, #0
 8005d76:	f380 8811 	msr	BASEPRI, r0
 8005d7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005d7e:	4770      	bx	lr

08005d80 <pxCurrentTCBConst2>:
 8005d80:	2000034c 	.word	0x2000034c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d84:	bf00      	nop
 8005d86:	bf00      	nop

08005d88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005d88:	4806      	ldr	r0, [pc, #24]	; (8005da4 <prvPortStartFirstTask+0x1c>)
 8005d8a:	6800      	ldr	r0, [r0, #0]
 8005d8c:	6800      	ldr	r0, [r0, #0]
 8005d8e:	f380 8808 	msr	MSP, r0
 8005d92:	b662      	cpsie	i
 8005d94:	b661      	cpsie	f
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	f3bf 8f6f 	isb	sy
 8005d9e:	df00      	svc	0
 8005da0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005da2:	bf00      	nop
 8005da4:	e000ed08 	.word	0xe000ed08

08005da8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dae:	4b32      	ldr	r3, [pc, #200]	; (8005e78 <xPortStartScheduler+0xd0>)
 8005db0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	22ff      	movs	r2, #255	; 0xff
 8005dbe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005dc8:	78fb      	ldrb	r3, [r7, #3]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005dd0:	b2da      	uxtb	r2, r3
 8005dd2:	4b2a      	ldr	r3, [pc, #168]	; (8005e7c <xPortStartScheduler+0xd4>)
 8005dd4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005dd6:	4b2a      	ldr	r3, [pc, #168]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005dd8:	2207      	movs	r2, #7
 8005dda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ddc:	e009      	b.n	8005df2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005dde:	4b28      	ldr	r3, [pc, #160]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	4a26      	ldr	r2, [pc, #152]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005de6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005de8:	78fb      	ldrb	r3, [r7, #3]
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005df2:	78fb      	ldrb	r3, [r7, #3]
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dfa:	2b80      	cmp	r3, #128	; 0x80
 8005dfc:	d0ef      	beq.n	8005dde <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005dfe:	4b20      	ldr	r3, [pc, #128]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f1c3 0307 	rsb	r3, r3, #7
 8005e06:	2b04      	cmp	r3, #4
 8005e08:	d00a      	beq.n	8005e20 <xPortStartScheduler+0x78>
	__asm volatile
 8005e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0e:	f383 8811 	msr	BASEPRI, r3
 8005e12:	f3bf 8f6f 	isb	sy
 8005e16:	f3bf 8f4f 	dsb	sy
 8005e1a:	60bb      	str	r3, [r7, #8]
}
 8005e1c:	bf00      	nop
 8005e1e:	e7fe      	b.n	8005e1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e20:	4b17      	ldr	r3, [pc, #92]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	021b      	lsls	r3, r3, #8
 8005e26:	4a16      	ldr	r2, [pc, #88]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005e28:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e2a:	4b15      	ldr	r3, [pc, #84]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e32:	4a13      	ldr	r2, [pc, #76]	; (8005e80 <xPortStartScheduler+0xd8>)
 8005e34:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e3e:	4b11      	ldr	r3, [pc, #68]	; (8005e84 <xPortStartScheduler+0xdc>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a10      	ldr	r2, [pc, #64]	; (8005e84 <xPortStartScheduler+0xdc>)
 8005e44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e4a:	4b0e      	ldr	r3, [pc, #56]	; (8005e84 <xPortStartScheduler+0xdc>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a0d      	ldr	r2, [pc, #52]	; (8005e84 <xPortStartScheduler+0xdc>)
 8005e50:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005e54:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e56:	f000 f8b9 	bl	8005fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e5a:	4b0b      	ldr	r3, [pc, #44]	; (8005e88 <xPortStartScheduler+0xe0>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005e60:	f7ff ff92 	bl	8005d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005e64:	f7ff fb16 	bl	8005494 <vTaskSwitchContext>
	prvTaskExitError();
 8005e68:	f7ff ff4a 	bl	8005d00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	e000e400 	.word	0xe000e400
 8005e7c:	20000478 	.word	0x20000478
 8005e80:	2000047c 	.word	0x2000047c
 8005e84:	e000ed20 	.word	0xe000ed20
 8005e88:	2000000c 	.word	0x2000000c

08005e8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
	__asm volatile
 8005e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e96:	f383 8811 	msr	BASEPRI, r3
 8005e9a:	f3bf 8f6f 	isb	sy
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	607b      	str	r3, [r7, #4]
}
 8005ea4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ea6:	4b0f      	ldr	r3, [pc, #60]	; (8005ee4 <vPortEnterCritical+0x58>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3301      	adds	r3, #1
 8005eac:	4a0d      	ldr	r2, [pc, #52]	; (8005ee4 <vPortEnterCritical+0x58>)
 8005eae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	; (8005ee4 <vPortEnterCritical+0x58>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d10f      	bne.n	8005ed8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005eb8:	4b0b      	ldr	r3, [pc, #44]	; (8005ee8 <vPortEnterCritical+0x5c>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00a      	beq.n	8005ed8 <vPortEnterCritical+0x4c>
	__asm volatile
 8005ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec6:	f383 8811 	msr	BASEPRI, r3
 8005eca:	f3bf 8f6f 	isb	sy
 8005ece:	f3bf 8f4f 	dsb	sy
 8005ed2:	603b      	str	r3, [r7, #0]
}
 8005ed4:	bf00      	nop
 8005ed6:	e7fe      	b.n	8005ed6 <vPortEnterCritical+0x4a>
	}
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bc80      	pop	{r7}
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	2000000c 	.word	0x2000000c
 8005ee8:	e000ed04 	.word	0xe000ed04

08005eec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005ef2:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <vPortExitCritical+0x4c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10a      	bne.n	8005f10 <vPortExitCritical+0x24>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	607b      	str	r3, [r7, #4]
}
 8005f0c:	bf00      	nop
 8005f0e:	e7fe      	b.n	8005f0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f10:	4b09      	ldr	r3, [pc, #36]	; (8005f38 <vPortExitCritical+0x4c>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3b01      	subs	r3, #1
 8005f16:	4a08      	ldr	r2, [pc, #32]	; (8005f38 <vPortExitCritical+0x4c>)
 8005f18:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f1a:	4b07      	ldr	r3, [pc, #28]	; (8005f38 <vPortExitCritical+0x4c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d105      	bne.n	8005f2e <vPortExitCritical+0x42>
 8005f22:	2300      	movs	r3, #0
 8005f24:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f2c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f2e:	bf00      	nop
 8005f30:	370c      	adds	r7, #12
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bc80      	pop	{r7}
 8005f36:	4770      	bx	lr
 8005f38:	2000000c 	.word	0x2000000c
 8005f3c:	00000000 	.word	0x00000000

08005f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f40:	f3ef 8009 	mrs	r0, PSP
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	4b0d      	ldr	r3, [pc, #52]	; (8005f80 <pxCurrentTCBConst>)
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005f50:	6010      	str	r0, [r2, #0]
 8005f52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005f56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005f5a:	f380 8811 	msr	BASEPRI, r0
 8005f5e:	f7ff fa99 	bl	8005494 <vTaskSwitchContext>
 8005f62:	f04f 0000 	mov.w	r0, #0
 8005f66:	f380 8811 	msr	BASEPRI, r0
 8005f6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005f6e:	6819      	ldr	r1, [r3, #0]
 8005f70:	6808      	ldr	r0, [r1, #0]
 8005f72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005f76:	f380 8809 	msr	PSP, r0
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	4770      	bx	lr

08005f80 <pxCurrentTCBConst>:
 8005f80:	2000034c 	.word	0x2000034c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005f84:	bf00      	nop
 8005f86:	bf00      	nop

08005f88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b082      	sub	sp, #8
 8005f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	607b      	str	r3, [r7, #4]
}
 8005fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005fa2:	f7ff f9b9 	bl	8005318 <xTaskIncrementTick>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d003      	beq.n	8005fb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005fac:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <SysTick_Handler+0x40>)
 8005fae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	f383 8811 	msr	BASEPRI, r3
}
 8005fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005fc0:	bf00      	nop
 8005fc2:	3708      	adds	r7, #8
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	e000ed04 	.word	0xe000ed04

08005fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005fd0:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <vPortSetupTimerInterrupt+0x30>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005fd6:	4b0a      	ldr	r3, [pc, #40]	; (8006000 <vPortSetupTimerInterrupt+0x34>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005fdc:	4b09      	ldr	r3, [pc, #36]	; (8006004 <vPortSetupTimerInterrupt+0x38>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a09      	ldr	r2, [pc, #36]	; (8006008 <vPortSetupTimerInterrupt+0x3c>)
 8005fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe6:	099b      	lsrs	r3, r3, #6
 8005fe8:	4a08      	ldr	r2, [pc, #32]	; (800600c <vPortSetupTimerInterrupt+0x40>)
 8005fea:	3b01      	subs	r3, #1
 8005fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005fee:	4b03      	ldr	r3, [pc, #12]	; (8005ffc <vPortSetupTimerInterrupt+0x30>)
 8005ff0:	2207      	movs	r2, #7
 8005ff2:	601a      	str	r2, [r3, #0]
}
 8005ff4:	bf00      	nop
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bc80      	pop	{r7}
 8005ffa:	4770      	bx	lr
 8005ffc:	e000e010 	.word	0xe000e010
 8006000:	e000e018 	.word	0xe000e018
 8006004:	20000000 	.word	0x20000000
 8006008:	10624dd3 	.word	0x10624dd3
 800600c:	e000e014 	.word	0xe000e014

08006010 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b08a      	sub	sp, #40	; 0x28
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006018:	2300      	movs	r3, #0
 800601a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800601c:	f7ff f8d2 	bl	80051c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006020:	4b58      	ldr	r3, [pc, #352]	; (8006184 <pvPortMalloc+0x174>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d101      	bne.n	800602c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006028:	f000 f910 	bl	800624c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800602c:	4b56      	ldr	r3, [pc, #344]	; (8006188 <pvPortMalloc+0x178>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4013      	ands	r3, r2
 8006034:	2b00      	cmp	r3, #0
 8006036:	f040 808e 	bne.w	8006156 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01d      	beq.n	800607c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006040:	2208      	movs	r2, #8
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4413      	add	r3, r2
 8006046:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f003 0307 	and.w	r3, r3, #7
 800604e:	2b00      	cmp	r3, #0
 8006050:	d014      	beq.n	800607c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f023 0307 	bic.w	r3, r3, #7
 8006058:	3308      	adds	r3, #8
 800605a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f003 0307 	and.w	r3, r3, #7
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00a      	beq.n	800607c <pvPortMalloc+0x6c>
	__asm volatile
 8006066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	617b      	str	r3, [r7, #20]
}
 8006078:	bf00      	nop
 800607a:	e7fe      	b.n	800607a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d069      	beq.n	8006156 <pvPortMalloc+0x146>
 8006082:	4b42      	ldr	r3, [pc, #264]	; (800618c <pvPortMalloc+0x17c>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	429a      	cmp	r2, r3
 800608a:	d864      	bhi.n	8006156 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800608c:	4b40      	ldr	r3, [pc, #256]	; (8006190 <pvPortMalloc+0x180>)
 800608e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006090:	4b3f      	ldr	r3, [pc, #252]	; (8006190 <pvPortMalloc+0x180>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006096:	e004      	b.n	80060a2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d903      	bls.n	80060b4 <pvPortMalloc+0xa4>
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1f1      	bne.n	8006098 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80060b4:	4b33      	ldr	r3, [pc, #204]	; (8006184 <pvPortMalloc+0x174>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d04b      	beq.n	8006156 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80060be:	6a3b      	ldr	r3, [r7, #32]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2208      	movs	r2, #8
 80060c4:	4413      	add	r3, r2
 80060c6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	6a3b      	ldr	r3, [r7, #32]
 80060ce:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80060d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	1ad2      	subs	r2, r2, r3
 80060d8:	2308      	movs	r3, #8
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	429a      	cmp	r2, r3
 80060de:	d91f      	bls.n	8006120 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80060e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4413      	add	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	f003 0307 	and.w	r3, r3, #7
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00a      	beq.n	8006108 <pvPortMalloc+0xf8>
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	613b      	str	r3, [r7, #16]
}
 8006104:	bf00      	nop
 8006106:	e7fe      	b.n	8006106 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	1ad2      	subs	r2, r2, r3
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800611a:	69b8      	ldr	r0, [r7, #24]
 800611c:	f000 f8f8 	bl	8006310 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006120:	4b1a      	ldr	r3, [pc, #104]	; (800618c <pvPortMalloc+0x17c>)
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	4a18      	ldr	r2, [pc, #96]	; (800618c <pvPortMalloc+0x17c>)
 800612c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800612e:	4b17      	ldr	r3, [pc, #92]	; (800618c <pvPortMalloc+0x17c>)
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	4b18      	ldr	r3, [pc, #96]	; (8006194 <pvPortMalloc+0x184>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	429a      	cmp	r2, r3
 8006138:	d203      	bcs.n	8006142 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800613a:	4b14      	ldr	r3, [pc, #80]	; (800618c <pvPortMalloc+0x17c>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a15      	ldr	r2, [pc, #84]	; (8006194 <pvPortMalloc+0x184>)
 8006140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	4b10      	ldr	r3, [pc, #64]	; (8006188 <pvPortMalloc+0x178>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	431a      	orrs	r2, r3
 800614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	2200      	movs	r2, #0
 8006154:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006156:	f7ff f843 	bl	80051e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f003 0307 	and.w	r3, r3, #7
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00a      	beq.n	800617a <pvPortMalloc+0x16a>
	__asm volatile
 8006164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006168:	f383 8811 	msr	BASEPRI, r3
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	60fb      	str	r3, [r7, #12]
}
 8006176:	bf00      	nop
 8006178:	e7fe      	b.n	8006178 <pvPortMalloc+0x168>
	return pvReturn;
 800617a:	69fb      	ldr	r3, [r7, #28]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3728      	adds	r7, #40	; 0x28
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	20001088 	.word	0x20001088
 8006188:	20001094 	.word	0x20001094
 800618c:	2000108c 	.word	0x2000108c
 8006190:	20001080 	.word	0x20001080
 8006194:	20001090 	.word	0x20001090

08006198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d048      	beq.n	800623c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80061aa:	2308      	movs	r3, #8
 80061ac:	425b      	negs	r3, r3
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4413      	add	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	4b21      	ldr	r3, [pc, #132]	; (8006244 <vPortFree+0xac>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4013      	ands	r3, r2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10a      	bne.n	80061dc <vPortFree+0x44>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	60fb      	str	r3, [r7, #12]
}
 80061d8:	bf00      	nop
 80061da:	e7fe      	b.n	80061da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <vPortFree+0x62>
	__asm volatile
 80061e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	60bb      	str	r3, [r7, #8]
}
 80061f6:	bf00      	nop
 80061f8:	e7fe      	b.n	80061f8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	4b11      	ldr	r3, [pc, #68]	; (8006244 <vPortFree+0xac>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4013      	ands	r3, r2
 8006204:	2b00      	cmp	r3, #0
 8006206:	d019      	beq.n	800623c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d115      	bne.n	800623c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	4b0b      	ldr	r3, [pc, #44]	; (8006244 <vPortFree+0xac>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	43db      	mvns	r3, r3
 800621a:	401a      	ands	r2, r3
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006220:	f7fe ffd0 	bl	80051c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	685a      	ldr	r2, [r3, #4]
 8006228:	4b07      	ldr	r3, [pc, #28]	; (8006248 <vPortFree+0xb0>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4413      	add	r3, r2
 800622e:	4a06      	ldr	r2, [pc, #24]	; (8006248 <vPortFree+0xb0>)
 8006230:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006232:	6938      	ldr	r0, [r7, #16]
 8006234:	f000 f86c 	bl	8006310 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006238:	f7fe ffd2 	bl	80051e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800623c:	bf00      	nop
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	20001094 	.word	0x20001094
 8006248:	2000108c 	.word	0x2000108c

0800624c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006252:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006256:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006258:	4b27      	ldr	r3, [pc, #156]	; (80062f8 <prvHeapInit+0xac>)
 800625a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00c      	beq.n	8006280 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	3307      	adds	r3, #7
 800626a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f023 0307 	bic.w	r3, r3, #7
 8006272:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	4a1f      	ldr	r2, [pc, #124]	; (80062f8 <prvHeapInit+0xac>)
 800627c:	4413      	add	r3, r2
 800627e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006284:	4a1d      	ldr	r2, [pc, #116]	; (80062fc <prvHeapInit+0xb0>)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800628a:	4b1c      	ldr	r3, [pc, #112]	; (80062fc <prvHeapInit+0xb0>)
 800628c:	2200      	movs	r2, #0
 800628e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	4413      	add	r3, r2
 8006296:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006298:	2208      	movs	r2, #8
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	1a9b      	subs	r3, r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0307 	bic.w	r3, r3, #7
 80062a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	4a15      	ldr	r2, [pc, #84]	; (8006300 <prvHeapInit+0xb4>)
 80062ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80062ae:	4b14      	ldr	r3, [pc, #80]	; (8006300 <prvHeapInit+0xb4>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2200      	movs	r2, #0
 80062b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80062b6:	4b12      	ldr	r3, [pc, #72]	; (8006300 <prvHeapInit+0xb4>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2200      	movs	r2, #0
 80062bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	1ad2      	subs	r2, r2, r3
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80062cc:	4b0c      	ldr	r3, [pc, #48]	; (8006300 <prvHeapInit+0xb4>)
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	4a0a      	ldr	r2, [pc, #40]	; (8006304 <prvHeapInit+0xb8>)
 80062da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	4a09      	ldr	r2, [pc, #36]	; (8006308 <prvHeapInit+0xbc>)
 80062e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80062e4:	4b09      	ldr	r3, [pc, #36]	; (800630c <prvHeapInit+0xc0>)
 80062e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80062ea:	601a      	str	r2, [r3, #0]
}
 80062ec:	bf00      	nop
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bc80      	pop	{r7}
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	20000480 	.word	0x20000480
 80062fc:	20001080 	.word	0x20001080
 8006300:	20001088 	.word	0x20001088
 8006304:	20001090 	.word	0x20001090
 8006308:	2000108c 	.word	0x2000108c
 800630c:	20001094 	.word	0x20001094

08006310 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006318:	4b27      	ldr	r3, [pc, #156]	; (80063b8 <prvInsertBlockIntoFreeList+0xa8>)
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	e002      	b.n	8006324 <prvInsertBlockIntoFreeList+0x14>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	429a      	cmp	r2, r3
 800632c:	d8f7      	bhi.n	800631e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	68ba      	ldr	r2, [r7, #8]
 8006338:	4413      	add	r3, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	429a      	cmp	r2, r3
 800633e:	d108      	bne.n	8006352 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	441a      	add	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	441a      	add	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	429a      	cmp	r2, r3
 8006364:	d118      	bne.n	8006398 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	4b14      	ldr	r3, [pc, #80]	; (80063bc <prvInsertBlockIntoFreeList+0xac>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	429a      	cmp	r2, r3
 8006370:	d00d      	beq.n	800638e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	441a      	add	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	e008      	b.n	80063a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800638e:	4b0b      	ldr	r3, [pc, #44]	; (80063bc <prvInsertBlockIntoFreeList+0xac>)
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	601a      	str	r2, [r3, #0]
 8006396:	e003      	b.n	80063a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d002      	beq.n	80063ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr
 80063b8:	20001080 	.word	0x20001080
 80063bc:	20001088 	.word	0x20001088

080063c0 <ADC_IN_2>:
	if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_REG_EOC))		return HAL_ADC_GetValue(&hadc1);
	return 0;
}

uint16_t ADC_IN_2(void)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 80063c4:	480c      	ldr	r0, [pc, #48]	; (80063f8 <ADC_IN_2+0x38>)
 80063c6:	f7fa fef7 	bl	80011b8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2,500);
 80063ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80063ce:	480a      	ldr	r0, [pc, #40]	; (80063f8 <ADC_IN_2+0x38>)
 80063d0:	f7fa ffa0 	bl	8001314 <HAL_ADC_PollForConversion>
	if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc2), HAL_ADC_STATE_REG_EOC))		return HAL_ADC_GetValue(&hadc2);
 80063d4:	4808      	ldr	r0, [pc, #32]	; (80063f8 <ADC_IN_2+0x38>)
 80063d6:	f7fb f9a7 	bl	8001728 <HAL_ADC_GetState>
 80063da:	4603      	mov	r3, r0
 80063dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <ADC_IN_2+0x30>
 80063e4:	4804      	ldr	r0, [pc, #16]	; (80063f8 <ADC_IN_2+0x38>)
 80063e6:	f7fb f89b 	bl	8001520 <HAL_ADC_GetValue>
 80063ea:	4603      	mov	r3, r0
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	e000      	b.n	80063f2 <ADC_IN_2+0x32>
	return 0;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	200010f4 	.word	0x200010f4

080063fc <esp8266_send_cmd>:
#include "esp8266.h"

uint8_t esp8266_send_cmd(char *cmd, char *ack, uint16_t waittime) //ESP8266
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	4613      	mov	r3, r2
 8006408:	80fb      	strh	r3, [r7, #6]
	uint8_t res = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	75fb      	strb	r3, [r7, #23]
	USART_RX_STA = 0;
 800640e:	4b1a      	ldr	r3, [pc, #104]	; (8006478 <esp8266_send_cmd+0x7c>)
 8006410:	2200      	movs	r2, #0
 8006412:	801a      	strh	r2, [r3, #0]
	memset(USART_RX_BUF,0,USART_REC_LEN); //30
 8006414:	22c8      	movs	r2, #200	; 0xc8
 8006416:	2100      	movs	r1, #0
 8006418:	4818      	ldr	r0, [pc, #96]	; (800647c <esp8266_send_cmd+0x80>)
 800641a:	f003 f851 	bl	80094c0 <memset>
	usart_printf(&huart3, "%s\r\n", cmd);
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	4917      	ldr	r1, [pc, #92]	; (8006480 <esp8266_send_cmd+0x84>)
 8006422:	4818      	ldr	r0, [pc, #96]	; (8006484 <esp8266_send_cmd+0x88>)
 8006424:	f002 fed4 	bl	80091d0 <usart_printf>
	if(waittime) //
 8006428:	88fb      	ldrh	r3, [r7, #6]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d01e      	beq.n	800646c <esp8266_send_cmd+0x70>
	{
		while(--waittime) //
 800642e:	e010      	b.n	8006452 <esp8266_send_cmd+0x56>
		{
			HAL_Delay(10);//HAL
 8006430:	200a      	movs	r0, #10
 8006432:	f7fa fdc5 	bl	8000fc0 <HAL_Delay>
			if(USART_RX_STA&0x8000) //
 8006436:	4b10      	ldr	r3, [pc, #64]	; (8006478 <esp8266_send_cmd+0x7c>)
 8006438:	881b      	ldrh	r3, [r3, #0]
 800643a:	b21b      	sxth	r3, r3
 800643c:	2b00      	cmp	r3, #0
 800643e:	da08      	bge.n	8006452 <esp8266_send_cmd+0x56>
			{
				if(esp8266_check_cmd((uint8_t *)ack))
 8006440:	68b8      	ldr	r0, [r7, #8]
 8006442:	f000 f821 	bl	8006488 <esp8266_check_cmd>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d109      	bne.n	8006460 <esp8266_send_cmd+0x64>
				{
//					printf(":%s\r\n",(uint8_t *)ack);//
					break; //
				}
				USART_RX_STA=0; //30
 800644c:	4b0a      	ldr	r3, [pc, #40]	; (8006478 <esp8266_send_cmd+0x7c>)
 800644e:	2200      	movs	r2, #0
 8006450:	801a      	strh	r2, [r3, #0]
		while(--waittime) //
 8006452:	88fb      	ldrh	r3, [r7, #6]
 8006454:	3b01      	subs	r3, #1
 8006456:	80fb      	strh	r3, [r7, #6]
 8006458:	88fb      	ldrh	r3, [r7, #6]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e8      	bne.n	8006430 <esp8266_send_cmd+0x34>
 800645e:	e000      	b.n	8006462 <esp8266_send_cmd+0x66>
					break; //
 8006460:	bf00      	nop
			}
		}
		if(waittime==0)res=1;
 8006462:	88fb      	ldrh	r3, [r7, #6]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <esp8266_send_cmd+0x70>
 8006468:	2301      	movs	r3, #1
 800646a:	75fb      	strb	r3, [r7, #23]
	}
	return res;
 800646c:	7dfb      	ldrb	r3, [r7, #23]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3718      	adds	r7, #24
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	2000109c 	.word	0x2000109c
 800647c:	20001498 	.word	0x20001498
 8006480:	0800a7d4 	.word	0x0800a7d4
 8006484:	200010ac 	.word	0x200010ac

08006488 <esp8266_check_cmd>:

uint8_t* esp8266_check_cmd(uint8_t *str) //ESP8266
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
	char *strx=0;
 8006490:	2300      	movs	r3, #0
 8006492:	60fb      	str	r3, [r7, #12]
	if(USART_RX_STA&0X8000) //
 8006494:	4b0c      	ldr	r3, [pc, #48]	; (80064c8 <esp8266_check_cmd+0x40>)
 8006496:	881b      	ldrh	r3, [r3, #0]
 8006498:	b21b      	sxth	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	da0f      	bge.n	80064be <esp8266_check_cmd+0x36>
	{
		USART_RX_BUF[USART_RX_STA&0X7FFF] = 0; //
 800649e:	4b0a      	ldr	r3, [pc, #40]	; (80064c8 <esp8266_check_cmd+0x40>)
 80064a0:	881b      	ldrh	r3, [r3, #0]
 80064a2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80064a6:	4a09      	ldr	r2, [pc, #36]	; (80064cc <esp8266_check_cmd+0x44>)
 80064a8:	2100      	movs	r1, #0
 80064aa:	54d1      	strb	r1, [r2, r3]
		printf("%s\r\n",(char*)USART_RX_BUF);
 80064ac:	4907      	ldr	r1, [pc, #28]	; (80064cc <esp8266_check_cmd+0x44>)
 80064ae:	4808      	ldr	r0, [pc, #32]	; (80064d0 <esp8266_check_cmd+0x48>)
 80064b0:	f003 f8b4 	bl	800961c <iprintf>
		strx=strstr((const char*)USART_RX_BUF,(const char*)str);
 80064b4:	6879      	ldr	r1, [r7, #4]
 80064b6:	4805      	ldr	r0, [pc, #20]	; (80064cc <esp8266_check_cmd+0x44>)
 80064b8:	f003 f9a5 	bl	8009806 <strstr>
 80064bc:	60f8      	str	r0, [r7, #12]
	}
	return (uint8_t*)strx;
 80064be:	68fb      	ldr	r3, [r7, #12]
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3710      	adds	r7, #16
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	2000109c 	.word	0x2000109c
 80064cc:	20001498 	.word	0x20001498
 80064d0:	0800a7d4 	.word	0x0800a7d4

080064d4 <esp8266_quit_trans>:

uint8_t esp8266_quit_trans(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
	while((USART3->SR&0X40)==0);
 80064d8:	bf00      	nop
 80064da:	4b17      	ldr	r3, [pc, #92]	; (8006538 <esp8266_quit_trans+0x64>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d0f9      	beq.n	80064da <esp8266_quit_trans+0x6>
	USART3->DR='+';      
 80064e6:	4b14      	ldr	r3, [pc, #80]	; (8006538 <esp8266_quit_trans+0x64>)
 80064e8:	222b      	movs	r2, #43	; 0x2b
 80064ea:	605a      	str	r2, [r3, #4]
	HAL_Delay(15);
 80064ec:	200f      	movs	r0, #15
 80064ee:	f7fa fd67 	bl	8000fc0 <HAL_Delay>
	while((USART3->SR&0X40)==0);
 80064f2:	bf00      	nop
 80064f4:	4b10      	ldr	r3, [pc, #64]	; (8006538 <esp8266_quit_trans+0x64>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d0f9      	beq.n	80064f4 <esp8266_quit_trans+0x20>
	USART3->DR='+';      
 8006500:	4b0d      	ldr	r3, [pc, #52]	; (8006538 <esp8266_quit_trans+0x64>)
 8006502:	222b      	movs	r2, #43	; 0x2b
 8006504:	605a      	str	r2, [r3, #4]
	HAL_Delay(15);
 8006506:	200f      	movs	r0, #15
 8006508:	f7fa fd5a 	bl	8000fc0 <HAL_Delay>
	while((USART3->SR&0X40)==0);
 800650c:	bf00      	nop
 800650e:	4b0a      	ldr	r3, [pc, #40]	; (8006538 <esp8266_quit_trans+0x64>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006516:	2b00      	cmp	r3, #0
 8006518:	d0f9      	beq.n	800650e <esp8266_quit_trans+0x3a>
	USART3->DR='+';      
 800651a:	4b07      	ldr	r3, [pc, #28]	; (8006538 <esp8266_quit_trans+0x64>)
 800651c:	222b      	movs	r2, #43	; 0x2b
 800651e:	605a      	str	r2, [r3, #4]
	HAL_Delay(500);
 8006520:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006524:	f7fa fd4c 	bl	8000fc0 <HAL_Delay>
	return esp8266_send_cmd("AT","OK",200);
 8006528:	22c8      	movs	r2, #200	; 0xc8
 800652a:	4904      	ldr	r1, [pc, #16]	; (800653c <esp8266_quit_trans+0x68>)
 800652c:	4804      	ldr	r0, [pc, #16]	; (8006540 <esp8266_quit_trans+0x6c>)
 800652e:	f7ff ff65 	bl	80063fc <esp8266_send_cmd>
 8006532:	4603      	mov	r3, r0
}
 8006534:	4618      	mov	r0, r3
 8006536:	bd80      	pop	{r7, pc}
 8006538:	40004800 	.word	0x40004800
 800653c:	0800a7dc 	.word	0x0800a7dc
 8006540:	0800a7e0 	.word	0x0800a7e0

08006544 <esp8266_Connect_IOTServer>:

uint8_t esp8266_Connect_IOTServer(void)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8006548:	2064      	movs	r0, #100	; 0x64
 800654a:	f7fa fd39 	bl	8000fc0 <HAL_Delay>

	esp8266_send_cmd("AT","OK",50);
 800654e:	2232      	movs	r2, #50	; 0x32
 8006550:	4960      	ldr	r1, [pc, #384]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 8006552:	4861      	ldr	r0, [pc, #388]	; (80066d8 <esp8266_Connect_IOTServer+0x194>)
 8006554:	f7ff ff52 	bl	80063fc <esp8266_send_cmd>
	if(esp8266_quit_trans())
 8006558:	f7ff ffbc 	bl	80064d4 <esp8266_quit_trans>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d005      	beq.n	800656e <esp8266_Connect_IOTServer+0x2a>
	{
		usart_printf(&huart1,"quit_trans error\r\n");
 8006562:	495e      	ldr	r1, [pc, #376]	; (80066dc <esp8266_Connect_IOTServer+0x198>)
 8006564:	485e      	ldr	r0, [pc, #376]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006566:	f002 fe33 	bl	80091d0 <usart_printf>
		return 6;
 800656a:	2306      	movs	r3, #6
 800656c:	e0b0      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}

	if(esp8266_send_cmd("ATE0","OK",50))
 800656e:	2232      	movs	r2, #50	; 0x32
 8006570:	4958      	ldr	r1, [pc, #352]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 8006572:	485c      	ldr	r0, [pc, #368]	; (80066e4 <esp8266_Connect_IOTServer+0x1a0>)
 8006574:	f7ff ff42 	bl	80063fc <esp8266_send_cmd>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d005      	beq.n	800658a <esp8266_Connect_IOTServer+0x46>
	{
		usart_printf(&huart1,"send ATE0 error\r\n");
 800657e:	495a      	ldr	r1, [pc, #360]	; (80066e8 <esp8266_Connect_IOTServer+0x1a4>)
 8006580:	4857      	ldr	r0, [pc, #348]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006582:	f002 fe25 	bl	80091d0 <usart_printf>
		return 1;
 8006586:	2301      	movs	r3, #1
 8006588:	e0a2      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	if(esp8266_send_cmd("AT","OK",50))
 800658a:	2232      	movs	r2, #50	; 0x32
 800658c:	4951      	ldr	r1, [pc, #324]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 800658e:	4852      	ldr	r0, [pc, #328]	; (80066d8 <esp8266_Connect_IOTServer+0x194>)
 8006590:	f7ff ff34 	bl	80063fc <esp8266_send_cmd>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d005      	beq.n	80065a6 <esp8266_Connect_IOTServer+0x62>
	{
		usart_printf(&huart1,"send AT error\r\n");
 800659a:	4954      	ldr	r1, [pc, #336]	; (80066ec <esp8266_Connect_IOTServer+0x1a8>)
 800659c:	4850      	ldr	r0, [pc, #320]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 800659e:	f002 fe17 	bl	80091d0 <usart_printf>
		return 1;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e094      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	if(esp8266_send_cmd("AT+CWMODE=1","OK",50))
 80065a6:	2232      	movs	r2, #50	; 0x32
 80065a8:	494a      	ldr	r1, [pc, #296]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 80065aa:	4851      	ldr	r0, [pc, #324]	; (80066f0 <esp8266_Connect_IOTServer+0x1ac>)
 80065ac:	f7ff ff26 	bl	80063fc <esp8266_send_cmd>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d005      	beq.n	80065c2 <esp8266_Connect_IOTServer+0x7e>
	{
		usart_printf(&huart1,"send AT+CWMODE=1 error\r\n");
 80065b6:	494f      	ldr	r1, [pc, #316]	; (80066f4 <esp8266_Connect_IOTServer+0x1b0>)
 80065b8:	4849      	ldr	r0, [pc, #292]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 80065ba:	f002 fe09 	bl	80091d0 <usart_printf>
		return 1;
 80065be:	2301      	movs	r3, #1
 80065c0:	e086      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	if(esp8266_send_cmd("AT+RST","OK",50))
 80065c2:	2232      	movs	r2, #50	; 0x32
 80065c4:	4943      	ldr	r1, [pc, #268]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 80065c6:	484c      	ldr	r0, [pc, #304]	; (80066f8 <esp8266_Connect_IOTServer+0x1b4>)
 80065c8:	f7ff ff18 	bl	80063fc <esp8266_send_cmd>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d005      	beq.n	80065de <esp8266_Connect_IOTServer+0x9a>
	{
		usart_printf(&huart1,"send AT+RST error\r\n");
 80065d2:	494a      	ldr	r1, [pc, #296]	; (80066fc <esp8266_Connect_IOTServer+0x1b8>)
 80065d4:	4842      	ldr	r0, [pc, #264]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 80065d6:	f002 fdfb 	bl	80091d0 <usart_printf>
		return 2;
 80065da:	2302      	movs	r3, #2
 80065dc:	e078      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	HAL_Delay(3000);
 80065de:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80065e2:	f7fa fced 	bl	8000fc0 <HAL_Delay>

	if(esp8266_send_cmd("AT+CWAUTOCONN=0","OK",50))
 80065e6:	2232      	movs	r2, #50	; 0x32
 80065e8:	493a      	ldr	r1, [pc, #232]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 80065ea:	4845      	ldr	r0, [pc, #276]	; (8006700 <esp8266_Connect_IOTServer+0x1bc>)
 80065ec:	f7ff ff06 	bl	80063fc <esp8266_send_cmd>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d005      	beq.n	8006602 <esp8266_Connect_IOTServer+0xbe>
	{
		usart_printf(&huart1,"send AT+CWAUTOCONN=0 error\r\n");
 80065f6:	4943      	ldr	r1, [pc, #268]	; (8006704 <esp8266_Connect_IOTServer+0x1c0>)
 80065f8:	4839      	ldr	r0, [pc, #228]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 80065fa:	f002 fde9 	bl	80091d0 <usart_printf>
		return 3;
 80065fe:	2303      	movs	r3, #3
 8006600:	e066      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	if(esp8266_Connect_AP())
 8006602:	f000 f899 	bl	8006738 <esp8266_Connect_AP>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d005      	beq.n	8006618 <esp8266_Connect_IOTServer+0xd4>
	{
		usart_printf(&huart1,"Connect_AP error\r\n");
 800660c:	493e      	ldr	r1, [pc, #248]	; (8006708 <esp8266_Connect_IOTServer+0x1c4>)
 800660e:	4834      	ldr	r0, [pc, #208]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006610:	f002 fdde 	bl	80091d0 <usart_printf>
		return 4;
 8006614:	2304      	movs	r3, #4
 8006616:	e05b      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	HAL_Delay(4000);
 8006618:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800661c:	f7fa fcd0 	bl	8000fc0 <HAL_Delay>


	if(esp8266_send_cmd("AT+CWDHCP=1,1","OK",100))
 8006620:	2264      	movs	r2, #100	; 0x64
 8006622:	492c      	ldr	r1, [pc, #176]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 8006624:	4839      	ldr	r0, [pc, #228]	; (800670c <esp8266_Connect_IOTServer+0x1c8>)
 8006626:	f7ff fee9 	bl	80063fc <esp8266_send_cmd>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d005      	beq.n	800663c <esp8266_Connect_IOTServer+0xf8>
	{
		usart_printf(&huart1,"AT+CWDHCP=1,1 error\r\n");
 8006630:	4937      	ldr	r1, [pc, #220]	; (8006710 <esp8266_Connect_IOTServer+0x1cc>)
 8006632:	482b      	ldr	r0, [pc, #172]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006634:	f002 fdcc 	bl	80091d0 <usart_printf>
		return 7;
 8006638:	2307      	movs	r3, #7
 800663a:	e049      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}


	if(esp8266_send_cmd("AT+CIPMUX=0","OK",100))
 800663c:	2264      	movs	r2, #100	; 0x64
 800663e:	4925      	ldr	r1, [pc, #148]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 8006640:	4834      	ldr	r0, [pc, #208]	; (8006714 <esp8266_Connect_IOTServer+0x1d0>)
 8006642:	f7ff fedb 	bl	80063fc <esp8266_send_cmd>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d005      	beq.n	8006658 <esp8266_Connect_IOTServer+0x114>
	{
		usart_printf(&huart1,"AT+CIPMUX=0 error\r\n");
 800664c:	4932      	ldr	r1, [pc, #200]	; (8006718 <esp8266_Connect_IOTServer+0x1d4>)
 800664e:	4824      	ldr	r0, [pc, #144]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006650:	f002 fdbe 	bl	80091d0 <usart_printf>
		return 7;
 8006654:	2307      	movs	r3, #7
 8006656:	e03b      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}

	if(esp8266_Connect_Server())
 8006658:	f000 f8a4 	bl	80067a4 <esp8266_Connect_Server>
 800665c:	4603      	mov	r3, r0
 800665e:	2b00      	cmp	r3, #0
 8006660:	d005      	beq.n	800666e <esp8266_Connect_IOTServer+0x12a>
	{
		usart_printf(&huart1,"connect server error\r\n");
 8006662:	492e      	ldr	r1, [pc, #184]	; (800671c <esp8266_Connect_IOTServer+0x1d8>)
 8006664:	481e      	ldr	r0, [pc, #120]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006666:	f002 fdb3 	bl	80091d0 <usart_printf>
		return 8;
 800666a:	2308      	movs	r3, #8
 800666c:	e030      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	

	if(esp8266_quit_trans())
 800666e:	f7ff ff31 	bl	80064d4 <esp8266_quit_trans>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d005      	beq.n	8006684 <esp8266_Connect_IOTServer+0x140>
	{
		usart_printf(&huart1,"quit_trans error\r\n");
 8006678:	4918      	ldr	r1, [pc, #96]	; (80066dc <esp8266_Connect_IOTServer+0x198>)
 800667a:	4819      	ldr	r0, [pc, #100]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 800667c:	f002 fda8 	bl	80091d0 <usart_printf>
		return 6;
 8006680:	2306      	movs	r3, #6
 8006682:	e025      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	if(esp8266_send_cmd("AT+CIPMODE=1","OK",50))
 8006684:	2232      	movs	r2, #50	; 0x32
 8006686:	4913      	ldr	r1, [pc, #76]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 8006688:	4825      	ldr	r0, [pc, #148]	; (8006720 <esp8266_Connect_IOTServer+0x1dc>)
 800668a:	f7ff feb7 	bl	80063fc <esp8266_send_cmd>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d005      	beq.n	80066a0 <esp8266_Connect_IOTServer+0x15c>
	{
		usart_printf(&huart1,"AT+CIPMODE=1 error\r\n");
 8006694:	4923      	ldr	r1, [pc, #140]	; (8006724 <esp8266_Connect_IOTServer+0x1e0>)
 8006696:	4812      	ldr	r0, [pc, #72]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 8006698:	f002 fd9a 	bl	80091d0 <usart_printf>
		return 6;
 800669c:	2306      	movs	r3, #6
 800669e:	e017      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}

	if(esp8266_send_cmd("AT+CIPSEND","OK",1000))
 80066a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80066a4:	490b      	ldr	r1, [pc, #44]	; (80066d4 <esp8266_Connect_IOTServer+0x190>)
 80066a6:	4820      	ldr	r0, [pc, #128]	; (8006728 <esp8266_Connect_IOTServer+0x1e4>)
 80066a8:	f7ff fea8 	bl	80063fc <esp8266_send_cmd>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d005      	beq.n	80066be <esp8266_Connect_IOTServer+0x17a>
	{
		usart_printf(&huart1,"AT+CIPSEND error\r\n");
 80066b2:	491e      	ldr	r1, [pc, #120]	; (800672c <esp8266_Connect_IOTServer+0x1e8>)
 80066b4:	480a      	ldr	r0, [pc, #40]	; (80066e0 <esp8266_Connect_IOTServer+0x19c>)
 80066b6:	f002 fd8b 	bl	80091d0 <usart_printf>
		return 9;
 80066ba:	2309      	movs	r3, #9
 80066bc:	e008      	b.n	80066d0 <esp8266_Connect_IOTServer+0x18c>
	}
	
	USART_RX_STA = 0;
 80066be:	4b1c      	ldr	r3, [pc, #112]	; (8006730 <esp8266_Connect_IOTServer+0x1ec>)
 80066c0:	2200      	movs	r2, #0
 80066c2:	801a      	strh	r2, [r3, #0]
	memset(USART_RX_BUF,0,USART_REC_LEN);
 80066c4:	22c8      	movs	r2, #200	; 0xc8
 80066c6:	2100      	movs	r1, #0
 80066c8:	481a      	ldr	r0, [pc, #104]	; (8006734 <esp8266_Connect_IOTServer+0x1f0>)
 80066ca:	f002 fef9 	bl	80094c0 <memset>
	return 0;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	0800a7dc 	.word	0x0800a7dc
 80066d8:	0800a7e0 	.word	0x0800a7e0
 80066dc:	0800a7e4 	.word	0x0800a7e4
 80066e0:	20001164 	.word	0x20001164
 80066e4:	0800a7f8 	.word	0x0800a7f8
 80066e8:	0800a800 	.word	0x0800a800
 80066ec:	0800a814 	.word	0x0800a814
 80066f0:	0800a824 	.word	0x0800a824
 80066f4:	0800a830 	.word	0x0800a830
 80066f8:	0800a84c 	.word	0x0800a84c
 80066fc:	0800a854 	.word	0x0800a854
 8006700:	0800a868 	.word	0x0800a868
 8006704:	0800a878 	.word	0x0800a878
 8006708:	0800a898 	.word	0x0800a898
 800670c:	0800a8ac 	.word	0x0800a8ac
 8006710:	0800a8bc 	.word	0x0800a8bc
 8006714:	0800a8d4 	.word	0x0800a8d4
 8006718:	0800a8e0 	.word	0x0800a8e0
 800671c:	0800a8f4 	.word	0x0800a8f4
 8006720:	0800a90c 	.word	0x0800a90c
 8006724:	0800a91c 	.word	0x0800a91c
 8006728:	0800a934 	.word	0x0800a934
 800672c:	0800a940 	.word	0x0800a940
 8006730:	2000109c 	.word	0x2000109c
 8006734:	20001498 	.word	0x20001498

08006738 <esp8266_Connect_AP>:

uint8_t esp8266_Connect_AP()
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
	uint8_t i=10;
 800673e:	230a      	movs	r3, #10
 8006740:	71fb      	strb	r3, [r7, #7]
	char *p = (char*)malloc(50);
 8006742:	2032      	movs	r0, #50	; 0x32
 8006744:	f002 fe9e 	bl	8009484 <malloc>
 8006748:	4603      	mov	r3, r0
 800674a:	603b      	str	r3, [r7, #0]
	sprintf((char*)p,"AT+CWJAP=\"%s\",\"%s\"",SSID,PASS);
 800674c:	4b11      	ldr	r3, [pc, #68]	; (8006794 <esp8266_Connect_AP+0x5c>)
 800674e:	4a12      	ldr	r2, [pc, #72]	; (8006798 <esp8266_Connect_AP+0x60>)
 8006750:	4912      	ldr	r1, [pc, #72]	; (800679c <esp8266_Connect_AP+0x64>)
 8006752:	6838      	ldr	r0, [r7, #0]
 8006754:	f002 fff4 	bl	8009740 <siprintf>
	while(esp8266_send_cmd(p,"WIFI GOT IP",1000) && i)
 8006758:	e002      	b.n	8006760 <esp8266_Connect_AP+0x28>
	{
		i--;
 800675a:	79fb      	ldrb	r3, [r7, #7]
 800675c:	3b01      	subs	r3, #1
 800675e:	71fb      	strb	r3, [r7, #7]
	while(esp8266_send_cmd(p,"WIFI GOT IP",1000) && i)
 8006760:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006764:	490e      	ldr	r1, [pc, #56]	; (80067a0 <esp8266_Connect_AP+0x68>)
 8006766:	6838      	ldr	r0, [r7, #0]
 8006768:	f7ff fe48 	bl	80063fc <esp8266_send_cmd>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <esp8266_Connect_AP+0x40>
 8006772:	79fb      	ldrb	r3, [r7, #7]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1f0      	bne.n	800675a <esp8266_Connect_AP+0x22>
	}
	free(p);
 8006778:	6838      	ldr	r0, [r7, #0]
 800677a:	f002 fe8b 	bl	8009494 <free>
	if(i) return 0;
 800677e:	79fb      	ldrb	r3, [r7, #7]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d001      	beq.n	8006788 <esp8266_Connect_AP+0x50>
 8006784:	2300      	movs	r3, #0
 8006786:	e000      	b.n	800678a <esp8266_Connect_AP+0x52>
	else return 1;
 8006788:	2301      	movs	r3, #1
}
 800678a:	4618      	mov	r0, r3
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	0800a954 	.word	0x0800a954
 8006798:	0800a960 	.word	0x0800a960
 800679c:	0800a970 	.word	0x0800a970
 80067a0:	0800a984 	.word	0x0800a984

080067a4 <esp8266_Connect_Server>:
uint8_t esp8266_Connect_Server() //ESP8266
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
	uint8_t i=10;
 80067aa:	230a      	movs	r3, #10
 80067ac:	71fb      	strb	r3, [r7, #7]
	char *p = (char*)malloc(50);//
 80067ae:	2032      	movs	r0, #50	; 0x32
 80067b0:	f002 fe68 	bl	8009484 <malloc>
 80067b4:	4603      	mov	r3, r0
 80067b6:	603b      	str	r3, [r7, #0]
	sprintf((char*)p,"AT+CIPSTART=\"TCP\",\"%s\",\%s",IOT_DOMAIN_NAME,IOT_PORTNUM);
 80067b8:	4b11      	ldr	r3, [pc, #68]	; (8006800 <esp8266_Connect_Server+0x5c>)
 80067ba:	4a12      	ldr	r2, [pc, #72]	; (8006804 <esp8266_Connect_Server+0x60>)
 80067bc:	4912      	ldr	r1, [pc, #72]	; (8006808 <esp8266_Connect_Server+0x64>)
 80067be:	6838      	ldr	r0, [r7, #0]
 80067c0:	f002 ffbe 	bl	8009740 <siprintf>
	while(esp8266_send_cmd(p,"CONNECT",1000) && i)
 80067c4:	e002      	b.n	80067cc <esp8266_Connect_Server+0x28>
	{
//		printf("\r\n");
		i--;
 80067c6:	79fb      	ldrb	r3, [r7, #7]
 80067c8:	3b01      	subs	r3, #1
 80067ca:	71fb      	strb	r3, [r7, #7]
	while(esp8266_send_cmd(p,"CONNECT",1000) && i)
 80067cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067d0:	490e      	ldr	r1, [pc, #56]	; (800680c <esp8266_Connect_Server+0x68>)
 80067d2:	6838      	ldr	r0, [r7, #0]
 80067d4:	f7ff fe12 	bl	80063fc <esp8266_send_cmd>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d002      	beq.n	80067e4 <esp8266_Connect_Server+0x40>
 80067de:	79fb      	ldrb	r3, [r7, #7]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1f0      	bne.n	80067c6 <esp8266_Connect_Server+0x22>
	}
	free(p);//
 80067e4:	6838      	ldr	r0, [r7, #0]
 80067e6:	f002 fe55 	bl	8009494 <free>
	if(i)return 0;//0
 80067ea:	79fb      	ldrb	r3, [r7, #7]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d001      	beq.n	80067f4 <esp8266_Connect_Server+0x50>
 80067f0:	2300      	movs	r3, #0
 80067f2:	e000      	b.n	80067f6 <esp8266_Connect_Server+0x52>
	else return 1;//1
 80067f4:	2301      	movs	r3, #1
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3708      	adds	r7, #8
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	0800a990 	.word	0x0800a990
 8006804:	0800a998 	.word	0x0800a998
 8006808:	0800a9c8 	.word	0x0800a9c8
 800680c:	0800a9e4 	.word	0x0800a9e4

08006810 <utils_hmac_sha1>:
/*-------------------------------------------------*/
/*hmacsha1                             */
/*                               */
/*-------------------------------------------------*/
void utils_hmac_sha1(const char *msg, int msg_len, char *digest, const char *key, int key_len)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b0c2      	sub	sp, #264	; 0x108
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	f107 0008 	add.w	r0, r7, #8
 800681c:	6001      	str	r1, [r0, #0]
 800681e:	1d39      	adds	r1, r7, #4
 8006820:	600a      	str	r2, [r1, #0]
 8006822:	463a      	mov	r2, r7
 8006824:	6013      	str	r3, [r2, #0]
    unsigned char k_ipad[KEY_IOPAD_SIZE];    /* inner padding - key XORd with ipad  */
    unsigned char k_opad[KEY_IOPAD_SIZE];    /* outer padding - key XORd with opad */
    unsigned char out[SHA1_DIGEST_SIZE];
    int i;
	
	if((NULL == msg) || (NULL == digest) || (NULL == key)) {
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 80d7 	beq.w	80069dc <utils_hmac_sha1+0x1cc>
 800682e:	1d3b      	adds	r3, r7, #4
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 80d2 	beq.w	80069dc <utils_hmac_sha1+0x1cc>
 8006838:	463b      	mov	r3, r7
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 80cd 	beq.w	80069dc <utils_hmac_sha1+0x1cc>
        return;
    }

    if(key_len > KEY_IOPAD_SIZE) {
 8006842:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006846:	2b40      	cmp	r3, #64	; 0x40
 8006848:	f300 80ca 	bgt.w	80069e0 <utils_hmac_sha1+0x1d0>
        return;
    }
	
    /* start out by storing key in pads */
    memset(k_ipad, 0, sizeof(k_ipad));
 800684c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006850:	2240      	movs	r2, #64	; 0x40
 8006852:	2100      	movs	r1, #0
 8006854:	4618      	mov	r0, r3
 8006856:	f002 fe33 	bl	80094c0 <memset>
    memset(k_opad, 0, sizeof(k_opad));
 800685a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800685e:	2240      	movs	r2, #64	; 0x40
 8006860:	2100      	movs	r1, #0
 8006862:	4618      	mov	r0, r3
 8006864:	f002 fe2c 	bl	80094c0 <memset>
    memcpy(k_ipad, key, key_len);
 8006868:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800686c:	463b      	mov	r3, r7
 800686e:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8006872:	6819      	ldr	r1, [r3, #0]
 8006874:	f002 fe16 	bl	80094a4 <memcpy>
    memcpy(k_opad, key, key_len);
 8006878:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800687c:	463b      	mov	r3, r7
 800687e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8006882:	6819      	ldr	r1, [r3, #0]
 8006884:	f002 fe0e 	bl	80094a4 <memcpy>

    /* XOR key with ipad and opad values */
    for (i = 0; i < KEY_IOPAD_SIZE; i++) {
 8006888:	2300      	movs	r3, #0
 800688a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800688e:	e024      	b.n	80068da <utils_hmac_sha1+0xca>
        k_ipad[i] ^= 0x36;
 8006890:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8006894:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006898:	4413      	add	r3, r2
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	f083 0336 	eor.w	r3, r3, #54	; 0x36
 80068a0:	b2d9      	uxtb	r1, r3
 80068a2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80068a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068aa:	4413      	add	r3, r2
 80068ac:	460a      	mov	r2, r1
 80068ae:	701a      	strb	r2, [r3, #0]
        k_opad[i] ^= 0x5c;
 80068b0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80068b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068b8:	4413      	add	r3, r2
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	f083 035c 	eor.w	r3, r3, #92	; 0x5c
 80068c0:	b2d9      	uxtb	r1, r3
 80068c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80068c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068ca:	4413      	add	r3, r2
 80068cc:	460a      	mov	r2, r1
 80068ce:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_IOPAD_SIZE; i++) {
 80068d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068d4:	3301      	adds	r3, #1
 80068d6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80068da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068de:	2b3f      	cmp	r3, #63	; 0x3f
 80068e0:	ddd6      	ble.n	8006890 <utils_hmac_sha1+0x80>
    }

    /* perform inner SHA */
    utils_sha1_init(&context);                                      /* init context for 1st pass */
 80068e2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80068e6:	4618      	mov	r0, r3
 80068e8:	f000 f899 	bl	8006a1e <utils_sha1_init>
    utils_sha1_starts(&context);                                    /* setup context for 1st pass */
 80068ec:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80068f0:	4618      	mov	r0, r3
 80068f2:	f000 f8a1 	bl	8006a38 <utils_sha1_starts>
    utils_sha1_update(&context, k_ipad, KEY_IOPAD_SIZE);            /* start with inner pad */
 80068f6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80068fa:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80068fe:	2240      	movs	r2, #64	; 0x40
 8006900:	4618      	mov	r0, r3
 8006902:	f001 fbff 	bl	8008104 <utils_sha1_update>
    utils_sha1_update(&context, (unsigned char *) msg, msg_len);    /* then text of datagram */
 8006906:	f107 0308 	add.w	r3, r7, #8
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8006910:	68f9      	ldr	r1, [r7, #12]
 8006912:	4618      	mov	r0, r3
 8006914:	f001 fbf6 	bl	8008104 <utils_sha1_update>
    utils_sha1_finish(&context, out);                               /* finish up 1st pass */
 8006918:	f107 0214 	add.w	r2, r7, #20
 800691c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8006920:	4611      	mov	r1, r2
 8006922:	4618      	mov	r0, r3
 8006924:	f001 fc56 	bl	80081d4 <utils_sha1_finish>

    /* perform outer SHA */
    utils_sha1_init(&context);                              /* init context for 2nd pass */
 8006928:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800692c:	4618      	mov	r0, r3
 800692e:	f000 f876 	bl	8006a1e <utils_sha1_init>
    utils_sha1_starts(&context);                            /* setup context for 2nd pass */
 8006932:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8006936:	4618      	mov	r0, r3
 8006938:	f000 f87e 	bl	8006a38 <utils_sha1_starts>
    utils_sha1_update(&context, k_opad, KEY_IOPAD_SIZE);    /* start with outer pad */
 800693c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8006940:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8006944:	2240      	movs	r2, #64	; 0x40
 8006946:	4618      	mov	r0, r3
 8006948:	f001 fbdc 	bl	8008104 <utils_sha1_update>
    utils_sha1_update(&context, out, SHA1_DIGEST_SIZE);     /* then results of 1st hash */
 800694c:	f107 0114 	add.w	r1, r7, #20
 8006950:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8006954:	2214      	movs	r2, #20
 8006956:	4618      	mov	r0, r3
 8006958:	f001 fbd4 	bl	8008104 <utils_sha1_update>
    utils_sha1_finish(&context, out);                       /* finish up 2nd pass */
 800695c:	f107 0214 	add.w	r2, r7, #20
 8006960:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8006964:	4611      	mov	r1, r2
 8006966:	4618      	mov	r0, r3
 8006968:	f001 fc34 	bl	80081d4 <utils_sha1_finish>

    for (i = 0; i < SHA1_DIGEST_SIZE; ++i) {
 800696c:	2300      	movs	r3, #0
 800696e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006972:	e02e      	b.n	80069d2 <utils_hmac_sha1+0x1c2>
        digest[i * 2] = utils_hb2hex(out[i] >> 4);
 8006974:	f107 0214 	add.w	r2, r7, #20
 8006978:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800697c:	4413      	add	r3, r2
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	091b      	lsrs	r3, r3, #4
 8006982:	b2db      	uxtb	r3, r3
 8006984:	4618      	mov	r0, r3
 8006986:	f000 f830 	bl	80069ea <utils_hb2hex>
 800698a:	4603      	mov	r3, r0
 800698c:	4619      	mov	r1, r3
 800698e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006992:	005b      	lsls	r3, r3, #1
 8006994:	461a      	mov	r2, r3
 8006996:	1d3b      	adds	r3, r7, #4
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4413      	add	r3, r2
 800699c:	b2ca      	uxtb	r2, r1
 800699e:	701a      	strb	r2, [r3, #0]
        digest[i * 2 + 1] = utils_hb2hex(out[i]);
 80069a0:	f107 0214 	add.w	r2, r7, #20
 80069a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069a8:	4413      	add	r3, r2
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 f81c 	bl	80069ea <utils_hb2hex>
 80069b2:	4603      	mov	r3, r0
 80069b4:	4619      	mov	r1, r3
 80069b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069ba:	005b      	lsls	r3, r3, #1
 80069bc:	3301      	adds	r3, #1
 80069be:	1d3a      	adds	r2, r7, #4
 80069c0:	6812      	ldr	r2, [r2, #0]
 80069c2:	4413      	add	r3, r2
 80069c4:	b2ca      	uxtb	r2, r1
 80069c6:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < SHA1_DIGEST_SIZE; ++i) {
 80069c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069cc:	3301      	adds	r3, #1
 80069ce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80069d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069d6:	2b13      	cmp	r3, #19
 80069d8:	ddcc      	ble.n	8006974 <utils_hmac_sha1+0x164>
 80069da:	e002      	b.n	80069e2 <utils_hmac_sha1+0x1d2>
        return;
 80069dc:	bf00      	nop
 80069de:	e000      	b.n	80069e2 <utils_hmac_sha1+0x1d2>
        return;
 80069e0:	bf00      	nop
    }
}
 80069e2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <utils_hb2hex>:
    utils_md5_finish(&ctx, output);
    utils_md5_free(&ctx);
}

int8_t utils_hb2hex(uint8_t hb)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b083      	sub	sp, #12
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	4603      	mov	r3, r0
 80069f2:	71fb      	strb	r3, [r7, #7]
    hb = hb & 0xF;
 80069f4:	79fb      	ldrb	r3, [r7, #7]
 80069f6:	f003 030f 	and.w	r3, r3, #15
 80069fa:	71fb      	strb	r3, [r7, #7]
    return (int8_t)(hb < 10 ? '0' + hb : hb - 10 + 'a');
 80069fc:	79fb      	ldrb	r3, [r7, #7]
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d804      	bhi.n	8006a0c <utils_hb2hex+0x22>
 8006a02:	79fb      	ldrb	r3, [r7, #7]
 8006a04:	3330      	adds	r3, #48	; 0x30
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	b25b      	sxtb	r3, r3
 8006a0a:	e003      	b.n	8006a14 <utils_hb2hex+0x2a>
 8006a0c:	79fb      	ldrb	r3, [r7, #7]
 8006a0e:	3357      	adds	r3, #87	; 0x57
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	b25b      	sxtb	r3, r3
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bc80      	pop	{r7}
 8006a1c:	4770      	bx	lr

08006a1e <utils_sha1_init>:
        (b)[(i) + 3] = (unsigned char) ( (n)       );       \
    }
#endif

void utils_sha1_init(iot_sha1_context *ctx)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b082      	sub	sp, #8
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
    memset(ctx, 0, sizeof(iot_sha1_context));
 8006a26:	225c      	movs	r2, #92	; 0x5c
 8006a28:	2100      	movs	r1, #0
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f002 fd48 	bl	80094c0 <memset>
}
 8006a30:	bf00      	nop
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <utils_sha1_starts>:

/*
 * SHA-1 context setup
 */
void utils_sha1_starts(iot_sha1_context *ctx)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
    ctx->total[0] = 0;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	601a      	str	r2, [r3, #0]
    ctx->total[1] = 0;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	605a      	str	r2, [r3, #4]

    ctx->state[0] = 0x67452301;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a09      	ldr	r2, [pc, #36]	; (8006a74 <utils_sha1_starts+0x3c>)
 8006a50:	609a      	str	r2, [r3, #8]
    ctx->state[1] = 0xEFCDAB89;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a08      	ldr	r2, [pc, #32]	; (8006a78 <utils_sha1_starts+0x40>)
 8006a56:	60da      	str	r2, [r3, #12]
    ctx->state[2] = 0x98BADCFE;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a08      	ldr	r2, [pc, #32]	; (8006a7c <utils_sha1_starts+0x44>)
 8006a5c:	611a      	str	r2, [r3, #16]
    ctx->state[3] = 0x10325476;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a07      	ldr	r2, [pc, #28]	; (8006a80 <utils_sha1_starts+0x48>)
 8006a62:	615a      	str	r2, [r3, #20]
    ctx->state[4] = 0xC3D2E1F0;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a07      	ldr	r2, [pc, #28]	; (8006a84 <utils_sha1_starts+0x4c>)
 8006a68:	619a      	str	r2, [r3, #24]
}
 8006a6a:	bf00      	nop
 8006a6c:	370c      	adds	r7, #12
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bc80      	pop	{r7}
 8006a72:	4770      	bx	lr
 8006a74:	67452301 	.word	0x67452301
 8006a78:	efcdab89 	.word	0xefcdab89
 8006a7c:	98badcfe 	.word	0x98badcfe
 8006a80:	10325476 	.word	0x10325476
 8006a84:	c3d2e1f0 	.word	0xc3d2e1f0

08006a88 <utils_sha1_process>:

void utils_sha1_process(iot_sha1_context *ctx, const unsigned char data[64])
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b099      	sub	sp, #100	; 0x64
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
    uint32_t temp, W[16], A, B, C, D, E;

    IOT_SHA1_GET_UINT32_BE(W[ 0], data,  0);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	061a      	lsls	r2, r3, #24
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	041b      	lsls	r3, r3, #16
 8006aa0:	431a      	orrs	r2, r3
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	3302      	adds	r3, #2
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	021b      	lsls	r3, r3, #8
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	683a      	ldr	r2, [r7, #0]
 8006aae:	3203      	adds	r2, #3
 8006ab0:	7812      	ldrb	r2, [r2, #0]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60bb      	str	r3, [r7, #8]
    IOT_SHA1_GET_UINT32_BE(W[ 1], data,  4);
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	3304      	adds	r3, #4
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	061a      	lsls	r2, r3, #24
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	3305      	adds	r3, #5
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	041b      	lsls	r3, r3, #16
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	3306      	adds	r3, #6
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	021b      	lsls	r3, r3, #8
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	3207      	adds	r2, #7
 8006ad6:	7812      	ldrb	r2, [r2, #0]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]
    IOT_SHA1_GET_UINT32_BE(W[ 2], data,  8);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	3308      	adds	r3, #8
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	061a      	lsls	r2, r3, #24
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	3309      	adds	r3, #9
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	041b      	lsls	r3, r3, #16
 8006aec:	431a      	orrs	r2, r3
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	330a      	adds	r3, #10
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	021b      	lsls	r3, r3, #8
 8006af6:	4313      	orrs	r3, r2
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	320b      	adds	r2, #11
 8006afc:	7812      	ldrb	r2, [r2, #0]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	613b      	str	r3, [r7, #16]
    IOT_SHA1_GET_UINT32_BE(W[ 3], data, 12);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	330c      	adds	r3, #12
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	061a      	lsls	r2, r3, #24
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	330d      	adds	r3, #13
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	041b      	lsls	r3, r3, #16
 8006b12:	431a      	orrs	r2, r3
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	330e      	adds	r3, #14
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	021b      	lsls	r3, r3, #8
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	320f      	adds	r2, #15
 8006b22:	7812      	ldrb	r2, [r2, #0]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	617b      	str	r3, [r7, #20]
    IOT_SHA1_GET_UINT32_BE(W[ 4], data, 16);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	3310      	adds	r3, #16
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	061a      	lsls	r2, r3, #24
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	3311      	adds	r3, #17
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	041b      	lsls	r3, r3, #16
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	3312      	adds	r3, #18
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	021b      	lsls	r3, r3, #8
 8006b42:	4313      	orrs	r3, r2
 8006b44:	683a      	ldr	r2, [r7, #0]
 8006b46:	3213      	adds	r2, #19
 8006b48:	7812      	ldrb	r2, [r2, #0]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	61bb      	str	r3, [r7, #24]
    IOT_SHA1_GET_UINT32_BE(W[ 5], data, 20);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	3314      	adds	r3, #20
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	061a      	lsls	r2, r3, #24
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	3315      	adds	r3, #21
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	041b      	lsls	r3, r3, #16
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	3316      	adds	r3, #22
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	021b      	lsls	r3, r3, #8
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	3217      	adds	r2, #23
 8006b6e:	7812      	ldrb	r2, [r2, #0]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	61fb      	str	r3, [r7, #28]
    IOT_SHA1_GET_UINT32_BE(W[ 6], data, 24);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	3318      	adds	r3, #24
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	061a      	lsls	r2, r3, #24
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	3319      	adds	r3, #25
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	041b      	lsls	r3, r3, #16
 8006b84:	431a      	orrs	r2, r3
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	331a      	adds	r3, #26
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	021b      	lsls	r3, r3, #8
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	321b      	adds	r2, #27
 8006b94:	7812      	ldrb	r2, [r2, #0]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	623b      	str	r3, [r7, #32]
    IOT_SHA1_GET_UINT32_BE(W[ 7], data, 28);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	331c      	adds	r3, #28
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	061a      	lsls	r2, r3, #24
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	331d      	adds	r3, #29
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	041b      	lsls	r3, r3, #16
 8006baa:	431a      	orrs	r2, r3
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	331e      	adds	r3, #30
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	021b      	lsls	r3, r3, #8
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	683a      	ldr	r2, [r7, #0]
 8006bb8:	321f      	adds	r2, #31
 8006bba:	7812      	ldrb	r2, [r2, #0]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	627b      	str	r3, [r7, #36]	; 0x24
    IOT_SHA1_GET_UINT32_BE(W[ 8], data, 32);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	3320      	adds	r3, #32
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	061a      	lsls	r2, r3, #24
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	3321      	adds	r3, #33	; 0x21
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	041b      	lsls	r3, r3, #16
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	3322      	adds	r3, #34	; 0x22
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	021b      	lsls	r3, r3, #8
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	3223      	adds	r2, #35	; 0x23
 8006be0:	7812      	ldrb	r2, [r2, #0]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	62bb      	str	r3, [r7, #40]	; 0x28
    IOT_SHA1_GET_UINT32_BE(W[ 9], data, 36);
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	3324      	adds	r3, #36	; 0x24
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	061a      	lsls	r2, r3, #24
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	3325      	adds	r3, #37	; 0x25
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	041b      	lsls	r3, r3, #16
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	3326      	adds	r3, #38	; 0x26
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	021b      	lsls	r3, r3, #8
 8006c00:	4313      	orrs	r3, r2
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	3227      	adds	r2, #39	; 0x27
 8006c06:	7812      	ldrb	r2, [r2, #0]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    IOT_SHA1_GET_UINT32_BE(W[10], data, 40);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	3328      	adds	r3, #40	; 0x28
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	061a      	lsls	r2, r3, #24
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	3329      	adds	r3, #41	; 0x29
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	041b      	lsls	r3, r3, #16
 8006c1c:	431a      	orrs	r2, r3
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	332a      	adds	r3, #42	; 0x2a
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	021b      	lsls	r3, r3, #8
 8006c26:	4313      	orrs	r3, r2
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	322b      	adds	r2, #43	; 0x2b
 8006c2c:	7812      	ldrb	r2, [r2, #0]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	633b      	str	r3, [r7, #48]	; 0x30
    IOT_SHA1_GET_UINT32_BE(W[11], data, 44);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	332c      	adds	r3, #44	; 0x2c
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	061a      	lsls	r2, r3, #24
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	332d      	adds	r3, #45	; 0x2d
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	041b      	lsls	r3, r3, #16
 8006c42:	431a      	orrs	r2, r3
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	332e      	adds	r3, #46	; 0x2e
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	021b      	lsls	r3, r3, #8
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	322f      	adds	r2, #47	; 0x2f
 8006c52:	7812      	ldrb	r2, [r2, #0]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	637b      	str	r3, [r7, #52]	; 0x34
    IOT_SHA1_GET_UINT32_BE(W[12], data, 48);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	3330      	adds	r3, #48	; 0x30
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	061a      	lsls	r2, r3, #24
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	3331      	adds	r3, #49	; 0x31
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	041b      	lsls	r3, r3, #16
 8006c68:	431a      	orrs	r2, r3
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	3332      	adds	r3, #50	; 0x32
 8006c6e:	781b      	ldrb	r3, [r3, #0]
 8006c70:	021b      	lsls	r3, r3, #8
 8006c72:	4313      	orrs	r3, r2
 8006c74:	683a      	ldr	r2, [r7, #0]
 8006c76:	3233      	adds	r2, #51	; 0x33
 8006c78:	7812      	ldrb	r2, [r2, #0]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	63bb      	str	r3, [r7, #56]	; 0x38
    IOT_SHA1_GET_UINT32_BE(W[13], data, 52);
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	3334      	adds	r3, #52	; 0x34
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	061a      	lsls	r2, r3, #24
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	3335      	adds	r3, #53	; 0x35
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	041b      	lsls	r3, r3, #16
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	3336      	adds	r3, #54	; 0x36
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	021b      	lsls	r3, r3, #8
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	683a      	ldr	r2, [r7, #0]
 8006c9c:	3237      	adds	r2, #55	; 0x37
 8006c9e:	7812      	ldrb	r2, [r2, #0]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
    IOT_SHA1_GET_UINT32_BE(W[14], data, 56);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	3338      	adds	r3, #56	; 0x38
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	061a      	lsls	r2, r3, #24
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	3339      	adds	r3, #57	; 0x39
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	041b      	lsls	r3, r3, #16
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	333a      	adds	r3, #58	; 0x3a
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	021b      	lsls	r3, r3, #8
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	323b      	adds	r2, #59	; 0x3b
 8006cc4:	7812      	ldrb	r2, [r2, #0]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	643b      	str	r3, [r7, #64]	; 0x40
    IOT_SHA1_GET_UINT32_BE(W[15], data, 60);
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	333c      	adds	r3, #60	; 0x3c
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	061a      	lsls	r2, r3, #24
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	333d      	adds	r3, #61	; 0x3d
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	041b      	lsls	r3, r3, #16
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	333e      	adds	r3, #62	; 0x3e
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	021b      	lsls	r3, r3, #8
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	683a      	ldr	r2, [r7, #0]
 8006ce8:	323f      	adds	r2, #63	; 0x3f
 8006cea:	7812      	ldrb	r2, [r2, #0]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	647b      	str	r3, [r7, #68]	; 0x44
#define P(a,b,c,d,e,x)                                  \
    {                                                       \
        e += S(a,5) + F(b,c,d) + K + x; b = S(b,30);        \
    }

    A = ctx->state[0];
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	65fb      	str	r3, [r7, #92]	; 0x5c
    B = ctx->state[1];
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	65bb      	str	r3, [r7, #88]	; 0x58
    C = ctx->state[2];
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	657b      	str	r3, [r7, #84]	; 0x54
    D = ctx->state[3];
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	653b      	str	r3, [r7, #80]	; 0x50
    E = ctx->state[4];
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	64fb      	str	r3, [r7, #76]	; 0x4c

#define F(x,y,z) (z ^ (x & (y ^ z)))
#define K 0x5A827999

    P(A, B, C, D, E, W[0]);
 8006d0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d10:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006d14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d18:	4059      	eors	r1, r3
 8006d1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d1c:	4019      	ands	r1, r3
 8006d1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d20:	404b      	eors	r3, r1
 8006d22:	441a      	add	r2, r3
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	441a      	add	r2, r3
 8006d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d2a:	441a      	add	r2, r3
 8006d2c:	4ba9      	ldr	r3, [pc, #676]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006d2e:	4413      	add	r3, r2
 8006d30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d34:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006d38:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, W[1]);
 8006d3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d3c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006d40:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d44:	4059      	eors	r1, r3
 8006d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d48:	4019      	ands	r1, r3
 8006d4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d4c:	404b      	eors	r3, r1
 8006d4e:	441a      	add	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	441a      	add	r2, r3
 8006d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d56:	441a      	add	r2, r3
 8006d58:	4b9e      	ldr	r3, [pc, #632]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006d5a:	4413      	add	r3, r2
 8006d5c:	653b      	str	r3, [r7, #80]	; 0x50
 8006d5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d60:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006d64:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, W[2]);
 8006d66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d68:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006d6c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8006d6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d70:	4059      	eors	r1, r3
 8006d72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d74:	4019      	ands	r1, r3
 8006d76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d78:	404b      	eors	r3, r1
 8006d7a:	441a      	add	r2, r3
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	441a      	add	r2, r3
 8006d80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d82:	441a      	add	r2, r3
 8006d84:	4b93      	ldr	r3, [pc, #588]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006d86:	4413      	add	r3, r2
 8006d88:	657b      	str	r3, [r7, #84]	; 0x54
 8006d8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d8c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006d90:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, W[3]);
 8006d92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d94:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006d98:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d9c:	4059      	eors	r1, r3
 8006d9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006da0:	4019      	ands	r1, r3
 8006da2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006da4:	404b      	eors	r3, r1
 8006da6:	441a      	add	r2, r3
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	441a      	add	r2, r3
 8006dac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006dae:	441a      	add	r2, r3
 8006db0:	4b88      	ldr	r3, [pc, #544]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006db2:	4413      	add	r3, r2
 8006db4:	65bb      	str	r3, [r7, #88]	; 0x58
 8006db6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006db8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006dbc:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, W[4]);
 8006dbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006dc0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006dc4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006dc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dc8:	4059      	eors	r1, r3
 8006dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006dcc:	4019      	ands	r1, r3
 8006dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dd0:	404b      	eors	r3, r1
 8006dd2:	441a      	add	r2, r3
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	441a      	add	r2, r3
 8006dd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dda:	441a      	add	r2, r3
 8006ddc:	4b7d      	ldr	r3, [pc, #500]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006dde:	4413      	add	r3, r2
 8006de0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006de2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006de4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006de8:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, W[5]);
 8006dea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dec:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006df0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006df4:	4059      	eors	r1, r3
 8006df6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006df8:	4019      	ands	r1, r3
 8006dfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006dfc:	404b      	eors	r3, r1
 8006dfe:	441a      	add	r2, r3
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	441a      	add	r2, r3
 8006e04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e06:	441a      	add	r2, r3
 8006e08:	4b72      	ldr	r3, [pc, #456]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006e0a:	4413      	add	r3, r2
 8006e0c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e10:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006e14:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, W[6]);
 8006e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e18:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006e1c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e20:	4059      	eors	r1, r3
 8006e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e24:	4019      	ands	r1, r3
 8006e26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e28:	404b      	eors	r3, r1
 8006e2a:	441a      	add	r2, r3
 8006e2c:	6a3b      	ldr	r3, [r7, #32]
 8006e2e:	441a      	add	r2, r3
 8006e30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e32:	441a      	add	r2, r3
 8006e34:	4b67      	ldr	r3, [pc, #412]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006e36:	4413      	add	r3, r2
 8006e38:	653b      	str	r3, [r7, #80]	; 0x50
 8006e3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e3c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006e40:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, W[7]);
 8006e42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e44:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006e48:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8006e4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e4c:	4059      	eors	r1, r3
 8006e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e50:	4019      	ands	r1, r3
 8006e52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e54:	404b      	eors	r3, r1
 8006e56:	441a      	add	r2, r3
 8006e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5a:	441a      	add	r2, r3
 8006e5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e5e:	441a      	add	r2, r3
 8006e60:	4b5c      	ldr	r3, [pc, #368]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006e62:	4413      	add	r3, r2
 8006e64:	657b      	str	r3, [r7, #84]	; 0x54
 8006e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e68:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006e6c:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, W[8]);
 8006e6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e70:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006e74:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006e76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e78:	4059      	eors	r1, r3
 8006e7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e7c:	4019      	ands	r1, r3
 8006e7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e80:	404b      	eors	r3, r1
 8006e82:	441a      	add	r2, r3
 8006e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e86:	441a      	add	r2, r3
 8006e88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e8a:	441a      	add	r2, r3
 8006e8c:	4b51      	ldr	r3, [pc, #324]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006e8e:	4413      	add	r3, r2
 8006e90:	65bb      	str	r3, [r7, #88]	; 0x58
 8006e92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e94:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006e98:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, W[9]);
 8006e9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e9c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006ea0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ea4:	4059      	eors	r1, r3
 8006ea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ea8:	4019      	ands	r1, r3
 8006eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006eac:	404b      	eors	r3, r1
 8006eae:	441a      	add	r2, r3
 8006eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb2:	441a      	add	r2, r3
 8006eb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006eb6:	441a      	add	r2, r3
 8006eb8:	4b46      	ldr	r3, [pc, #280]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006eba:	4413      	add	r3, r2
 8006ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ebe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ec0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006ec4:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, W[10]);
 8006ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ec8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006ecc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ece:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ed0:	4059      	eors	r1, r3
 8006ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ed4:	4019      	ands	r1, r3
 8006ed6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ed8:	404b      	eors	r3, r1
 8006eda:	441a      	add	r2, r3
 8006edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ede:	441a      	add	r2, r3
 8006ee0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ee2:	441a      	add	r2, r3
 8006ee4:	4b3b      	ldr	r3, [pc, #236]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006ee6:	4413      	add	r3, r2
 8006ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006eea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006eec:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006ef0:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, W[11]);
 8006ef2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ef4:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006ef8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006efa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006efc:	4059      	eors	r1, r3
 8006efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f00:	4019      	ands	r1, r3
 8006f02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f04:	404b      	eors	r3, r1
 8006f06:	441a      	add	r2, r3
 8006f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f0a:	441a      	add	r2, r3
 8006f0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f0e:	441a      	add	r2, r3
 8006f10:	4b30      	ldr	r3, [pc, #192]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006f12:	4413      	add	r3, r2
 8006f14:	653b      	str	r3, [r7, #80]	; 0x50
 8006f16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f18:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006f1c:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, W[12]);
 8006f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f20:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006f24:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8006f26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f28:	4059      	eors	r1, r3
 8006f2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f2c:	4019      	ands	r1, r3
 8006f2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f30:	404b      	eors	r3, r1
 8006f32:	441a      	add	r2, r3
 8006f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f36:	441a      	add	r2, r3
 8006f38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f3a:	441a      	add	r2, r3
 8006f3c:	4b25      	ldr	r3, [pc, #148]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006f3e:	4413      	add	r3, r2
 8006f40:	657b      	str	r3, [r7, #84]	; 0x54
 8006f42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f44:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006f48:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, W[13]);
 8006f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f4c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006f50:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006f52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f54:	4059      	eors	r1, r3
 8006f56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f58:	4019      	ands	r1, r3
 8006f5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f5c:	404b      	eors	r3, r1
 8006f5e:	441a      	add	r2, r3
 8006f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f62:	441a      	add	r2, r3
 8006f64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f66:	441a      	add	r2, r3
 8006f68:	4b1a      	ldr	r3, [pc, #104]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006f6a:	4413      	add	r3, r2
 8006f6c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006f6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f70:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006f74:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, W[14]);
 8006f76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f78:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006f7c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f80:	4059      	eors	r1, r3
 8006f82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f84:	4019      	ands	r1, r3
 8006f86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f88:	404b      	eors	r3, r1
 8006f8a:	441a      	add	r2, r3
 8006f8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f8e:	441a      	add	r2, r3
 8006f90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f92:	441a      	add	r2, r3
 8006f94:	4b0f      	ldr	r3, [pc, #60]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006f96:	4413      	add	r3, r2
 8006f98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f9c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006fa0:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, W[15]);
 8006fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fa4:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006fa8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006faa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fac:	4059      	eors	r1, r3
 8006fae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006fb0:	4019      	ands	r1, r3
 8006fb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fb4:	404b      	eors	r3, r1
 8006fb6:	441a      	add	r2, r3
 8006fb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fba:	441a      	add	r2, r3
 8006fbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fbe:	441a      	add	r2, r3
 8006fc0:	4b04      	ldr	r3, [pc, #16]	; (8006fd4 <utils_sha1_process+0x54c>)
 8006fc2:	4413      	add	r3, r2
 8006fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006fc8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8006fcc:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(16));
 8006fce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006fd0:	e002      	b.n	8006fd8 <utils_sha1_process+0x550>
 8006fd2:	bf00      	nop
 8006fd4:	5a827999 	.word	0x5a827999
 8006fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fda:	405a      	eors	r2, r3
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	405a      	eors	r2, r3
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	4053      	eors	r3, r2
 8006fe4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fe8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8006fec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ff0:	4059      	eors	r1, r3
 8006ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ff4:	4019      	ands	r1, r3
 8006ff6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ff8:	404b      	eors	r3, r1
 8006ffa:	441a      	add	r2, r3
 8006ffc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ffe:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007002:	60bb      	str	r3, [r7, #8]
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	441a      	add	r2, r3
 8007008:	4ba5      	ldr	r3, [pc, #660]	; (80072a0 <utils_sha1_process+0x818>)
 800700a:	4413      	add	r3, r2
 800700c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800700e:	4413      	add	r3, r2
 8007010:	653b      	str	r3, [r7, #80]	; 0x50
 8007012:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007014:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007018:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(17));
 800701a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800701c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800701e:	405a      	eors	r2, r3
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	405a      	eors	r2, r3
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4053      	eors	r3, r2
 8007028:	64bb      	str	r3, [r7, #72]	; 0x48
 800702a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800702c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007030:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007032:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007034:	4059      	eors	r1, r3
 8007036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007038:	4019      	ands	r1, r3
 800703a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800703c:	404b      	eors	r3, r1
 800703e:	441a      	add	r2, r3
 8007040:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007042:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	441a      	add	r2, r3
 800704c:	4b94      	ldr	r3, [pc, #592]	; (80072a0 <utils_sha1_process+0x818>)
 800704e:	4413      	add	r3, r2
 8007050:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007052:	4413      	add	r3, r2
 8007054:	657b      	str	r3, [r7, #84]	; 0x54
 8007056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007058:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800705c:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(18));
 800705e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007062:	405a      	eors	r2, r3
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	405a      	eors	r2, r3
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	4053      	eors	r3, r2
 800706c:	64bb      	str	r3, [r7, #72]	; 0x48
 800706e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007070:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007074:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007078:	4059      	eors	r1, r3
 800707a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800707c:	4019      	ands	r1, r3
 800707e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007080:	404b      	eors	r3, r1
 8007082:	441a      	add	r2, r3
 8007084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007086:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800708a:	613b      	str	r3, [r7, #16]
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	441a      	add	r2, r3
 8007090:	4b83      	ldr	r3, [pc, #524]	; (80072a0 <utils_sha1_process+0x818>)
 8007092:	4413      	add	r3, r2
 8007094:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007096:	4413      	add	r3, r2
 8007098:	65bb      	str	r3, [r7, #88]	; 0x58
 800709a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800709c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80070a0:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(19));
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070a6:	405a      	eors	r2, r3
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	405a      	eors	r2, r3
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	4053      	eors	r3, r2
 80070b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80070b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070b4:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80070b8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80070ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070bc:	4059      	eors	r1, r3
 80070be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070c0:	4019      	ands	r1, r3
 80070c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070c4:	404b      	eors	r3, r1
 80070c6:	441a      	add	r2, r3
 80070c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070ca:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80070ce:	617b      	str	r3, [r7, #20]
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	441a      	add	r2, r3
 80070d4:	4b72      	ldr	r3, [pc, #456]	; (80072a0 <utils_sha1_process+0x818>)
 80070d6:	4413      	add	r3, r2
 80070d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80070da:	4413      	add	r3, r2
 80070dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070e0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80070e4:	657b      	str	r3, [r7, #84]	; 0x54
#undef F

#define F(x,y,z) (x ^ y ^ z)
#define K 0x6ED9EBA1

    P(A, B, C, D, E, R(20));
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ea:	405a      	eors	r2, r3
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	405a      	eors	r2, r3
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	4053      	eors	r3, r2
 80070f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80070f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070f8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80070fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007100:	4059      	eors	r1, r3
 8007102:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007104:	404b      	eors	r3, r1
 8007106:	441a      	add	r2, r3
 8007108:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800710a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800710e:	61bb      	str	r3, [r7, #24]
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	441a      	add	r2, r3
 8007114:	4b63      	ldr	r3, [pc, #396]	; (80072a4 <utils_sha1_process+0x81c>)
 8007116:	4413      	add	r3, r2
 8007118:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800711a:	4413      	add	r3, r2
 800711c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800711e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007120:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007124:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(21));
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800712a:	405a      	eors	r2, r3
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	405a      	eors	r2, r3
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	4053      	eors	r3, r2
 8007134:	64bb      	str	r3, [r7, #72]	; 0x48
 8007136:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007138:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800713c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800713e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007140:	4059      	eors	r1, r3
 8007142:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007144:	404b      	eors	r3, r1
 8007146:	441a      	add	r2, r3
 8007148:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800714a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800714e:	61fb      	str	r3, [r7, #28]
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	441a      	add	r2, r3
 8007154:	4b53      	ldr	r3, [pc, #332]	; (80072a4 <utils_sha1_process+0x81c>)
 8007156:	4413      	add	r3, r2
 8007158:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800715a:	4413      	add	r3, r2
 800715c:	653b      	str	r3, [r7, #80]	; 0x50
 800715e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007160:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007164:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(22));
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800716a:	405a      	eors	r2, r3
 800716c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800716e:	405a      	eors	r2, r3
 8007170:	6a3b      	ldr	r3, [r7, #32]
 8007172:	4053      	eors	r3, r2
 8007174:	64bb      	str	r3, [r7, #72]	; 0x48
 8007176:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007178:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800717c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800717e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007180:	4059      	eors	r1, r3
 8007182:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007184:	404b      	eors	r3, r1
 8007186:	441a      	add	r2, r3
 8007188:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800718a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800718e:	623b      	str	r3, [r7, #32]
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	441a      	add	r2, r3
 8007194:	4b43      	ldr	r3, [pc, #268]	; (80072a4 <utils_sha1_process+0x81c>)
 8007196:	4413      	add	r3, r2
 8007198:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800719a:	4413      	add	r3, r2
 800719c:	657b      	str	r3, [r7, #84]	; 0x54
 800719e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071a0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80071a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(23));
 80071a6:	69ba      	ldr	r2, [r7, #24]
 80071a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071aa:	405a      	eors	r2, r3
 80071ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ae:	405a      	eors	r2, r3
 80071b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b2:	4053      	eors	r3, r2
 80071b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80071b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80071b8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80071bc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80071be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c0:	4059      	eors	r1, r3
 80071c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071c4:	404b      	eors	r3, r1
 80071c6:	441a      	add	r2, r3
 80071c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071ca:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80071ce:	627b      	str	r3, [r7, #36]	; 0x24
 80071d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d2:	441a      	add	r2, r3
 80071d4:	4b33      	ldr	r3, [pc, #204]	; (80072a4 <utils_sha1_process+0x81c>)
 80071d6:	4413      	add	r3, r2
 80071d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071da:	4413      	add	r3, r2
 80071dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80071de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071e0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80071e4:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(24));
 80071e6:	69fa      	ldr	r2, [r7, #28]
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	405a      	eors	r2, r3
 80071ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ee:	405a      	eors	r2, r3
 80071f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f2:	4053      	eors	r3, r2
 80071f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80071f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80071f8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80071fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007200:	4059      	eors	r1, r3
 8007202:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007204:	404b      	eors	r3, r1
 8007206:	441a      	add	r2, r3
 8007208:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800720a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800720e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007212:	441a      	add	r2, r3
 8007214:	4b23      	ldr	r3, [pc, #140]	; (80072a4 <utils_sha1_process+0x81c>)
 8007216:	4413      	add	r3, r2
 8007218:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800721a:	4413      	add	r3, r2
 800721c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800721e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007220:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007224:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(25));
 8007226:	6a3a      	ldr	r2, [r7, #32]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	405a      	eors	r2, r3
 800722c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800722e:	405a      	eors	r2, r3
 8007230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007232:	4053      	eors	r3, r2
 8007234:	64bb      	str	r3, [r7, #72]	; 0x48
 8007236:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007238:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800723c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800723e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007240:	4059      	eors	r1, r3
 8007242:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007244:	404b      	eors	r3, r1
 8007246:	441a      	add	r2, r3
 8007248:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800724a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800724e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007252:	441a      	add	r2, r3
 8007254:	4b13      	ldr	r3, [pc, #76]	; (80072a4 <utils_sha1_process+0x81c>)
 8007256:	4413      	add	r3, r2
 8007258:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800725a:	4413      	add	r3, r2
 800725c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800725e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007260:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007264:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(26));
 8007266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	405a      	eors	r2, r3
 800726c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726e:	405a      	eors	r2, r3
 8007270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007272:	4053      	eors	r3, r2
 8007274:	64bb      	str	r3, [r7, #72]	; 0x48
 8007276:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007278:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800727c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800727e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007280:	4059      	eors	r1, r3
 8007282:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007284:	404b      	eors	r3, r1
 8007286:	441a      	add	r2, r3
 8007288:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800728a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800728e:	633b      	str	r3, [r7, #48]	; 0x30
 8007290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007292:	441a      	add	r2, r3
 8007294:	4b03      	ldr	r3, [pc, #12]	; (80072a4 <utils_sha1_process+0x81c>)
 8007296:	4413      	add	r3, r2
 8007298:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800729a:	4413      	add	r3, r2
 800729c:	653b      	str	r3, [r7, #80]	; 0x50
 800729e:	e003      	b.n	80072a8 <utils_sha1_process+0x820>
 80072a0:	5a827999 	.word	0x5a827999
 80072a4:	6ed9eba1 	.word	0x6ed9eba1
 80072a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072aa:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80072ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(27));
 80072b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	405a      	eors	r2, r3
 80072b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072b8:	405a      	eors	r2, r3
 80072ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072bc:	4053      	eors	r3, r2
 80072be:	64bb      	str	r3, [r7, #72]	; 0x48
 80072c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072c2:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80072c6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80072c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072ca:	4059      	eors	r1, r3
 80072cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072ce:	404b      	eors	r3, r1
 80072d0:	441a      	add	r2, r3
 80072d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072d4:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80072d8:	637b      	str	r3, [r7, #52]	; 0x34
 80072da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072dc:	441a      	add	r2, r3
 80072de:	4ba6      	ldr	r3, [pc, #664]	; (8007578 <utils_sha1_process+0xaf0>)
 80072e0:	4413      	add	r3, r2
 80072e2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80072e4:	4413      	add	r3, r2
 80072e6:	657b      	str	r3, [r7, #84]	; 0x54
 80072e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072ea:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80072ee:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(28));
 80072f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	405a      	eors	r2, r3
 80072f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072f8:	405a      	eors	r2, r3
 80072fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072fc:	4053      	eors	r3, r2
 80072fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007300:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007302:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007306:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800730a:	4059      	eors	r1, r3
 800730c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800730e:	404b      	eors	r3, r1
 8007310:	441a      	add	r2, r3
 8007312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007314:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007318:	63bb      	str	r3, [r7, #56]	; 0x38
 800731a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731c:	441a      	add	r2, r3
 800731e:	4b96      	ldr	r3, [pc, #600]	; (8007578 <utils_sha1_process+0xaf0>)
 8007320:	4413      	add	r3, r2
 8007322:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007324:	4413      	add	r3, r2
 8007326:	65bb      	str	r3, [r7, #88]	; 0x58
 8007328:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800732a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800732e:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(29));
 8007330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	405a      	eors	r2, r3
 8007336:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007338:	405a      	eors	r2, r3
 800733a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800733c:	4053      	eors	r3, r2
 800733e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007340:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007342:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007346:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007348:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800734a:	4059      	eors	r1, r3
 800734c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800734e:	404b      	eors	r3, r1
 8007350:	441a      	add	r2, r3
 8007352:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007354:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007358:	63fb      	str	r3, [r7, #60]	; 0x3c
 800735a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800735c:	441a      	add	r2, r3
 800735e:	4b86      	ldr	r3, [pc, #536]	; (8007578 <utils_sha1_process+0xaf0>)
 8007360:	4413      	add	r3, r2
 8007362:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007364:	4413      	add	r3, r2
 8007366:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800736a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800736e:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(30));
 8007370:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007372:	6a3b      	ldr	r3, [r7, #32]
 8007374:	405a      	eors	r2, r3
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	405a      	eors	r2, r3
 800737a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800737c:	4053      	eors	r3, r2
 800737e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007380:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007382:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007386:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007388:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800738a:	4059      	eors	r1, r3
 800738c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800738e:	404b      	eors	r3, r1
 8007390:	441a      	add	r2, r3
 8007392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007394:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007398:	643b      	str	r3, [r7, #64]	; 0x40
 800739a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800739c:	441a      	add	r2, r3
 800739e:	4b76      	ldr	r3, [pc, #472]	; (8007578 <utils_sha1_process+0xaf0>)
 80073a0:	4413      	add	r3, r2
 80073a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073a4:	4413      	add	r3, r2
 80073a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073aa:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80073ae:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(31));
 80073b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	405a      	eors	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	405a      	eors	r2, r3
 80073ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073bc:	4053      	eors	r3, r2
 80073be:	64bb      	str	r3, [r7, #72]	; 0x48
 80073c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073c2:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80073c6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80073c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073ca:	4059      	eors	r1, r3
 80073cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073ce:	404b      	eors	r3, r1
 80073d0:	441a      	add	r2, r3
 80073d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073d4:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80073d8:	647b      	str	r3, [r7, #68]	; 0x44
 80073da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073dc:	441a      	add	r2, r3
 80073de:	4b66      	ldr	r3, [pc, #408]	; (8007578 <utils_sha1_process+0xaf0>)
 80073e0:	4413      	add	r3, r2
 80073e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80073e4:	4413      	add	r3, r2
 80073e6:	653b      	str	r3, [r7, #80]	; 0x50
 80073e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073ea:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80073ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(32));
 80073f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80073f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f4:	405a      	eors	r2, r3
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	405a      	eors	r2, r3
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	4053      	eors	r3, r2
 80073fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007400:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007402:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007406:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007408:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800740a:	4059      	eors	r1, r3
 800740c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800740e:	404b      	eors	r3, r1
 8007410:	441a      	add	r2, r3
 8007412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007414:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007418:	60bb      	str	r3, [r7, #8]
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	441a      	add	r2, r3
 800741e:	4b56      	ldr	r3, [pc, #344]	; (8007578 <utils_sha1_process+0xaf0>)
 8007420:	4413      	add	r3, r2
 8007422:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007424:	4413      	add	r3, r2
 8007426:	657b      	str	r3, [r7, #84]	; 0x54
 8007428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800742a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800742e:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(33));
 8007430:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007434:	405a      	eors	r2, r3
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	405a      	eors	r2, r3
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	4053      	eors	r3, r2
 800743e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007440:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007442:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007446:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800744a:	4059      	eors	r1, r3
 800744c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800744e:	404b      	eors	r3, r1
 8007450:	441a      	add	r2, r3
 8007452:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007454:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007458:	60fb      	str	r3, [r7, #12]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	441a      	add	r2, r3
 800745e:	4b46      	ldr	r3, [pc, #280]	; (8007578 <utils_sha1_process+0xaf0>)
 8007460:	4413      	add	r3, r2
 8007462:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007464:	4413      	add	r3, r2
 8007466:	65bb      	str	r3, [r7, #88]	; 0x58
 8007468:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800746a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800746e:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(34));
 8007470:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007474:	405a      	eors	r2, r3
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	405a      	eors	r2, r3
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	4053      	eors	r3, r2
 800747e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007480:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007482:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007486:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007488:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800748a:	4059      	eors	r1, r3
 800748c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800748e:	404b      	eors	r3, r1
 8007490:	441a      	add	r2, r3
 8007492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007494:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007498:	613b      	str	r3, [r7, #16]
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	441a      	add	r2, r3
 800749e:	4b36      	ldr	r3, [pc, #216]	; (8007578 <utils_sha1_process+0xaf0>)
 80074a0:	4413      	add	r3, r2
 80074a2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80074a4:	4413      	add	r3, r2
 80074a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074aa:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80074ae:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(35));
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074b4:	405a      	eors	r2, r3
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	405a      	eors	r2, r3
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	4053      	eors	r3, r2
 80074be:	64bb      	str	r3, [r7, #72]	; 0x48
 80074c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074c2:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80074c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80074c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074ca:	4059      	eors	r1, r3
 80074cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074ce:	404b      	eors	r3, r1
 80074d0:	441a      	add	r2, r3
 80074d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074d4:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80074d8:	617b      	str	r3, [r7, #20]
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	441a      	add	r2, r3
 80074de:	4b26      	ldr	r3, [pc, #152]	; (8007578 <utils_sha1_process+0xaf0>)
 80074e0:	4413      	add	r3, r2
 80074e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074e4:	4413      	add	r3, r2
 80074e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074ea:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80074ee:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(36));
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f4:	405a      	eors	r2, r3
 80074f6:	6a3b      	ldr	r3, [r7, #32]
 80074f8:	405a      	eors	r2, r3
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	4053      	eors	r3, r2
 80074fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007502:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007506:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007508:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800750a:	4059      	eors	r1, r3
 800750c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800750e:	404b      	eors	r3, r1
 8007510:	441a      	add	r2, r3
 8007512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007514:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007518:	61bb      	str	r3, [r7, #24]
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	441a      	add	r2, r3
 800751e:	4b16      	ldr	r3, [pc, #88]	; (8007578 <utils_sha1_process+0xaf0>)
 8007520:	4413      	add	r3, r2
 8007522:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007524:	4413      	add	r3, r2
 8007526:	653b      	str	r3, [r7, #80]	; 0x50
 8007528:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800752a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800752e:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(37));
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007534:	405a      	eors	r2, r3
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	405a      	eors	r2, r3
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	4053      	eors	r3, r2
 800753e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007540:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007542:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007546:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800754a:	4059      	eors	r1, r3
 800754c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800754e:	404b      	eors	r3, r1
 8007550:	441a      	add	r2, r3
 8007552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007554:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007558:	61fb      	str	r3, [r7, #28]
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	441a      	add	r2, r3
 800755e:	4b06      	ldr	r3, [pc, #24]	; (8007578 <utils_sha1_process+0xaf0>)
 8007560:	4413      	add	r3, r2
 8007562:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007564:	4413      	add	r3, r2
 8007566:	657b      	str	r3, [r7, #84]	; 0x54
 8007568:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800756a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800756e:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(38));
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007574:	e002      	b.n	800757c <utils_sha1_process+0xaf4>
 8007576:	bf00      	nop
 8007578:	6ed9eba1 	.word	0x6ed9eba1
 800757c:	405a      	eors	r2, r3
 800757e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007580:	405a      	eors	r2, r3
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	4053      	eors	r3, r2
 8007586:	64bb      	str	r3, [r7, #72]	; 0x48
 8007588:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800758a:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800758e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007592:	4059      	eors	r1, r3
 8007594:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007596:	404b      	eors	r3, r1
 8007598:	441a      	add	r2, r3
 800759a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800759c:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80075a0:	623b      	str	r3, [r7, #32]
 80075a2:	6a3b      	ldr	r3, [r7, #32]
 80075a4:	441a      	add	r2, r3
 80075a6:	4ba6      	ldr	r3, [pc, #664]	; (8007840 <utils_sha1_process+0xdb8>)
 80075a8:	4413      	add	r3, r2
 80075aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075ac:	4413      	add	r3, r2
 80075ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80075b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075b2:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80075b6:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(39));
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075bc:	405a      	eors	r2, r3
 80075be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c0:	405a      	eors	r2, r3
 80075c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c4:	4053      	eors	r3, r2
 80075c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80075c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80075ca:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80075ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075d2:	4059      	eors	r1, r3
 80075d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075d6:	404b      	eors	r3, r1
 80075d8:	441a      	add	r2, r3
 80075da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075dc:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80075e0:	627b      	str	r3, [r7, #36]	; 0x24
 80075e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e4:	441a      	add	r2, r3
 80075e6:	4b96      	ldr	r3, [pc, #600]	; (8007840 <utils_sha1_process+0xdb8>)
 80075e8:	4413      	add	r3, r2
 80075ea:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80075ec:	4413      	add	r3, r2
 80075ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075f2:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80075f6:	657b      	str	r3, [r7, #84]	; 0x54
#undef F

#define F(x,y,z) ((x & y) | (z & (x | y)))
#define K 0x8F1BBCDC

    P(A, B, C, D, E, R(40));
 80075f8:	69fa      	ldr	r2, [r7, #28]
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	405a      	eors	r2, r3
 80075fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007600:	405a      	eors	r2, r3
 8007602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007604:	4053      	eors	r3, r2
 8007606:	64bb      	str	r3, [r7, #72]	; 0x48
 8007608:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800760a:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800760e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007610:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007612:	4019      	ands	r1, r3
 8007614:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8007616:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007618:	4318      	orrs	r0, r3
 800761a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800761c:	4003      	ands	r3, r0
 800761e:	430b      	orrs	r3, r1
 8007620:	441a      	add	r2, r3
 8007622:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007624:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007628:	62bb      	str	r3, [r7, #40]	; 0x28
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	441a      	add	r2, r3
 800762e:	4b85      	ldr	r3, [pc, #532]	; (8007844 <utils_sha1_process+0xdbc>)
 8007630:	4413      	add	r3, r2
 8007632:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007634:	4413      	add	r3, r2
 8007636:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007638:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800763a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800763e:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(41));
 8007640:	6a3a      	ldr	r2, [r7, #32]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	405a      	eors	r2, r3
 8007646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007648:	405a      	eors	r2, r3
 800764a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800764c:	4053      	eors	r3, r2
 800764e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007652:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007656:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007658:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800765a:	4019      	ands	r1, r3
 800765c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800765e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007660:	4318      	orrs	r0, r3
 8007662:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007664:	4003      	ands	r3, r0
 8007666:	430b      	orrs	r3, r1
 8007668:	441a      	add	r2, r3
 800766a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800766c:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007670:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007674:	441a      	add	r2, r3
 8007676:	4b73      	ldr	r3, [pc, #460]	; (8007844 <utils_sha1_process+0xdbc>)
 8007678:	4413      	add	r3, r2
 800767a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800767c:	4413      	add	r3, r2
 800767e:	653b      	str	r3, [r7, #80]	; 0x50
 8007680:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007682:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007686:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(42));
 8007688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	405a      	eors	r2, r3
 800768e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007690:	405a      	eors	r2, r3
 8007692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007694:	4053      	eors	r3, r2
 8007696:	64bb      	str	r3, [r7, #72]	; 0x48
 8007698:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800769a:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800769e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80076a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076a2:	4019      	ands	r1, r3
 80076a4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80076a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076a8:	4318      	orrs	r0, r3
 80076aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076ac:	4003      	ands	r3, r0
 80076ae:	430b      	orrs	r3, r1
 80076b0:	441a      	add	r2, r3
 80076b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076b4:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80076b8:	633b      	str	r3, [r7, #48]	; 0x30
 80076ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076bc:	441a      	add	r2, r3
 80076be:	4b61      	ldr	r3, [pc, #388]	; (8007844 <utils_sha1_process+0xdbc>)
 80076c0:	4413      	add	r3, r2
 80076c2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80076c4:	4413      	add	r3, r2
 80076c6:	657b      	str	r3, [r7, #84]	; 0x54
 80076c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076ca:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80076ce:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(43));
 80076d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	405a      	eors	r2, r3
 80076d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076d8:	405a      	eors	r2, r3
 80076da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076dc:	4053      	eors	r3, r2
 80076de:	64bb      	str	r3, [r7, #72]	; 0x48
 80076e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076e2:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80076e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80076e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076ea:	4019      	ands	r1, r3
 80076ec:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80076ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076f0:	4318      	orrs	r0, r3
 80076f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076f4:	4003      	ands	r3, r0
 80076f6:	430b      	orrs	r3, r1
 80076f8:	441a      	add	r2, r3
 80076fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076fc:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007700:	637b      	str	r3, [r7, #52]	; 0x34
 8007702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007704:	441a      	add	r2, r3
 8007706:	4b4f      	ldr	r3, [pc, #316]	; (8007844 <utils_sha1_process+0xdbc>)
 8007708:	4413      	add	r3, r2
 800770a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800770c:	4413      	add	r3, r2
 800770e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007712:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007716:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(44));
 8007718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	405a      	eors	r2, r3
 800771e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007720:	405a      	eors	r2, r3
 8007722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007724:	4053      	eors	r3, r2
 8007726:	64bb      	str	r3, [r7, #72]	; 0x48
 8007728:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800772a:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800772e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007730:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007732:	4019      	ands	r1, r3
 8007734:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8007736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007738:	4318      	orrs	r0, r3
 800773a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800773c:	4003      	ands	r3, r0
 800773e:	430b      	orrs	r3, r1
 8007740:	441a      	add	r2, r3
 8007742:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007744:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007748:	63bb      	str	r3, [r7, #56]	; 0x38
 800774a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774c:	441a      	add	r2, r3
 800774e:	4b3d      	ldr	r3, [pc, #244]	; (8007844 <utils_sha1_process+0xdbc>)
 8007750:	4413      	add	r3, r2
 8007752:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007754:	4413      	add	r3, r2
 8007756:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007758:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800775a:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800775e:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(45));
 8007760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	405a      	eors	r2, r3
 8007766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007768:	405a      	eors	r2, r3
 800776a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800776c:	4053      	eors	r3, r2
 800776e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007770:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007772:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007776:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007778:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800777a:	4019      	ands	r1, r3
 800777c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800777e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007780:	4318      	orrs	r0, r3
 8007782:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007784:	4003      	ands	r3, r0
 8007786:	430b      	orrs	r3, r1
 8007788:	441a      	add	r2, r3
 800778a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800778c:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007790:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007792:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007794:	441a      	add	r2, r3
 8007796:	4b2b      	ldr	r3, [pc, #172]	; (8007844 <utils_sha1_process+0xdbc>)
 8007798:	4413      	add	r3, r2
 800779a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800779c:	4413      	add	r3, r2
 800779e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077a2:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80077a6:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(46));
 80077a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	405a      	eors	r2, r3
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	405a      	eors	r2, r3
 80077b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077b4:	4053      	eors	r3, r2
 80077b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80077b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077ba:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80077be:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80077c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077c2:	4019      	ands	r1, r3
 80077c4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80077c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077c8:	4318      	orrs	r0, r3
 80077ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077cc:	4003      	ands	r3, r0
 80077ce:	430b      	orrs	r3, r1
 80077d0:	441a      	add	r2, r3
 80077d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077d4:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80077d8:	643b      	str	r3, [r7, #64]	; 0x40
 80077da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077dc:	441a      	add	r2, r3
 80077de:	4b19      	ldr	r3, [pc, #100]	; (8007844 <utils_sha1_process+0xdbc>)
 80077e0:	4413      	add	r3, r2
 80077e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80077e4:	4413      	add	r3, r2
 80077e6:	653b      	str	r3, [r7, #80]	; 0x50
 80077e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80077ea:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80077ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(47));
 80077f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	405a      	eors	r2, r3
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	405a      	eors	r2, r3
 80077fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077fc:	4053      	eors	r3, r2
 80077fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007800:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007802:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007806:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007808:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800780a:	4019      	ands	r1, r3
 800780c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800780e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007810:	4318      	orrs	r0, r3
 8007812:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007814:	4003      	ands	r3, r0
 8007816:	430b      	orrs	r3, r1
 8007818:	441a      	add	r2, r3
 800781a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800781c:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007820:	647b      	str	r3, [r7, #68]	; 0x44
 8007822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007824:	441a      	add	r2, r3
 8007826:	4b07      	ldr	r3, [pc, #28]	; (8007844 <utils_sha1_process+0xdbc>)
 8007828:	4413      	add	r3, r2
 800782a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800782c:	4413      	add	r3, r2
 800782e:	657b      	str	r3, [r7, #84]	; 0x54
 8007830:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007832:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007836:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(48));
 8007838:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800783a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783c:	405a      	eors	r2, r3
 800783e:	e003      	b.n	8007848 <utils_sha1_process+0xdc0>
 8007840:	6ed9eba1 	.word	0x6ed9eba1
 8007844:	8f1bbcdc 	.word	0x8f1bbcdc
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	405a      	eors	r2, r3
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4053      	eors	r3, r2
 8007850:	64bb      	str	r3, [r7, #72]	; 0x48
 8007852:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007854:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007858:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800785a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800785c:	4019      	ands	r1, r3
 800785e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8007860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007862:	4318      	orrs	r0, r3
 8007864:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007866:	4003      	ands	r3, r0
 8007868:	430b      	orrs	r3, r1
 800786a:	441a      	add	r2, r3
 800786c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800786e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007872:	60bb      	str	r3, [r7, #8]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	441a      	add	r2, r3
 8007878:	4ba6      	ldr	r3, [pc, #664]	; (8007b14 <utils_sha1_process+0x108c>)
 800787a:	4413      	add	r3, r2
 800787c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800787e:	4413      	add	r3, r2
 8007880:	65bb      	str	r3, [r7, #88]	; 0x58
 8007882:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007884:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007888:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(49));
 800788a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800788c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800788e:	405a      	eors	r2, r3
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	405a      	eors	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4053      	eors	r3, r2
 8007898:	64bb      	str	r3, [r7, #72]	; 0x48
 800789a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800789c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80078a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80078a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078a4:	4019      	ands	r1, r3
 80078a6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80078a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078aa:	4318      	orrs	r0, r3
 80078ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078ae:	4003      	ands	r3, r0
 80078b0:	430b      	orrs	r3, r1
 80078b2:	441a      	add	r2, r3
 80078b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078b6:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	441a      	add	r2, r3
 80078c0:	4b94      	ldr	r3, [pc, #592]	; (8007b14 <utils_sha1_process+0x108c>)
 80078c2:	4413      	add	r3, r2
 80078c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80078c6:	4413      	add	r3, r2
 80078c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80078ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078cc:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80078d0:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(50));
 80078d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d6:	405a      	eors	r2, r3
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	405a      	eors	r2, r3
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	4053      	eors	r3, r2
 80078e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80078e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80078e4:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80078e8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078ec:	4019      	ands	r1, r3
 80078ee:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80078f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078f2:	4318      	orrs	r0, r3
 80078f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078f6:	4003      	ands	r3, r0
 80078f8:	430b      	orrs	r3, r1
 80078fa:	441a      	add	r2, r3
 80078fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078fe:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007902:	613b      	str	r3, [r7, #16]
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	441a      	add	r2, r3
 8007908:	4b82      	ldr	r3, [pc, #520]	; (8007b14 <utils_sha1_process+0x108c>)
 800790a:	4413      	add	r3, r2
 800790c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800790e:	4413      	add	r3, r2
 8007910:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007912:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007914:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007918:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(51));
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800791e:	405a      	eors	r2, r3
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	405a      	eors	r2, r3
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	4053      	eors	r3, r2
 8007928:	64bb      	str	r3, [r7, #72]	; 0x48
 800792a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800792c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007930:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007932:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007934:	4019      	ands	r1, r3
 8007936:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8007938:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800793a:	4318      	orrs	r0, r3
 800793c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800793e:	4003      	ands	r3, r0
 8007940:	430b      	orrs	r3, r1
 8007942:	441a      	add	r2, r3
 8007944:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007946:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800794a:	617b      	str	r3, [r7, #20]
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	441a      	add	r2, r3
 8007950:	4b70      	ldr	r3, [pc, #448]	; (8007b14 <utils_sha1_process+0x108c>)
 8007952:	4413      	add	r3, r2
 8007954:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007956:	4413      	add	r3, r2
 8007958:	653b      	str	r3, [r7, #80]	; 0x50
 800795a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800795c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007960:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(52));
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007966:	405a      	eors	r2, r3
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	405a      	eors	r2, r3
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	4053      	eors	r3, r2
 8007970:	64bb      	str	r3, [r7, #72]	; 0x48
 8007972:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007974:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007978:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800797a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800797c:	4019      	ands	r1, r3
 800797e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007980:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007982:	4318      	orrs	r0, r3
 8007984:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007986:	4003      	ands	r3, r0
 8007988:	430b      	orrs	r3, r1
 800798a:	441a      	add	r2, r3
 800798c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800798e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007992:	61bb      	str	r3, [r7, #24]
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	441a      	add	r2, r3
 8007998:	4b5e      	ldr	r3, [pc, #376]	; (8007b14 <utils_sha1_process+0x108c>)
 800799a:	4413      	add	r3, r2
 800799c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800799e:	4413      	add	r3, r2
 80079a0:	657b      	str	r3, [r7, #84]	; 0x54
 80079a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079a4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80079a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(53));
 80079aa:	693a      	ldr	r2, [r7, #16]
 80079ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ae:	405a      	eors	r2, r3
 80079b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b2:	405a      	eors	r2, r3
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	4053      	eors	r3, r2
 80079b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80079ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079bc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 80079c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80079c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079c4:	4019      	ands	r1, r3
 80079c6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80079c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079ca:	4318      	orrs	r0, r3
 80079cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079ce:	4003      	ands	r3, r0
 80079d0:	430b      	orrs	r3, r1
 80079d2:	441a      	add	r2, r3
 80079d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079d6:	ea4f 73f3 	mov.w	r3, r3, ror #31
 80079da:	61fb      	str	r3, [r7, #28]
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	441a      	add	r2, r3
 80079e0:	4b4c      	ldr	r3, [pc, #304]	; (8007b14 <utils_sha1_process+0x108c>)
 80079e2:	4413      	add	r3, r2
 80079e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079e6:	4413      	add	r3, r2
 80079e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80079ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079ec:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80079f0:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(54));
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80079f6:	405a      	eors	r2, r3
 80079f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fa:	405a      	eors	r2, r3
 80079fc:	6a3b      	ldr	r3, [r7, #32]
 80079fe:	4053      	eors	r3, r2
 8007a00:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a04:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007a08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a0c:	4019      	ands	r1, r3
 8007a0e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8007a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a12:	4318      	orrs	r0, r3
 8007a14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a16:	4003      	ands	r3, r0
 8007a18:	430b      	orrs	r3, r1
 8007a1a:	441a      	add	r2, r3
 8007a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a1e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007a22:	623b      	str	r3, [r7, #32]
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	441a      	add	r2, r3
 8007a28:	4b3a      	ldr	r3, [pc, #232]	; (8007b14 <utils_sha1_process+0x108c>)
 8007a2a:	4413      	add	r3, r2
 8007a2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007a2e:	4413      	add	r3, r2
 8007a30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a34:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007a38:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(55));
 8007a3a:	69ba      	ldr	r2, [r7, #24]
 8007a3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a3e:	405a      	eors	r2, r3
 8007a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a42:	405a      	eors	r2, r3
 8007a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a46:	4053      	eors	r3, r2
 8007a48:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a4c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007a50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a54:	4019      	ands	r1, r3
 8007a56:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8007a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a5a:	4318      	orrs	r0, r3
 8007a5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a5e:	4003      	ands	r3, r0
 8007a60:	430b      	orrs	r3, r1
 8007a62:	441a      	add	r2, r3
 8007a64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a66:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8007a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6e:	441a      	add	r2, r3
 8007a70:	4b28      	ldr	r3, [pc, #160]	; (8007b14 <utils_sha1_process+0x108c>)
 8007a72:	4413      	add	r3, r2
 8007a74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a76:	4413      	add	r3, r2
 8007a78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a7c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007a80:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(56));
 8007a82:	69fa      	ldr	r2, [r7, #28]
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	405a      	eors	r2, r3
 8007a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a8a:	405a      	eors	r2, r3
 8007a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a8e:	4053      	eors	r3, r2
 8007a90:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a94:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007a98:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a9c:	4019      	ands	r1, r3
 8007a9e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8007aa0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007aa2:	4318      	orrs	r0, r3
 8007aa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007aa6:	4003      	ands	r3, r0
 8007aa8:	430b      	orrs	r3, r1
 8007aaa:	441a      	add	r2, r3
 8007aac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007aae:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab6:	441a      	add	r2, r3
 8007ab8:	4b16      	ldr	r3, [pc, #88]	; (8007b14 <utils_sha1_process+0x108c>)
 8007aba:	4413      	add	r3, r2
 8007abc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007abe:	4413      	add	r3, r2
 8007ac0:	653b      	str	r3, [r7, #80]	; 0x50
 8007ac2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ac4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007ac8:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(57));
 8007aca:	6a3a      	ldr	r2, [r7, #32]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	405a      	eors	r2, r3
 8007ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ad2:	405a      	eors	r2, r3
 8007ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad6:	4053      	eors	r3, r2
 8007ad8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ada:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007adc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007ae0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007ae2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ae4:	4019      	ands	r1, r3
 8007ae6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007ae8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007aea:	4318      	orrs	r0, r3
 8007aec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007aee:	4003      	ands	r3, r0
 8007af0:	430b      	orrs	r3, r1
 8007af2:	441a      	add	r2, r3
 8007af4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007af6:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007afa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007afe:	441a      	add	r2, r3
 8007b00:	4b04      	ldr	r3, [pc, #16]	; (8007b14 <utils_sha1_process+0x108c>)
 8007b02:	4413      	add	r3, r2
 8007b04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007b06:	4413      	add	r3, r2
 8007b08:	657b      	str	r3, [r7, #84]	; 0x54
 8007b0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b0c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007b10:	e002      	b.n	8007b18 <utils_sha1_process+0x1090>
 8007b12:	bf00      	nop
 8007b14:	8f1bbcdc 	.word	0x8f1bbcdc
 8007b18:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(58));
 8007b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	405a      	eors	r2, r3
 8007b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b22:	405a      	eors	r2, r3
 8007b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b26:	4053      	eors	r3, r2
 8007b28:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b2c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007b30:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b34:	4019      	ands	r1, r3
 8007b36:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8007b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b3a:	4318      	orrs	r0, r3
 8007b3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b3e:	4003      	ands	r3, r0
 8007b40:	430b      	orrs	r3, r1
 8007b42:	441a      	add	r2, r3
 8007b44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b46:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007b4a:	633b      	str	r3, [r7, #48]	; 0x30
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b4e:	441a      	add	r2, r3
 8007b50:	4ba6      	ldr	r3, [pc, #664]	; (8007dec <utils_sha1_process+0x1364>)
 8007b52:	4413      	add	r3, r2
 8007b54:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b56:	4413      	add	r3, r2
 8007b58:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b5c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007b60:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(59));
 8007b62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	405a      	eors	r2, r3
 8007b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b6a:	405a      	eors	r2, r3
 8007b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b6e:	4053      	eors	r3, r2
 8007b70:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b74:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007b78:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b7c:	4019      	ands	r1, r3
 8007b7e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8007b80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b82:	4318      	orrs	r0, r3
 8007b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b86:	4003      	ands	r3, r0
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	441a      	add	r2, r3
 8007b8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b8e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007b92:	637b      	str	r3, [r7, #52]	; 0x34
 8007b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b96:	441a      	add	r2, r3
 8007b98:	4b94      	ldr	r3, [pc, #592]	; (8007dec <utils_sha1_process+0x1364>)
 8007b9a:	4413      	add	r3, r2
 8007b9c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b9e:	4413      	add	r3, r2
 8007ba0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ba4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007ba8:	657b      	str	r3, [r7, #84]	; 0x54
#undef F

#define F(x,y,z) (x ^ y ^ z)
#define K 0xCA62C1D6

    P(A, B, C, D, E, R(60));
 8007baa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	405a      	eors	r2, r3
 8007bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bb2:	405a      	eors	r2, r3
 8007bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bb6:	4053      	eors	r3, r2
 8007bb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007bba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007bbc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007bc0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007bc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bc4:	4059      	eors	r1, r3
 8007bc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bc8:	404b      	eors	r3, r1
 8007bca:	441a      	add	r2, r3
 8007bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bce:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007bd2:	63bb      	str	r3, [r7, #56]	; 0x38
 8007bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd6:	441a      	add	r2, r3
 8007bd8:	4b85      	ldr	r3, [pc, #532]	; (8007df0 <utils_sha1_process+0x1368>)
 8007bda:	4413      	add	r3, r2
 8007bdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007bde:	4413      	add	r3, r2
 8007be0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007be2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007be4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007be8:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(61));
 8007bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	405a      	eors	r2, r3
 8007bf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bf2:	405a      	eors	r2, r3
 8007bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bf6:	4053      	eors	r3, r2
 8007bf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007bfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bfc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007c00:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007c02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c04:	4059      	eors	r1, r3
 8007c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c08:	404b      	eors	r3, r1
 8007c0a:	441a      	add	r2, r3
 8007c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c0e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007c12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c16:	441a      	add	r2, r3
 8007c18:	4b75      	ldr	r3, [pc, #468]	; (8007df0 <utils_sha1_process+0x1368>)
 8007c1a:	4413      	add	r3, r2
 8007c1c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007c1e:	4413      	add	r3, r2
 8007c20:	653b      	str	r3, [r7, #80]	; 0x50
 8007c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c24:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007c28:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(62));
 8007c2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	405a      	eors	r2, r3
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	405a      	eors	r2, r3
 8007c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c36:	4053      	eors	r3, r2
 8007c38:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c3c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007c40:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c44:	4059      	eors	r1, r3
 8007c46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c48:	404b      	eors	r3, r1
 8007c4a:	441a      	add	r2, r3
 8007c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c4e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007c52:	643b      	str	r3, [r7, #64]	; 0x40
 8007c54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c56:	441a      	add	r2, r3
 8007c58:	4b65      	ldr	r3, [pc, #404]	; (8007df0 <utils_sha1_process+0x1368>)
 8007c5a:	4413      	add	r3, r2
 8007c5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c5e:	4413      	add	r3, r2
 8007c60:	657b      	str	r3, [r7, #84]	; 0x54
 8007c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c64:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007c68:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(63));
 8007c6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6e:	405a      	eors	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	405a      	eors	r2, r3
 8007c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c76:	4053      	eors	r3, r2
 8007c78:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c7c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007c80:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007c82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c84:	4059      	eors	r1, r3
 8007c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c88:	404b      	eors	r3, r1
 8007c8a:	441a      	add	r2, r3
 8007c8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c8e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007c92:	647b      	str	r3, [r7, #68]	; 0x44
 8007c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c96:	441a      	add	r2, r3
 8007c98:	4b55      	ldr	r3, [pc, #340]	; (8007df0 <utils_sha1_process+0x1368>)
 8007c9a:	4413      	add	r3, r2
 8007c9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c9e:	4413      	add	r3, r2
 8007ca0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ca2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ca4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007ca8:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(64));
 8007caa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cae:	405a      	eors	r2, r3
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	405a      	eors	r2, r3
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	4053      	eors	r3, r2
 8007cb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007cba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007cbc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007cc0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007cc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cc4:	4059      	eors	r1, r3
 8007cc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cc8:	404b      	eors	r3, r1
 8007cca:	441a      	add	r2, r3
 8007ccc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007cce:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007cd2:	60bb      	str	r3, [r7, #8]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	441a      	add	r2, r3
 8007cd8:	4b45      	ldr	r3, [pc, #276]	; (8007df0 <utils_sha1_process+0x1368>)
 8007cda:	4413      	add	r3, r2
 8007cdc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007cde:	4413      	add	r3, r2
 8007ce0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ce2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ce4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007ce8:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(65));
 8007cea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cee:	405a      	eors	r2, r3
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	405a      	eors	r2, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4053      	eors	r3, r2
 8007cf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007cfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cfc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007d00:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007d02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d04:	4059      	eors	r1, r3
 8007d06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d08:	404b      	eors	r3, r1
 8007d0a:	441a      	add	r2, r3
 8007d0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d0e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007d12:	60fb      	str	r3, [r7, #12]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	441a      	add	r2, r3
 8007d18:	4b35      	ldr	r3, [pc, #212]	; (8007df0 <utils_sha1_process+0x1368>)
 8007d1a:	4413      	add	r3, r2
 8007d1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d1e:	4413      	add	r3, r2
 8007d20:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d24:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007d28:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(66));
 8007d2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d2e:	405a      	eors	r2, r3
 8007d30:	69bb      	ldr	r3, [r7, #24]
 8007d32:	405a      	eors	r2, r3
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	4053      	eors	r3, r2
 8007d38:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d3c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007d40:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007d42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d44:	4059      	eors	r1, r3
 8007d46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d48:	404b      	eors	r3, r1
 8007d4a:	441a      	add	r2, r3
 8007d4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d4e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007d52:	613b      	str	r3, [r7, #16]
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	441a      	add	r2, r3
 8007d58:	4b25      	ldr	r3, [pc, #148]	; (8007df0 <utils_sha1_process+0x1368>)
 8007d5a:	4413      	add	r3, r2
 8007d5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007d5e:	4413      	add	r3, r2
 8007d60:	653b      	str	r3, [r7, #80]	; 0x50
 8007d62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d64:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007d68:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(67));
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d6e:	405a      	eors	r2, r3
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	405a      	eors	r2, r3
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	4053      	eors	r3, r2
 8007d78:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d7c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007d80:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007d82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d84:	4059      	eors	r1, r3
 8007d86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d88:	404b      	eors	r3, r1
 8007d8a:	441a      	add	r2, r3
 8007d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d8e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007d92:	617b      	str	r3, [r7, #20]
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	441a      	add	r2, r3
 8007d98:	4b15      	ldr	r3, [pc, #84]	; (8007df0 <utils_sha1_process+0x1368>)
 8007d9a:	4413      	add	r3, r2
 8007d9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d9e:	4413      	add	r3, r2
 8007da0:	657b      	str	r3, [r7, #84]	; 0x54
 8007da2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007da4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007da8:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(68));
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dae:	405a      	eors	r2, r3
 8007db0:	6a3b      	ldr	r3, [r7, #32]
 8007db2:	405a      	eors	r2, r3
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	4053      	eors	r3, r2
 8007db8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007dba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007dbc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007dc0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dc4:	4059      	eors	r1, r3
 8007dc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007dc8:	404b      	eors	r3, r1
 8007dca:	441a      	add	r2, r3
 8007dcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dce:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007dd2:	61bb      	str	r3, [r7, #24]
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	441a      	add	r2, r3
 8007dd8:	4b05      	ldr	r3, [pc, #20]	; (8007df0 <utils_sha1_process+0x1368>)
 8007dda:	4413      	add	r3, r2
 8007ddc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007dde:	4413      	add	r3, r2
 8007de0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007de4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007de8:	e004      	b.n	8007df4 <utils_sha1_process+0x136c>
 8007dea:	bf00      	nop
 8007dec:	8f1bbcdc 	.word	0x8f1bbcdc
 8007df0:	ca62c1d6 	.word	0xca62c1d6
 8007df4:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(69));
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dfa:	405a      	eors	r2, r3
 8007dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfe:	405a      	eors	r2, r3
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	4053      	eors	r3, r2
 8007e04:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e08:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007e0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007e0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e10:	4059      	eors	r1, r3
 8007e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e14:	404b      	eors	r3, r1
 8007e16:	441a      	add	r2, r3
 8007e18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e1a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007e1e:	61fb      	str	r3, [r7, #28]
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	441a      	add	r2, r3
 8007e24:	4ba5      	ldr	r3, [pc, #660]	; (80080bc <utils_sha1_process+0x1634>)
 8007e26:	4413      	add	r3, r2
 8007e28:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e2a:	4413      	add	r3, r2
 8007e2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e30:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007e34:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(70));
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e3a:	405a      	eors	r2, r3
 8007e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e3e:	405a      	eors	r2, r3
 8007e40:	6a3b      	ldr	r3, [r7, #32]
 8007e42:	4053      	eors	r3, r2
 8007e44:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e48:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007e4c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e50:	4059      	eors	r1, r3
 8007e52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e54:	404b      	eors	r3, r1
 8007e56:	441a      	add	r2, r3
 8007e58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e5a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007e5e:	623b      	str	r3, [r7, #32]
 8007e60:	6a3b      	ldr	r3, [r7, #32]
 8007e62:	441a      	add	r2, r3
 8007e64:	4b95      	ldr	r3, [pc, #596]	; (80080bc <utils_sha1_process+0x1634>)
 8007e66:	4413      	add	r3, r2
 8007e68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e6a:	4413      	add	r3, r2
 8007e6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e70:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007e74:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(71));
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e7a:	405a      	eors	r2, r3
 8007e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7e:	405a      	eors	r2, r3
 8007e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e82:	4053      	eors	r3, r2
 8007e84:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e88:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007e8c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007e8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e90:	4059      	eors	r1, r3
 8007e92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e94:	404b      	eors	r3, r1
 8007e96:	441a      	add	r2, r3
 8007e98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e9a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea2:	441a      	add	r2, r3
 8007ea4:	4b85      	ldr	r3, [pc, #532]	; (80080bc <utils_sha1_process+0x1634>)
 8007ea6:	4413      	add	r3, r2
 8007ea8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007eaa:	4413      	add	r3, r2
 8007eac:	653b      	str	r3, [r7, #80]	; 0x50
 8007eae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007eb0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007eb4:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(72));
 8007eb6:	69fa      	ldr	r2, [r7, #28]
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	405a      	eors	r2, r3
 8007ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ebe:	405a      	eors	r2, r3
 8007ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ec2:	4053      	eors	r3, r2
 8007ec4:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ec8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007ecc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007ece:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ed0:	4059      	eors	r1, r3
 8007ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ed4:	404b      	eors	r3, r1
 8007ed6:	441a      	add	r2, r3
 8007ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007eda:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007ede:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee2:	441a      	add	r2, r3
 8007ee4:	4b75      	ldr	r3, [pc, #468]	; (80080bc <utils_sha1_process+0x1634>)
 8007ee6:	4413      	add	r3, r2
 8007ee8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007eea:	4413      	add	r3, r2
 8007eec:	657b      	str	r3, [r7, #84]	; 0x54
 8007eee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ef0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007ef4:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(73));
 8007ef6:	6a3a      	ldr	r2, [r7, #32]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	405a      	eors	r2, r3
 8007efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007efe:	405a      	eors	r2, r3
 8007f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f02:	4053      	eors	r3, r2
 8007f04:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f08:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007f0c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f10:	4059      	eors	r1, r3
 8007f12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f14:	404b      	eors	r3, r1
 8007f16:	441a      	add	r2, r3
 8007f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f1a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f22:	441a      	add	r2, r3
 8007f24:	4b65      	ldr	r3, [pc, #404]	; (80080bc <utils_sha1_process+0x1634>)
 8007f26:	4413      	add	r3, r2
 8007f28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f2a:	4413      	add	r3, r2
 8007f2c:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f30:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007f34:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(74));
 8007f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	405a      	eors	r2, r3
 8007f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f3e:	405a      	eors	r2, r3
 8007f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f42:	4053      	eors	r3, r2
 8007f44:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f48:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007f4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007f4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f50:	4059      	eors	r1, r3
 8007f52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f54:	404b      	eors	r3, r1
 8007f56:	441a      	add	r2, r3
 8007f58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f5a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007f5e:	633b      	str	r3, [r7, #48]	; 0x30
 8007f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f62:	441a      	add	r2, r3
 8007f64:	4b55      	ldr	r3, [pc, #340]	; (80080bc <utils_sha1_process+0x1634>)
 8007f66:	4413      	add	r3, r2
 8007f68:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007f6a:	4413      	add	r3, r2
 8007f6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f70:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007f74:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(75));
 8007f76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	405a      	eors	r2, r3
 8007f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f7e:	405a      	eors	r2, r3
 8007f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f82:	4053      	eors	r3, r2
 8007f84:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f88:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007f8c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f90:	4059      	eors	r1, r3
 8007f92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f94:	404b      	eors	r3, r1
 8007f96:	441a      	add	r2, r3
 8007f98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f9a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007f9e:	637b      	str	r3, [r7, #52]	; 0x34
 8007fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fa2:	441a      	add	r2, r3
 8007fa4:	4b45      	ldr	r3, [pc, #276]	; (80080bc <utils_sha1_process+0x1634>)
 8007fa6:	4413      	add	r3, r2
 8007fa8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007faa:	4413      	add	r3, r2
 8007fac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007fb0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007fb4:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(76));
 8007fb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	405a      	eors	r2, r3
 8007fbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fbe:	405a      	eors	r2, r3
 8007fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fc2:	4053      	eors	r3, r2
 8007fc4:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fc8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 8007fcc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8007fce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007fd0:	4059      	eors	r1, r3
 8007fd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007fd4:	404b      	eors	r3, r1
 8007fd6:	441a      	add	r2, r3
 8007fd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fda:	ea4f 73f3 	mov.w	r3, r3, ror #31
 8007fde:	63bb      	str	r3, [r7, #56]	; 0x38
 8007fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe2:	441a      	add	r2, r3
 8007fe4:	4b35      	ldr	r3, [pc, #212]	; (80080bc <utils_sha1_process+0x1634>)
 8007fe6:	4413      	add	r3, r2
 8007fe8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007fea:	4413      	add	r3, r2
 8007fec:	653b      	str	r3, [r7, #80]	; 0x50
 8007fee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ff0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8007ff4:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(77));
 8007ff6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	405a      	eors	r2, r3
 8007ffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ffe:	405a      	eors	r2, r3
 8008000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008002:	4053      	eors	r3, r2
 8008004:	64bb      	str	r3, [r7, #72]	; 0x48
 8008006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008008:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800800c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800800e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008010:	4059      	eors	r1, r3
 8008012:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008014:	404b      	eors	r3, r1
 8008016:	441a      	add	r2, r3
 8008018:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800801a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800801e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008022:	441a      	add	r2, r3
 8008024:	4b25      	ldr	r3, [pc, #148]	; (80080bc <utils_sha1_process+0x1634>)
 8008026:	4413      	add	r3, r2
 8008028:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800802a:	4413      	add	r3, r2
 800802c:	657b      	str	r3, [r7, #84]	; 0x54
 800802e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008030:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8008034:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(78));
 8008036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008038:	6a3b      	ldr	r3, [r7, #32]
 800803a:	405a      	eors	r2, r3
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	405a      	eors	r2, r3
 8008040:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008042:	4053      	eors	r3, r2
 8008044:	64bb      	str	r3, [r7, #72]	; 0x48
 8008046:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008048:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800804c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800804e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008050:	4059      	eors	r1, r3
 8008052:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008054:	404b      	eors	r3, r1
 8008056:	441a      	add	r2, r3
 8008058:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800805a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800805e:	643b      	str	r3, [r7, #64]	; 0x40
 8008060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008062:	441a      	add	r2, r3
 8008064:	4b15      	ldr	r3, [pc, #84]	; (80080bc <utils_sha1_process+0x1634>)
 8008066:	4413      	add	r3, r2
 8008068:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800806a:	4413      	add	r3, r2
 800806c:	65bb      	str	r3, [r7, #88]	; 0x58
 800806e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008070:	ea4f 03b3 	mov.w	r3, r3, ror #2
 8008074:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(79));
 8008076:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	405a      	eors	r2, r3
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	405a      	eors	r2, r3
 8008080:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008082:	4053      	eors	r3, r2
 8008084:	64bb      	str	r3, [r7, #72]	; 0x48
 8008086:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008088:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800808c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800808e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008090:	4059      	eors	r1, r3
 8008092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008094:	404b      	eors	r3, r1
 8008096:	441a      	add	r2, r3
 8008098:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800809a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800809e:	647b      	str	r3, [r7, #68]	; 0x44
 80080a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080a2:	441a      	add	r2, r3
 80080a4:	4b05      	ldr	r3, [pc, #20]	; (80080bc <utils_sha1_process+0x1634>)
 80080a6:	4413      	add	r3, r2
 80080a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080aa:	4413      	add	r3, r2
 80080ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080b0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 80080b4:	657b      	str	r3, [r7, #84]	; 0x54

#undef K
#undef F

    ctx->state[0] += A;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	e001      	b.n	80080c0 <utils_sha1_process+0x1638>
 80080bc:	ca62c1d6 	.word	0xca62c1d6
 80080c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080c2:	441a      	add	r2, r3
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	609a      	str	r2, [r3, #8]
    ctx->state[1] += B;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80080ce:	441a      	add	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	60da      	str	r2, [r3, #12]
    ctx->state[2] += C;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	691a      	ldr	r2, [r3, #16]
 80080d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080da:	441a      	add	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	611a      	str	r2, [r3, #16]
    ctx->state[3] += D;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	695a      	ldr	r2, [r3, #20]
 80080e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080e6:	441a      	add	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	615a      	str	r2, [r3, #20]
    ctx->state[4] += E;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	699a      	ldr	r2, [r3, #24]
 80080f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080f2:	441a      	add	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	619a      	str	r2, [r3, #24]
}
 80080f8:	bf00      	nop
 80080fa:	3764      	adds	r7, #100	; 0x64
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bc80      	pop	{r7}
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop

08008104 <utils_sha1_update>:

/*
 * SHA-1 process buffer
 */
void utils_sha1_update(iot_sha1_context *ctx, const unsigned char *input, size_t ilen)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b086      	sub	sp, #24
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
    size_t fill;
    uint32_t left;

    if (ilen == 0) {
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d059      	beq.n	80081ca <utils_sha1_update+0xc6>
        return;
    }

    left = ctx->total[0] & 0x3F;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800811e:	617b      	str	r3, [r7, #20]
    fill = 64 - left;
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008126:	613b      	str	r3, [r7, #16]

    ctx->total[0] += (uint32_t) ilen;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	441a      	add	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	601a      	str	r2, [r3, #0]
    ctx->total[0] &= 0xFFFFFFFF;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	601a      	str	r2, [r3, #0]

    if (ctx->total[0] < (uint32_t) ilen) {
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	429a      	cmp	r2, r3
 8008144:	d904      	bls.n	8008150 <utils_sha1_update+0x4c>
        ctx->total[1]++;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	1c5a      	adds	r2, r3, #1
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	605a      	str	r2, [r3, #4]
    }

    if (left && ilen >= fill) {
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d028      	beq.n	80081a8 <utils_sha1_update+0xa4>
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	429a      	cmp	r2, r3
 800815c:	d324      	bcc.n	80081a8 <utils_sha1_update+0xa4>
        memcpy((void *)(ctx->buffer + left), input, fill);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f103 021c 	add.w	r2, r3, #28
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	4413      	add	r3, r2
 8008168:	693a      	ldr	r2, [r7, #16]
 800816a:	68b9      	ldr	r1, [r7, #8]
 800816c:	4618      	mov	r0, r3
 800816e:	f001 f999 	bl	80094a4 <memcpy>
        utils_sha1_process(ctx, ctx->buffer);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	331c      	adds	r3, #28
 8008176:	4619      	mov	r1, r3
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f7fe fc85 	bl	8006a88 <utils_sha1_process>
        input += fill;
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	4413      	add	r3, r2
 8008184:	60bb      	str	r3, [r7, #8]
        ilen  -= fill;
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	607b      	str	r3, [r7, #4]
        left = 0;
 800818e:	2300      	movs	r3, #0
 8008190:	617b      	str	r3, [r7, #20]
    }

    while (ilen >= 64) {
 8008192:	e009      	b.n	80081a8 <utils_sha1_update+0xa4>
        utils_sha1_process(ctx, input);
 8008194:	68b9      	ldr	r1, [r7, #8]
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f7fe fc76 	bl	8006a88 <utils_sha1_process>
        input += 64;
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	3340      	adds	r3, #64	; 0x40
 80081a0:	60bb      	str	r3, [r7, #8]
        ilen  -= 64;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	3b40      	subs	r3, #64	; 0x40
 80081a6:	607b      	str	r3, [r7, #4]
    while (ilen >= 64) {
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b3f      	cmp	r3, #63	; 0x3f
 80081ac:	d8f2      	bhi.n	8008194 <utils_sha1_update+0x90>
    }

    if (ilen > 0) {
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00b      	beq.n	80081cc <utils_sha1_update+0xc8>
        memcpy((void *)(ctx->buffer + left), input, ilen);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f103 021c 	add.w	r2, r3, #28
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	4413      	add	r3, r2
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	68b9      	ldr	r1, [r7, #8]
 80081c2:	4618      	mov	r0, r3
 80081c4:	f001 f96e 	bl	80094a4 <memcpy>
 80081c8:	e000      	b.n	80081cc <utils_sha1_update+0xc8>
        return;
 80081ca:	bf00      	nop
    }
}
 80081cc:	3718      	adds	r7, #24
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
	...

080081d4 <utils_sha1_finish>:

/*
 * SHA-1 final digest
 */
void utils_sha1_finish(iot_sha1_context *ctx, unsigned char output[20])
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
    uint32_t last, padn;
    uint32_t high, low;
    unsigned char msglen[8];

    high = (ctx->total[0] >> 29)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	0f5a      	lsrs	r2, r3, #29
           | (ctx->total[1] <<  3);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	00db      	lsls	r3, r3, #3
    high = (ctx->total[0] >> 29)
 80081ea:	4313      	orrs	r3, r2
 80081ec:	61fb      	str	r3, [r7, #28]
    low  = (ctx->total[0] <<  3);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	00db      	lsls	r3, r3, #3
 80081f4:	61bb      	str	r3, [r7, #24]

    IOT_SHA1_PUT_UINT32_BE(high, msglen, 0);
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	0e1b      	lsrs	r3, r3, #24
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	723b      	strb	r3, [r7, #8]
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	0c1b      	lsrs	r3, r3, #16
 8008202:	b2db      	uxtb	r3, r3
 8008204:	727b      	strb	r3, [r7, #9]
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	0a1b      	lsrs	r3, r3, #8
 800820a:	b2db      	uxtb	r3, r3
 800820c:	72bb      	strb	r3, [r7, #10]
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	b2db      	uxtb	r3, r3
 8008212:	72fb      	strb	r3, [r7, #11]
    IOT_SHA1_PUT_UINT32_BE(low,  msglen, 4);
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	0e1b      	lsrs	r3, r3, #24
 8008218:	b2db      	uxtb	r3, r3
 800821a:	733b      	strb	r3, [r7, #12]
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	0c1b      	lsrs	r3, r3, #16
 8008220:	b2db      	uxtb	r3, r3
 8008222:	737b      	strb	r3, [r7, #13]
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	0a1b      	lsrs	r3, r3, #8
 8008228:	b2db      	uxtb	r3, r3
 800822a:	73bb      	strb	r3, [r7, #14]
 800822c:	69bb      	ldr	r3, [r7, #24]
 800822e:	b2db      	uxtb	r3, r3
 8008230:	73fb      	strb	r3, [r7, #15]

    last = ctx->total[0] & 0x3F;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800823a:	617b      	str	r3, [r7, #20]
    padn = (last < 56) ? (56 - last) : (120 - last);
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	2b37      	cmp	r3, #55	; 0x37
 8008240:	d803      	bhi.n	800824a <utils_sha1_finish+0x76>
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008248:	e002      	b.n	8008250 <utils_sha1_finish+0x7c>
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8008250:	613b      	str	r3, [r7, #16]

    utils_sha1_update(ctx, iot_sha1_padding, padn);
 8008252:	693a      	ldr	r2, [r7, #16]
 8008254:	494a      	ldr	r1, [pc, #296]	; (8008380 <utils_sha1_finish+0x1ac>)
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7ff ff54 	bl	8008104 <utils_sha1_update>
    utils_sha1_update(ctx, msglen, 8);
 800825c:	f107 0308 	add.w	r3, r7, #8
 8008260:	2208      	movs	r2, #8
 8008262:	4619      	mov	r1, r3
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f7ff ff4d 	bl	8008104 <utils_sha1_update>

    IOT_SHA1_PUT_UINT32_BE(ctx->state[0], output,  0);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	0e1b      	lsrs	r3, r3, #24
 8008270:	b2da      	uxtb	r2, r3
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	701a      	strb	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	0c1a      	lsrs	r2, r3, #16
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	3301      	adds	r3, #1
 8008280:	b2d2      	uxtb	r2, r2
 8008282:	701a      	strb	r2, [r3, #0]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	0a1a      	lsrs	r2, r3, #8
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	3302      	adds	r3, #2
 800828e:	b2d2      	uxtb	r2, r2
 8008290:	701a      	strb	r2, [r3, #0]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	689a      	ldr	r2, [r3, #8]
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	3303      	adds	r3, #3
 800829a:	b2d2      	uxtb	r2, r2
 800829c:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[1], output,  4);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	0e1a      	lsrs	r2, r3, #24
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	3304      	adds	r3, #4
 80082a8:	b2d2      	uxtb	r2, r2
 80082aa:	701a      	strb	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	0c1a      	lsrs	r2, r3, #16
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	3305      	adds	r3, #5
 80082b6:	b2d2      	uxtb	r2, r2
 80082b8:	701a      	strb	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	0a1a      	lsrs	r2, r3, #8
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	3306      	adds	r3, #6
 80082c4:	b2d2      	uxtb	r2, r2
 80082c6:	701a      	strb	r2, [r3, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	68da      	ldr	r2, [r3, #12]
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	3307      	adds	r3, #7
 80082d0:	b2d2      	uxtb	r2, r2
 80082d2:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[2], output,  8);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	0e1a      	lsrs	r2, r3, #24
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	3308      	adds	r3, #8
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	701a      	strb	r2, [r3, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	0c1a      	lsrs	r2, r3, #16
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	3309      	adds	r3, #9
 80082ec:	b2d2      	uxtb	r2, r2
 80082ee:	701a      	strb	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	691b      	ldr	r3, [r3, #16]
 80082f4:	0a1a      	lsrs	r2, r3, #8
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	330a      	adds	r3, #10
 80082fa:	b2d2      	uxtb	r2, r2
 80082fc:	701a      	strb	r2, [r3, #0]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	691a      	ldr	r2, [r3, #16]
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	330b      	adds	r3, #11
 8008306:	b2d2      	uxtb	r2, r2
 8008308:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[3], output, 12);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	695b      	ldr	r3, [r3, #20]
 800830e:	0e1a      	lsrs	r2, r3, #24
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	330c      	adds	r3, #12
 8008314:	b2d2      	uxtb	r2, r2
 8008316:	701a      	strb	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	695b      	ldr	r3, [r3, #20]
 800831c:	0c1a      	lsrs	r2, r3, #16
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	330d      	adds	r3, #13
 8008322:	b2d2      	uxtb	r2, r2
 8008324:	701a      	strb	r2, [r3, #0]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	0a1a      	lsrs	r2, r3, #8
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	330e      	adds	r3, #14
 8008330:	b2d2      	uxtb	r2, r2
 8008332:	701a      	strb	r2, [r3, #0]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	695a      	ldr	r2, [r3, #20]
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	330f      	adds	r3, #15
 800833c:	b2d2      	uxtb	r2, r2
 800833e:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[4], output, 16);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	0e1a      	lsrs	r2, r3, #24
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	3310      	adds	r3, #16
 800834a:	b2d2      	uxtb	r2, r2
 800834c:	701a      	strb	r2, [r3, #0]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	0c1a      	lsrs	r2, r3, #16
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	3311      	adds	r3, #17
 8008358:	b2d2      	uxtb	r2, r2
 800835a:	701a      	strb	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	699b      	ldr	r3, [r3, #24]
 8008360:	0a1a      	lsrs	r2, r3, #8
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	3312      	adds	r3, #18
 8008366:	b2d2      	uxtb	r2, r2
 8008368:	701a      	strb	r2, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	699a      	ldr	r2, [r3, #24]
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	3313      	adds	r3, #19
 8008372:	b2d2      	uxtb	r2, r2
 8008374:	701a      	strb	r2, [r3, #0]
}
 8008376:	bf00      	nop
 8008378:	3720      	adds	r7, #32
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	0800abb4 	.word	0x0800abb4

08008384 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008384:	b480      	push	{r7}
 8008386:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8008388:	f3bf 8f4f 	dsb	sy
}
 800838c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800838e:	4b06      	ldr	r3, [pc, #24]	; (80083a8 <__NVIC_SystemReset+0x24>)
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008396:	4904      	ldr	r1, [pc, #16]	; (80083a8 <__NVIC_SystemReset+0x24>)
 8008398:	4b04      	ldr	r3, [pc, #16]	; (80083ac <__NVIC_SystemReset+0x28>)
 800839a:	4313      	orrs	r3, r2
 800839c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800839e:	f3bf 8f4f 	dsb	sy
}
 80083a2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80083a4:	bf00      	nop
 80083a6:	e7fd      	b.n	80083a4 <__NVIC_SystemReset+0x20>
 80083a8:	e000ed00 	.word	0xe000ed00
 80083ac:	05fa0004 	.word	0x05fa0004

080083b0 <IOT_connect>:

char Password[128];
uint8_t Password_len;

uint8_t IOT_connect()
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b0bc      	sub	sp, #240	; 0xf0
 80083b4:	af02      	add	r7, sp, #8
	uint16_t a;
	uint32_t len;
	char temp[128];
	MQTTPacket_connectData data = MQTTPacket_connectData_initializer;
 80083b6:	4a5e      	ldr	r2, [pc, #376]	; (8008530 <IOT_connect+0x180>)
 80083b8:	f107 0308 	add.w	r3, r7, #8
 80083bc:	4611      	mov	r1, r2
 80083be:	2258      	movs	r2, #88	; 0x58
 80083c0:	4618      	mov	r0, r3
 80083c2:	f001 f86f 	bl	80094a4 <memcpy>
	buflen = sizeof(buf);
 80083c6:	4b5b      	ldr	r3, [pc, #364]	; (8008534 <IOT_connect+0x184>)
 80083c8:	22c8      	movs	r2, #200	; 0xc8
 80083ca:	801a      	strh	r2, [r3, #0]
	memset(buf,0,buflen);
 80083cc:	4b59      	ldr	r3, [pc, #356]	; (8008534 <IOT_connect+0x184>)
 80083ce:	881b      	ldrh	r3, [r3, #0]
 80083d0:	461a      	mov	r2, r3
 80083d2:	2100      	movs	r1, #0
 80083d4:	4858      	ldr	r0, [pc, #352]	; (8008538 <IOT_connect+0x188>)
 80083d6:	f001 f873 	bl	80094c0 <memset>
	memset(ClientID,0,128);
 80083da:	2280      	movs	r2, #128	; 0x80
 80083dc:	2100      	movs	r1, #0
 80083de:	4857      	ldr	r0, [pc, #348]	; (800853c <IOT_connect+0x18c>)
 80083e0:	f001 f86e 	bl	80094c0 <memset>
	sprintf(ClientID,"%s|securemode=3,signmethod=hmacsha1|",DEVICENAME);
 80083e4:	4a56      	ldr	r2, [pc, #344]	; (8008540 <IOT_connect+0x190>)
 80083e6:	4957      	ldr	r1, [pc, #348]	; (8008544 <IOT_connect+0x194>)
 80083e8:	4854      	ldr	r0, [pc, #336]	; (800853c <IOT_connect+0x18c>)
 80083ea:	f001 f9a9 	bl	8009740 <siprintf>
	memset(Username,0,128);
 80083ee:	2280      	movs	r2, #128	; 0x80
 80083f0:	2100      	movs	r1, #0
 80083f2:	4855      	ldr	r0, [pc, #340]	; (8008548 <IOT_connect+0x198>)
 80083f4:	f001 f864 	bl	80094c0 <memset>
	sprintf(Username,"%s&%s",DEVICENAME,PRODUCTKEY);
 80083f8:	4b54      	ldr	r3, [pc, #336]	; (800854c <IOT_connect+0x19c>)
 80083fa:	4a51      	ldr	r2, [pc, #324]	; (8008540 <IOT_connect+0x190>)
 80083fc:	4954      	ldr	r1, [pc, #336]	; (8008550 <IOT_connect+0x1a0>)
 80083fe:	4852      	ldr	r0, [pc, #328]	; (8008548 <IOT_connect+0x198>)
 8008400:	f001 f99e 	bl	8009740 <siprintf>

	Username_len = strlen(Username);
 8008404:	4850      	ldr	r0, [pc, #320]	; (8008548 <IOT_connect+0x198>)
 8008406:	f7f7 fea3 	bl	8000150 <strlen>
 800840a:	4603      	mov	r3, r0
 800840c:	b2da      	uxtb	r2, r3
 800840e:	4b51      	ldr	r3, [pc, #324]	; (8008554 <IOT_connect+0x1a4>)
 8008410:	701a      	strb	r2, [r3, #0]

	memset(temp,0,128);
 8008412:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008416:	2280      	movs	r2, #128	; 0x80
 8008418:	2100      	movs	r1, #0
 800841a:	4618      	mov	r0, r3
 800841c:	f001 f850 	bl	80094c0 <memset>
	sprintf(temp,"clientId%sdeviceName%sproductKey%s",DEVICENAME,DEVICENAME,PRODUCTKEY);
 8008420:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8008424:	4b49      	ldr	r3, [pc, #292]	; (800854c <IOT_connect+0x19c>)
 8008426:	9300      	str	r3, [sp, #0]
 8008428:	4b45      	ldr	r3, [pc, #276]	; (8008540 <IOT_connect+0x190>)
 800842a:	4a45      	ldr	r2, [pc, #276]	; (8008540 <IOT_connect+0x190>)
 800842c:	494a      	ldr	r1, [pc, #296]	; (8008558 <IOT_connect+0x1a8>)
 800842e:	f001 f987 	bl	8009740 <siprintf>
	utils_hmac_sha1(temp,strlen(temp),Password,DEVICESECRE,DEVICESECRE_LEN);
 8008432:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008436:	4618      	mov	r0, r3
 8008438:	f7f7 fe8a 	bl	8000150 <strlen>
 800843c:	4603      	mov	r3, r0
 800843e:	4619      	mov	r1, r3
 8008440:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8008444:	2320      	movs	r3, #32
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	4b44      	ldr	r3, [pc, #272]	; (800855c <IOT_connect+0x1ac>)
 800844a:	4a45      	ldr	r2, [pc, #276]	; (8008560 <IOT_connect+0x1b0>)
 800844c:	f7fe f9e0 	bl	8006810 <utils_hmac_sha1>
	Password_len = strlen(Password);
 8008450:	4843      	ldr	r0, [pc, #268]	; (8008560 <IOT_connect+0x1b0>)
 8008452:	f7f7 fe7d 	bl	8000150 <strlen>
 8008456:	4603      	mov	r3, r0
 8008458:	b2da      	uxtb	r2, r3
 800845a:	4b42      	ldr	r3, [pc, #264]	; (8008564 <IOT_connect+0x1b4>)
 800845c:	701a      	strb	r2, [r3, #0]

	usart_printf(&huart1,"ClientId:%s\r\n",ClientID);
 800845e:	4a37      	ldr	r2, [pc, #220]	; (800853c <IOT_connect+0x18c>)
 8008460:	4941      	ldr	r1, [pc, #260]	; (8008568 <IOT_connect+0x1b8>)
 8008462:	4842      	ldr	r0, [pc, #264]	; (800856c <IOT_connect+0x1bc>)
 8008464:	f000 feb4 	bl	80091d0 <usart_printf>
	usart_printf(&huart1,"Username:%s\r\n",Username);
 8008468:	4a37      	ldr	r2, [pc, #220]	; (8008548 <IOT_connect+0x198>)
 800846a:	4941      	ldr	r1, [pc, #260]	; (8008570 <IOT_connect+0x1c0>)
 800846c:	483f      	ldr	r0, [pc, #252]	; (800856c <IOT_connect+0x1bc>)
 800846e:	f000 feaf 	bl	80091d0 <usart_printf>
	usart_printf(&huart1,"Password:%s\r\n",Password);
 8008472:	4a3b      	ldr	r2, [pc, #236]	; (8008560 <IOT_connect+0x1b0>)
 8008474:	493f      	ldr	r1, [pc, #252]	; (8008574 <IOT_connect+0x1c4>)
 8008476:	483d      	ldr	r0, [pc, #244]	; (800856c <IOT_connect+0x1bc>)
 8008478:	f000 feaa 	bl	80091d0 <usart_printf>

	
	data.MQTTVersion = MQTTVERSION;
 800847c:	2304      	movs	r3, #4
 800847e:	743b      	strb	r3, [r7, #16]
	data.clientID.cstring = ClientID;
 8008480:	4b2e      	ldr	r3, [pc, #184]	; (800853c <IOT_connect+0x18c>)
 8008482:	617b      	str	r3, [r7, #20]
	data.keepAliveInterval = KEEPALIVEINTERVAL;
 8008484:	2378      	movs	r3, #120	; 0x78
 8008486:	843b      	strh	r3, [r7, #32]
	data.cleansession = 1;
 8008488:	2301      	movs	r3, #1
 800848a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	data.username.cstring = Username;
 800848e:	4b2e      	ldr	r3, [pc, #184]	; (8008548 <IOT_connect+0x198>)
 8008490:	64bb      	str	r3, [r7, #72]	; 0x48
	data.password.cstring = Password;
 8008492:	4b33      	ldr	r3, [pc, #204]	; (8008560 <IOT_connect+0x1b0>)
 8008494:	657b      	str	r3, [r7, #84]	; 0x54

	len = MQTTSerialize_connect(buf, buflen, &data);
 8008496:	4b27      	ldr	r3, [pc, #156]	; (8008534 <IOT_connect+0x184>)
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	4619      	mov	r1, r3
 800849c:	f107 0308 	add.w	r3, r7, #8
 80084a0:	461a      	mov	r2, r3
 80084a2:	4825      	ldr	r0, [pc, #148]	; (8008538 <IOT_connect+0x188>)
 80084a4:	f000 f8ea 	bl	800867c <MQTTSerialize_connect>
 80084a8:	4603      	mov	r3, r0
 80084aa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	transport_sendPacketBuffer(0,buf, len);
 80084ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b2:	461a      	mov	r2, r3
 80084b4:	4920      	ldr	r1, [pc, #128]	; (8008538 <IOT_connect+0x188>)
 80084b6:	2000      	movs	r0, #0
 80084b8:	f000 fcce 	bl	8008e58 <transport_sendPacketBuffer>

	unsigned char sessionPresent, connack_rc;
	a=0;
 80084bc:	2300      	movs	r3, #0
 80084be:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
	while(MQTTPacket_read(buf, buflen, transport_getdata) != CONNACK || a>1000)
 80084c2:	e007      	b.n	80084d4 <IOT_connect+0x124>
	{
		HAL_Delay(10);
 80084c4:	200a      	movs	r0, #10
 80084c6:	f7f8 fd7b 	bl	8000fc0 <HAL_Delay>
		a++;
 80084ca:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 80084ce:	3301      	adds	r3, #1
 80084d0:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
	while(MQTTPacket_read(buf, buflen, transport_getdata) != CONNACK || a>1000)
 80084d4:	4b17      	ldr	r3, [pc, #92]	; (8008534 <IOT_connect+0x184>)
 80084d6:	881b      	ldrh	r3, [r3, #0]
 80084d8:	4a27      	ldr	r2, [pc, #156]	; (8008578 <IOT_connect+0x1c8>)
 80084da:	4619      	mov	r1, r3
 80084dc:	4816      	ldr	r0, [pc, #88]	; (8008538 <IOT_connect+0x188>)
 80084de:	f000 fbd4 	bl	8008c8a <MQTTPacket_read>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b02      	cmp	r3, #2
 80084e6:	d1ed      	bne.n	80084c4 <IOT_connect+0x114>
 80084e8:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 80084ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80084f0:	d8e8      	bhi.n	80084c4 <IOT_connect+0x114>
	}
	if(a>1000)NVIC_SystemReset();
 80084f2:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 80084f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80084fa:	d901      	bls.n	8008500 <IOT_connect+0x150>
 80084fc:	f7ff ff42 	bl	8008384 <__NVIC_SystemReset>

	while(MQTTDeserialize_connack(&sessionPresent, &connack_rc, buf, buflen) != 1 || connack_rc != 0);
 8008500:	bf00      	nop
 8008502:	4b0c      	ldr	r3, [pc, #48]	; (8008534 <IOT_connect+0x184>)
 8008504:	881b      	ldrh	r3, [r3, #0]
 8008506:	1db9      	adds	r1, r7, #6
 8008508:	1df8      	adds	r0, r7, #7
 800850a:	4a0b      	ldr	r2, [pc, #44]	; (8008538 <IOT_connect+0x188>)
 800850c:	f000 f9a2 	bl	8008854 <MQTTDeserialize_connack>
 8008510:	4603      	mov	r3, r0
 8008512:	2b01      	cmp	r3, #1
 8008514:	d1f5      	bne.n	8008502 <IOT_connect+0x152>
 8008516:	79bb      	ldrb	r3, [r7, #6]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1f2      	bne.n	8008502 <IOT_connect+0x152>
	usart_printf(&huart1,"connected successfully! \r\n");
 800851c:	4917      	ldr	r1, [pc, #92]	; (800857c <IOT_connect+0x1cc>)
 800851e:	4813      	ldr	r0, [pc, #76]	; (800856c <IOT_connect+0x1bc>)
 8008520:	f000 fe56 	bl	80091d0 <usart_printf>
	return 0;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	37e8      	adds	r7, #232	; 0xe8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	0800aac4 	.word	0x0800aac4
 8008534:	20000010 	.word	0x20000010
 8008538:	200012cc 	.word	0x200012cc
 800853c:	20001248 	.word	0x20001248
 8008540:	0800a9ec 	.word	0x0800a9ec
 8008544:	0800a9f4 	.word	0x0800a9f4
 8008548:	20001414 	.word	0x20001414
 800854c:	0800aa1c 	.word	0x0800aa1c
 8008550:	0800aa28 	.word	0x0800aa28
 8008554:	200012c9 	.word	0x200012c9
 8008558:	0800aa30 	.word	0x0800aa30
 800855c:	0800aa54 	.word	0x0800aa54
 8008560:	20001394 	.word	0x20001394
 8008564:	200012c8 	.word	0x200012c8
 8008568:	0800aa78 	.word	0x0800aa78
 800856c:	20001164 	.word	0x20001164
 8008570:	0800aa88 	.word	0x0800aa88
 8008574:	0800aa98 	.word	0x0800aa98
 8008578:	08008e9d 	.word	0x08008e9d
 800857c:	0800aaa8 	.word	0x0800aaa8

08008580 <IOT_ping>:

void IOT_ping(void)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
	uint32_t len;
	len = MQTTSerialize_pingreq(buf, buflen);
 8008586:	4b0a      	ldr	r3, [pc, #40]	; (80085b0 <IOT_ping+0x30>)
 8008588:	881b      	ldrh	r3, [r3, #0]
 800858a:	4619      	mov	r1, r3
 800858c:	4809      	ldr	r0, [pc, #36]	; (80085b4 <IOT_ping+0x34>)
 800858e:	f000 f9ee 	bl	800896e <MQTTSerialize_pingreq>
 8008592:	4603      	mov	r3, r0
 8008594:	607b      	str	r3, [r7, #4]
	transport_sendPacketBuffer(0, buf, len);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	461a      	mov	r2, r3
 800859a:	4906      	ldr	r1, [pc, #24]	; (80085b4 <IOT_ping+0x34>)
 800859c:	2000      	movs	r0, #0
 800859e:	f000 fc5b 	bl	8008e58 <transport_sendPacketBuffer>
	HAL_Delay(200);
 80085a2:	20c8      	movs	r0, #200	; 0xc8
 80085a4:	f7f8 fd0c 	bl	8000fc0 <HAL_Delay>
//	usart_printf(&huart1,"send packet Ping... ");
}
 80085a8:	bf00      	nop
 80085aa:	3708      	adds	r7, #8
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	20000010 	.word	0x20000010
 80085b4:	200012cc 	.word	0x200012cc

080085b8 <MQTTSerialize_connectLength>:
  * Determines the length of the MQTT connect packet that would be produced using the supplied connect options.
  * @param options the options to be used to build the connect packet
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 80085b8:	b590      	push	{r4, r7, lr}
 80085ba:	b085      	sub	sp, #20
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
	int len = 0;
 80085c0:	2300      	movs	r3, #0
 80085c2:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	7a1b      	ldrb	r3, [r3, #8]
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d102      	bne.n	80085d2 <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 80085cc:	230c      	movs	r3, #12
 80085ce:	60fb      	str	r3, [r7, #12]
 80085d0:	e005      	b.n	80085de <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	7a1b      	ldrb	r3, [r3, #8]
 80085d6:	2b04      	cmp	r3, #4
 80085d8:	d101      	bne.n	80085de <MQTTSerialize_connectLength+0x26>
		len = 10;
 80085da:	230a      	movs	r3, #10
 80085dc:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	330c      	adds	r3, #12
 80085e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80085e6:	f000 fb37 	bl	8008c58 <MQTTstrlen>
 80085ea:	4603      	mov	r3, r0
 80085ec:	3302      	adds	r3, #2
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	4413      	add	r3, r2
 80085f2:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	7edb      	ldrb	r3, [r3, #27]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d013      	beq.n	8008624 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	3324      	adds	r3, #36	; 0x24
 8008600:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008604:	f000 fb28 	bl	8008c58 <MQTTstrlen>
 8008608:	4603      	mov	r3, r0
 800860a:	1c9c      	adds	r4, r3, #2
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	3330      	adds	r3, #48	; 0x30
 8008610:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008614:	f000 fb20 	bl	8008c58 <MQTTstrlen>
 8008618:	4603      	mov	r3, r0
 800861a:	4423      	add	r3, r4
 800861c:	3302      	adds	r3, #2
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	4413      	add	r3, r2
 8008622:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008628:	2b00      	cmp	r3, #0
 800862a:	d103      	bne.n	8008634 <MQTTSerialize_connectLength+0x7c>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00a      	beq.n	800864a <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	3340      	adds	r3, #64	; 0x40
 8008638:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800863c:	f000 fb0c 	bl	8008c58 <MQTTstrlen>
 8008640:	4603      	mov	r3, r0
 8008642:	3302      	adds	r3, #2
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	4413      	add	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800864e:	2b00      	cmp	r3, #0
 8008650:	d103      	bne.n	800865a <MQTTSerialize_connectLength+0xa2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00a      	beq.n	8008670 <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	334c      	adds	r3, #76	; 0x4c
 800865e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008662:	f000 faf9 	bl	8008c58 <MQTTstrlen>
 8008666:	4603      	mov	r3, r0
 8008668:	3302      	adds	r3, #2
 800866a:	68fa      	ldr	r2, [r7, #12]
 800866c:	4413      	add	r3, r2
 800866e:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 8008670:	68fb      	ldr	r3, [r7, #12]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3714      	adds	r7, #20
 8008676:	46bd      	mov	sp, r7
 8008678:	bd90      	pop	{r4, r7, pc}
	...

0800867c <MQTTSerialize_connect>:
  * @param len the length in bytes of the supplied buffer
  * @param options the options to be used to build the connect packet
  * @return serialized length, or error if 0
  */
int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b08a      	sub	sp, #40	; 0x28
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 800868c:	2300      	movs	r3, #0
 800868e:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 8008690:	2300      	movs	r3, #0
 8008692:	617b      	str	r3, [r7, #20]
	int len = 0;
 8008694:	2300      	movs	r3, #0
 8008696:	623b      	str	r3, [r7, #32]
	int rc = -1;
 8008698:	f04f 33ff 	mov.w	r3, #4294967295
 800869c:	627b      	str	r3, [r7, #36]	; 0x24

	FUNC_ENTRY;
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f7ff ff8a 	bl	80085b8 <MQTTSerialize_connectLength>
 80086a4:	6238      	str	r0, [r7, #32]
 80086a6:	6a38      	ldr	r0, [r7, #32]
 80086a8:	f000 f9da 	bl	8008a60 <MQTTPacket_len>
 80086ac:	4602      	mov	r2, r0
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	4293      	cmp	r3, r2
 80086b2:	da03      	bge.n	80086bc <MQTTSerialize_connect+0x40>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 80086b4:	f06f 0301 	mvn.w	r3, #1
 80086b8:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 80086ba:	e0c2      	b.n	8008842 <MQTTSerialize_connect+0x1c6>
	}

	header.byte = 0;
 80086bc:	2300      	movs	r3, #0
 80086be:	763b      	strb	r3, [r7, #24]
	header.bits.type = CONNECT;
 80086c0:	7e3b      	ldrb	r3, [r7, #24]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f362 1307 	bfi	r3, r2, #4, #4
 80086c8:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 80086ca:	7e3a      	ldrb	r2, [r7, #24]
 80086cc:	f107 031c 	add.w	r3, r7, #28
 80086d0:	4611      	mov	r1, r2
 80086d2:	4618      	mov	r0, r3
 80086d4:	f000 fa37 	bl	8008b46 <writeChar>

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	6a39      	ldr	r1, [r7, #32]
 80086dc:	4618      	mov	r0, r3
 80086de:	f000 f955 	bl	800898c <MQTTPacket_encode>
 80086e2:	4602      	mov	r2, r0
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	4413      	add	r3, r2
 80086e8:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	7a1b      	ldrb	r3, [r3, #8]
 80086ee:	2b04      	cmp	r3, #4
 80086f0:	d10c      	bne.n	800870c <MQTTSerialize_connect+0x90>
	{
		writeCString(&ptr, "MQTT");
 80086f2:	f107 031c 	add.w	r3, r7, #28
 80086f6:	4955      	ldr	r1, [pc, #340]	; (800884c <MQTTSerialize_connect+0x1d0>)
 80086f8:	4618      	mov	r0, r3
 80086fa:	f000 fa60 	bl	8008bbe <writeCString>
		writeChar(&ptr, (char) 4);
 80086fe:	f107 031c 	add.w	r3, r7, #28
 8008702:	2104      	movs	r1, #4
 8008704:	4618      	mov	r0, r3
 8008706:	f000 fa1e 	bl	8008b46 <writeChar>
 800870a:	e00b      	b.n	8008724 <MQTTSerialize_connect+0xa8>
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 800870c:	f107 031c 	add.w	r3, r7, #28
 8008710:	494f      	ldr	r1, [pc, #316]	; (8008850 <MQTTSerialize_connect+0x1d4>)
 8008712:	4618      	mov	r0, r3
 8008714:	f000 fa53 	bl	8008bbe <writeCString>
		writeChar(&ptr, (char) 3);
 8008718:	f107 031c 	add.w	r3, r7, #28
 800871c:	2103      	movs	r1, #3
 800871e:	4618      	mov	r0, r3
 8008720:	f000 fa11 	bl	8008b46 <writeChar>
	}

	flags.all = 0;
 8008724:	2300      	movs	r3, #0
 8008726:	753b      	strb	r3, [r7, #20]
	flags.bits.cleansession = options->cleansession;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	7e9b      	ldrb	r3, [r3, #26]
 800872c:	f003 0301 	and.w	r3, r3, #1
 8008730:	b2da      	uxtb	r2, r3
 8008732:	7d3b      	ldrb	r3, [r7, #20]
 8008734:	f362 0341 	bfi	r3, r2, #1, #1
 8008738:	753b      	strb	r3, [r7, #20]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	7edb      	ldrb	r3, [r3, #27]
 800873e:	2b00      	cmp	r3, #0
 8008740:	bf14      	ite	ne
 8008742:	2301      	movne	r3, #1
 8008744:	2300      	moveq	r3, #0
 8008746:	b2da      	uxtb	r2, r3
 8008748:	7d3b      	ldrb	r3, [r7, #20]
 800874a:	f362 0382 	bfi	r3, r2, #2, #1
 800874e:	753b      	strb	r3, [r7, #20]
	if (flags.bits.will)
 8008750:	7d3b      	ldrb	r3, [r7, #20]
 8008752:	f003 0304 	and.w	r3, r3, #4
 8008756:	b2db      	uxtb	r3, r3
 8008758:	2b00      	cmp	r3, #0
 800875a:	d013      	beq.n	8008784 <MQTTSerialize_connect+0x108>
	{
		flags.bits.willQoS = options->will.qos;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008762:	f003 0303 	and.w	r3, r3, #3
 8008766:	b2da      	uxtb	r2, r3
 8008768:	7d3b      	ldrb	r3, [r7, #20]
 800876a:	f362 03c4 	bfi	r3, r2, #3, #2
 800876e:	753b      	strb	r3, [r7, #20]
		flags.bits.willRetain = options->will.retained;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	b2da      	uxtb	r2, r3
 800877c:	7d3b      	ldrb	r3, [r7, #20]
 800877e:	f362 1345 	bfi	r3, r2, #5, #1
 8008782:	753b      	strb	r3, [r7, #20]
	}

	if (options->username.cstring || options->username.lenstring.data)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008788:	2b00      	cmp	r3, #0
 800878a:	d103      	bne.n	8008794 <MQTTSerialize_connect+0x118>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008790:	2b00      	cmp	r3, #0
 8008792:	d003      	beq.n	800879c <MQTTSerialize_connect+0x120>
		flags.bits.username = 1;
 8008794:	7d3b      	ldrb	r3, [r7, #20]
 8008796:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800879a:	753b      	strb	r3, [r7, #20]
	if (options->password.cstring || options->password.lenstring.data)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d103      	bne.n	80087ac <MQTTSerialize_connect+0x130>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <MQTTSerialize_connect+0x138>
		flags.bits.password = 1;
 80087ac:	7d3b      	ldrb	r3, [r7, #20]
 80087ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087b2:	753b      	strb	r3, [r7, #20]

	writeChar(&ptr, flags.all);
 80087b4:	7d3a      	ldrb	r2, [r7, #20]
 80087b6:	f107 031c 	add.w	r3, r7, #28
 80087ba:	4611      	mov	r1, r2
 80087bc:	4618      	mov	r0, r3
 80087be:	f000 f9c2 	bl	8008b46 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	8b1b      	ldrh	r3, [r3, #24]
 80087c6:	461a      	mov	r2, r3
 80087c8:	f107 031c 	add.w	r3, r7, #28
 80087cc:	4611      	mov	r1, r2
 80087ce:	4618      	mov	r0, r3
 80087d0:	f000 f9cd 	bl	8008b6e <writeInt>
	writeMQTTString(&ptr, options->clientID);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f107 001c 	add.w	r0, r7, #28
 80087da:	330c      	adds	r3, #12
 80087dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80087de:	f000 fa0d 	bl	8008bfc <writeMQTTString>
	if (options->willFlag)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	7edb      	ldrb	r3, [r3, #27]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00d      	beq.n	8008806 <MQTTSerialize_connect+0x18a>
	{
		writeMQTTString(&ptr, options->will.topicName);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f107 001c 	add.w	r0, r7, #28
 80087f0:	3324      	adds	r3, #36	; 0x24
 80087f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80087f4:	f000 fa02 	bl	8008bfc <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f107 001c 	add.w	r0, r7, #28
 80087fe:	3330      	adds	r3, #48	; 0x30
 8008800:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008802:	f000 f9fb 	bl	8008bfc <writeMQTTString>
	}
	if (flags.bits.username)
 8008806:	7d3b      	ldrb	r3, [r7, #20]
 8008808:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b00      	cmp	r3, #0
 8008810:	d006      	beq.n	8008820 <MQTTSerialize_connect+0x1a4>
		writeMQTTString(&ptr, options->username);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f107 001c 	add.w	r0, r7, #28
 8008818:	3340      	adds	r3, #64	; 0x40
 800881a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800881c:	f000 f9ee 	bl	8008bfc <writeMQTTString>
	if (flags.bits.password)
 8008820:	7d3b      	ldrb	r3, [r7, #20]
 8008822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b00      	cmp	r3, #0
 800882a:	d006      	beq.n	800883a <MQTTSerialize_connect+0x1be>
		writeMQTTString(&ptr, options->password);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f107 001c 	add.w	r0, r7, #28
 8008832:	334c      	adds	r3, #76	; 0x4c
 8008834:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008836:	f000 f9e1 	bl	8008bfc <writeMQTTString>

	rc = ptr - buf;
 800883a:	69fa      	ldr	r2, [r7, #28]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	1ad3      	subs	r3, r2, r3
 8008840:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 8008842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008844:	4618      	mov	r0, r3
 8008846:	3728      	adds	r7, #40	; 0x28
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}
 800884c:	0800ab64 	.word	0x0800ab64
 8008850:	0800ab6c 	.word	0x0800ab6c

08008854 <MQTTDeserialize_connack>:
  * @param buf the raw buffer data, of the correct length determined by the remaining length field
  * @param len the length in bytes of the data in the supplied buffer
  * @return error code.  1 is success, 0 is failure
  */
int MQTTDeserialize_connack(unsigned char* sessionPresent, unsigned char* connack_rc, unsigned char* buf, int buflen)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b08a      	sub	sp, #40	; 0x28
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
 8008860:	603b      	str	r3, [r7, #0]
	MQTTHeader header = {0};
 8008862:	2300      	movs	r3, #0
 8008864:	61fb      	str	r3, [r7, #28]
	unsigned char* curdata = buf;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	61bb      	str	r3, [r7, #24]
	unsigned char* enddata = NULL;
 800886a:	2300      	movs	r3, #0
 800886c:	623b      	str	r3, [r7, #32]
	int rc = 0;
 800886e:	2300      	movs	r3, #0
 8008870:	627b      	str	r3, [r7, #36]	; 0x24
	int mylen;
	MQTTConnackFlags flags = {0};
 8008872:	2300      	movs	r3, #0
 8008874:	613b      	str	r3, [r7, #16]

	FUNC_ENTRY;
	header.byte = readChar(&curdata);
 8008876:	f107 0318 	add.w	r3, r7, #24
 800887a:	4618      	mov	r0, r3
 800887c:	f000 f950 	bl	8008b20 <readChar>
 8008880:	4603      	mov	r3, r0
 8008882:	773b      	strb	r3, [r7, #28]
	if (header.bits.type != CONNACK)
 8008884:	7f3b      	ldrb	r3, [r7, #28]
 8008886:	f023 030f 	bic.w	r3, r3, #15
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b20      	cmp	r3, #32
 800888e:	d12e      	bne.n	80088ee <MQTTDeserialize_connack+0x9a>
		goto exit;

	curdata += (rc = MQTTPacket_decodeBuf(curdata, &mylen)); /* read remaining length */
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	f107 0214 	add.w	r2, r7, #20
 8008896:	4611      	mov	r1, r2
 8008898:	4618      	mov	r0, r3
 800889a:	f000 f92b 	bl	8008af4 <MQTTPacket_decodeBuf>
 800889e:	6278      	str	r0, [r7, #36]	; 0x24
 80088a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	4413      	add	r3, r2
 80088a6:	61bb      	str	r3, [r7, #24]
	enddata = curdata + mylen;
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	4413      	add	r3, r2
 80088ae:	623b      	str	r3, [r7, #32]
	if (enddata - curdata < 2)
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	6a3a      	ldr	r2, [r7, #32]
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	dd1b      	ble.n	80088f2 <MQTTDeserialize_connack+0x9e>
		goto exit;

	flags.all = readChar(&curdata);
 80088ba:	f107 0318 	add.w	r3, r7, #24
 80088be:	4618      	mov	r0, r3
 80088c0:	f000 f92e 	bl	8008b20 <readChar>
 80088c4:	4603      	mov	r3, r0
 80088c6:	743b      	strb	r3, [r7, #16]
	*sessionPresent = flags.bits.sessionpresent;
 80088c8:	7c3b      	ldrb	r3, [r7, #16]
 80088ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	461a      	mov	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	701a      	strb	r2, [r3, #0]
	*connack_rc = readChar(&curdata);
 80088d6:	f107 0318 	add.w	r3, r7, #24
 80088da:	4618      	mov	r0, r3
 80088dc:	f000 f920 	bl	8008b20 <readChar>
 80088e0:	4603      	mov	r3, r0
 80088e2:	461a      	mov	r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	701a      	strb	r2, [r3, #0]

	rc = 1;
 80088e8:	2301      	movs	r3, #1
 80088ea:	627b      	str	r3, [r7, #36]	; 0x24
 80088ec:	e002      	b.n	80088f4 <MQTTDeserialize_connack+0xa0>
		goto exit;
 80088ee:	bf00      	nop
 80088f0:	e000      	b.n	80088f4 <MQTTDeserialize_connack+0xa0>
		goto exit;
 80088f2:	bf00      	nop
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 80088f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3728      	adds	r7, #40	; 0x28
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
  */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
 80088fe:	b580      	push	{r7, lr}
 8008900:	b088      	sub	sp, #32
 8008902:	af00      	add	r7, sp, #0
 8008904:	60f8      	str	r0, [r7, #12]
 8008906:	60b9      	str	r1, [r7, #8]
 8008908:	4613      	mov	r3, r2
 800890a:	71fb      	strb	r3, [r7, #7]
	MQTTHeader header = {0};
 800890c:	2300      	movs	r3, #0
 800890e:	61bb      	str	r3, [r7, #24]
	int rc = -1;
 8008910:	f04f 33ff 	mov.w	r3, #4294967295
 8008914:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr = buf;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	617b      	str	r3, [r7, #20]

	FUNC_ENTRY;
	if (buflen < 2)
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	2b01      	cmp	r3, #1
 800891e:	dc03      	bgt.n	8008928 <MQTTSerialize_zero+0x2a>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8008920:	f06f 0301 	mvn.w	r3, #1
 8008924:	61fb      	str	r3, [r7, #28]
		goto exit;
 8008926:	e01d      	b.n	8008964 <MQTTSerialize_zero+0x66>
	}
	header.byte = 0;
 8008928:	2300      	movs	r3, #0
 800892a:	763b      	strb	r3, [r7, #24]
	header.bits.type = packettype;
 800892c:	79fb      	ldrb	r3, [r7, #7]
 800892e:	f003 030f 	and.w	r3, r3, #15
 8008932:	b2da      	uxtb	r2, r3
 8008934:	7e3b      	ldrb	r3, [r7, #24]
 8008936:	f362 1307 	bfi	r3, r2, #4, #4
 800893a:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 800893c:	7e3a      	ldrb	r2, [r7, #24]
 800893e:	f107 0314 	add.w	r3, r7, #20
 8008942:	4611      	mov	r1, r2
 8008944:	4618      	mov	r0, r3
 8008946:	f000 f8fe 	bl	8008b46 <writeChar>

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	2100      	movs	r1, #0
 800894e:	4618      	mov	r0, r3
 8008950:	f000 f81c 	bl	800898c <MQTTPacket_encode>
 8008954:	4602      	mov	r2, r0
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	4413      	add	r3, r2
 800895a:	617b      	str	r3, [r7, #20]
	rc = ptr - buf;
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	1ad3      	subs	r3, r2, r3
 8008962:	61fb      	str	r3, [r7, #28]
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8008964:	69fb      	ldr	r3, [r7, #28]
}
 8008966:	4618      	mov	r0, r3
 8008968:	3720      	adds	r7, #32
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <MQTTSerialize_pingreq>:
  * @param buf the buffer into which the packet will be serialized
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_pingreq(unsigned char* buf, int buflen)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b082      	sub	sp, #8
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
 8008976:	6039      	str	r1, [r7, #0]
	return MQTTSerialize_zero(buf, buflen, PINGREQ);
 8008978:	220c      	movs	r2, #12
 800897a:	6839      	ldr	r1, [r7, #0]
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f7ff ffbe 	bl	80088fe <MQTTSerialize_zero>
 8008982:	4603      	mov	r3, r0
}
 8008984:	4618      	mov	r0, r3
 8008986:	3708      	adds	r7, #8
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <MQTTPacket_encode>:
 * @param buf the buffer into which the encoded data is written
 * @param length the length to be encoded
 * @return the number of bytes written to buffer
 */
int MQTTPacket_encode(unsigned char* buf, int length)
{
 800898c:	b480      	push	{r7}
 800898e:	b085      	sub	sp, #20
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8008996:	2300      	movs	r3, #0
 8008998:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;
	do
	{
		char d = length % 128;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	425a      	negs	r2, r3
 800899e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80089a6:	bf58      	it	pl
 80089a8:	4253      	negpl	r3, r2
 80089aa:	72fb      	strb	r3, [r7, #11]
		length /= 128;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	da00      	bge.n	80089b4 <MQTTPacket_encode+0x28>
 80089b2:	337f      	adds	r3, #127	; 0x7f
 80089b4:	11db      	asrs	r3, r3, #7
 80089b6:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	dd03      	ble.n	80089c6 <MQTTPacket_encode+0x3a>
			d |= 0x80;
 80089be:	7afb      	ldrb	r3, [r7, #11]
 80089c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80089c4:	72fb      	strb	r3, [r7, #11]
		buf[rc++] = d;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	1c5a      	adds	r2, r3, #1
 80089ca:	60fa      	str	r2, [r7, #12]
 80089cc:	461a      	mov	r2, r3
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4413      	add	r3, r2
 80089d2:	7afa      	ldrb	r2, [r7, #11]
 80089d4:	701a      	strb	r2, [r3, #0]
	} while (length > 0);
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	dcde      	bgt.n	800899a <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 80089dc:	68fb      	ldr	r3, [r7, #12]
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bc80      	pop	{r7}
 80089e6:	4770      	bx	lr

080089e8 <MQTTPacket_decode>:
 * @param getcharfn pointer to function to read the next character from the data source
 * @param value the decoded length returned
 * @return the number of bytes read from the socket
 */
int MQTTPacket_decode(int (*getcharfn)(unsigned char*, int), int* value)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b086      	sub	sp, #24
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
	unsigned char c;
	int multiplier = 1;
 80089f2:	2301      	movs	r3, #1
 80089f4:	617b      	str	r3, [r7, #20]
	int len = 0;
 80089f6:	2300      	movs	r3, #0
 80089f8:	613b      	str	r3, [r7, #16]
#define MAX_NO_OF_REMAINING_LENGTH_BYTES 4

	FUNC_ENTRY;
	*value = 0;
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	2200      	movs	r2, #0
 80089fe:	601a      	str	r2, [r3, #0]
	do
	{
		int rc = MQTTPACKET_READ_ERROR;
 8008a00:	f04f 33ff 	mov.w	r3, #4294967295
 8008a04:	60fb      	str	r3, [r7, #12]

		if (++len > MAX_NO_OF_REMAINING_LENGTH_BYTES)
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	613b      	str	r3, [r7, #16]
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	2b04      	cmp	r3, #4
 8008a10:	dd03      	ble.n	8008a1a <MQTTPacket_decode+0x32>
		{
			rc = MQTTPACKET_READ_ERROR;	/* bad data */
 8008a12:	f04f 33ff 	mov.w	r3, #4294967295
 8008a16:	60fb      	str	r3, [r7, #12]
			goto exit;
 8008a18:	e01d      	b.n	8008a56 <MQTTPacket_decode+0x6e>
		}
		rc = (*getcharfn)(&c, 1);
 8008a1a:	f107 020b 	add.w	r2, r7, #11
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2101      	movs	r1, #1
 8008a22:	4610      	mov	r0, r2
 8008a24:	4798      	blx	r3
 8008a26:	60f8      	str	r0, [r7, #12]
		if (rc != 1)
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d112      	bne.n	8008a54 <MQTTPacket_decode+0x6c>
			goto exit;
		*value += (c & 127) * multiplier;
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	7afb      	ldrb	r3, [r7, #11]
 8008a34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a38:	6979      	ldr	r1, [r7, #20]
 8008a3a:	fb01 f303 	mul.w	r3, r1, r3
 8008a3e:	441a      	add	r2, r3
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	601a      	str	r2, [r3, #0]
		multiplier *= 128;
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	01db      	lsls	r3, r3, #7
 8008a48:	617b      	str	r3, [r7, #20]
	} while ((c & 128) != 0);
 8008a4a:	7afb      	ldrb	r3, [r7, #11]
 8008a4c:	b25b      	sxtb	r3, r3
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	dbd6      	blt.n	8008a00 <MQTTPacket_decode+0x18>
exit:
 8008a52:	e000      	b.n	8008a56 <MQTTPacket_decode+0x6e>
			goto exit;
 8008a54:	bf00      	nop
	FUNC_EXIT_RC(len);
	return len;
 8008a56:	693b      	ldr	r3, [r7, #16]
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3718      	adds	r7, #24
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <MQTTPacket_len>:


int MQTTPacket_len(int rem_len)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2b7f      	cmp	r3, #127	; 0x7f
 8008a72:	dc03      	bgt.n	8008a7c <MQTTPacket_len+0x1c>
		rem_len += 1;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	3301      	adds	r3, #1
 8008a78:	607b      	str	r3, [r7, #4]
 8008a7a:	e012      	b.n	8008aa2 <MQTTPacket_len+0x42>
	else if (rem_len < 16384)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a82:	da03      	bge.n	8008a8c <MQTTPacket_len+0x2c>
		rem_len += 2;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	3302      	adds	r3, #2
 8008a88:	607b      	str	r3, [r7, #4]
 8008a8a:	e00a      	b.n	8008aa2 <MQTTPacket_len+0x42>
	else if (rem_len < 2097151)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a08      	ldr	r2, [pc, #32]	; (8008ab0 <MQTTPacket_len+0x50>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	dc03      	bgt.n	8008a9c <MQTTPacket_len+0x3c>
		rem_len += 3;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	3303      	adds	r3, #3
 8008a98:	607b      	str	r3, [r7, #4]
 8008a9a:	e002      	b.n	8008aa2 <MQTTPacket_len+0x42>
	else
		rem_len += 4;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	3304      	adds	r3, #4
 8008aa0:	607b      	str	r3, [r7, #4]
	return rem_len;
 8008aa2:	687b      	ldr	r3, [r7, #4]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bc80      	pop	{r7}
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	001ffffe 	.word	0x001ffffe

08008ab4 <bufchar>:


static unsigned char* bufptr;

int bufchar(unsigned char* c, int count)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
	int i;

	for (i = 0; i < count; ++i)
 8008abe:	2300      	movs	r3, #0
 8008ac0:	60fb      	str	r3, [r7, #12]
 8008ac2:	e00a      	b.n	8008ada <bufchar+0x26>
		*c = *bufptr++;
 8008ac4:	4b0a      	ldr	r3, [pc, #40]	; (8008af0 <bufchar+0x3c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	4909      	ldr	r1, [pc, #36]	; (8008af0 <bufchar+0x3c>)
 8008acc:	600a      	str	r2, [r1, #0]
 8008ace:	781a      	ldrb	r2, [r3, #0]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < count; ++i)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	60fb      	str	r3, [r7, #12]
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	dbf0      	blt.n	8008ac4 <bufchar+0x10>
	return count;
 8008ae2:	683b      	ldr	r3, [r7, #0]
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3714      	adds	r7, #20
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bc80      	pop	{r7}
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop
 8008af0:	20001098 	.word	0x20001098

08008af4 <MQTTPacket_decodeBuf>:


int MQTTPacket_decodeBuf(unsigned char* buf, int* value)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
	bufptr = buf;
 8008afe:	4a06      	ldr	r2, [pc, #24]	; (8008b18 <MQTTPacket_decodeBuf+0x24>)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6013      	str	r3, [r2, #0]
	return MQTTPacket_decode(bufchar, value);
 8008b04:	6839      	ldr	r1, [r7, #0]
 8008b06:	4805      	ldr	r0, [pc, #20]	; (8008b1c <MQTTPacket_decodeBuf+0x28>)
 8008b08:	f7ff ff6e 	bl	80089e8 <MQTTPacket_decode>
 8008b0c:	4603      	mov	r3, r0
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3708      	adds	r7, #8
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20001098 	.word	0x20001098
 8008b1c:	08008ab5 	.word	0x08008ab5

08008b20 <readChar>:
 * Reads one character from the input buffer.
 * @param pptr pointer to the input buffer - incremented by the number of bytes used & returned
 * @return the character read
 */
char readChar(unsigned char** pptr)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
	char c = **pptr;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	73fb      	strb	r3, [r7, #15]
	(*pptr)++;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	1c5a      	adds	r2, r3, #1
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	601a      	str	r2, [r3, #0]
	return c;
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3714      	adds	r7, #20
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bc80      	pop	{r7}
 8008b44:	4770      	bx	lr

08008b46 <writeChar>:
 * Writes one character to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param c the character to write
 */
void writeChar(unsigned char** pptr, char c)
{
 8008b46:	b480      	push	{r7}
 8008b48:	b083      	sub	sp, #12
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
 8008b4e:	460b      	mov	r3, r1
 8008b50:	70fb      	strb	r3, [r7, #3]
	**pptr = c;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	78fa      	ldrb	r2, [r7, #3]
 8008b58:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	1c5a      	adds	r2, r3, #1
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	601a      	str	r2, [r3, #0]
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bc80      	pop	{r7}
 8008b6c:	4770      	bx	lr

08008b6e <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b083      	sub	sp, #12
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
 8008b76:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	da00      	bge.n	8008b80 <writeInt+0x12>
 8008b7e:	33ff      	adds	r3, #255	; 0xff
 8008b80:	121b      	asrs	r3, r3, #8
 8008b82:	461a      	mov	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	b2d2      	uxtb	r2, r2
 8008b8a:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	1c5a      	adds	r2, r3, #1
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	425a      	negs	r2, r3
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	b2d2      	uxtb	r2, r2
 8008b9e:	bf58      	it	pl
 8008ba0:	4253      	negpl	r3, r2
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	6812      	ldr	r2, [r2, #0]
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	7013      	strb	r3, [r2, #0]
	(*pptr)++;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	1c5a      	adds	r2, r3, #1
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	601a      	str	r2, [r3, #0]
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bc80      	pop	{r7}
 8008bbc:	4770      	bx	lr

08008bbe <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
 8008bc6:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8008bc8:	6838      	ldr	r0, [r7, #0]
 8008bca:	f7f7 fac1 	bl	8000150 <strlen>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8008bd2:	68f9      	ldr	r1, [r7, #12]
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f7ff ffca 	bl	8008b6e <writeInt>
	memcpy(*pptr, string, len);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	6839      	ldr	r1, [r7, #0]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 fc5e 	bl	80094a4 <memcpy>
	*pptr += len;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	441a      	add	r2, r3
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	601a      	str	r2, [r3, #0]
}
 8008bf4:	bf00      	nop
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <writeMQTTString>:
	return len;
}


void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	4638      	mov	r0, r7
 8008c06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (mqttstring.lenstring.len > 0)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	dd12      	ble.n	8008c36 <writeMQTTString+0x3a>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4619      	mov	r1, r3
 8008c14:	68f8      	ldr	r0, [r7, #12]
 8008c16:	f7ff ffaa 	bl	8008b6e <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68b9      	ldr	r1, [r7, #8]
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 fc3e 	bl	80094a4 <memcpy>
		*pptr += mqttstring.lenstring.len;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	441a      	add	r2, r3
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	601a      	str	r2, [r3, #0]
	}
	else if (mqttstring.cstring)
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 8008c34:	e00c      	b.n	8008c50 <writeMQTTString+0x54>
	else if (mqttstring.cstring)
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d005      	beq.n	8008c48 <writeMQTTString+0x4c>
		writeCString(pptr, mqttstring.cstring);
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	4619      	mov	r1, r3
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f7ff ffbc 	bl	8008bbe <writeCString>
}
 8008c46:	e003      	b.n	8008c50 <writeMQTTString+0x54>
		writeInt(pptr, 0);
 8008c48:	2100      	movs	r1, #0
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f7ff ff8f 	bl	8008b6e <writeInt>
}
 8008c50:	bf00      	nop
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	1d3b      	adds	r3, r7, #4
 8008c60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int rc = 0;
 8008c64:	2300      	movs	r3, #0
 8008c66:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d006      	beq.n	8008c7c <MQTTstrlen+0x24>
		rc = strlen(mqttstring.cstring);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4618      	mov	r0, r3
 8008c72:	f7f7 fa6d 	bl	8000150 <strlen>
 8008c76:	4603      	mov	r3, r0
 8008c78:	617b      	str	r3, [r7, #20]
 8008c7a:	e001      	b.n	8008c80 <MQTTstrlen+0x28>
	else
		rc = mqttstring.lenstring.len;
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	617b      	str	r3, [r7, #20]
	return rc;
 8008c80:	697b      	ldr	r3, [r7, #20]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3718      	adds	r7, #24
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <MQTTPacket_read>:
 * @param getfn pointer to a function which will read any number of bytes from the needed source
 * @return integer MQTT packet type, or -1 on error
 * @note  the whole message must fit into the caller's buffer
 */
int MQTTPacket_read(unsigned char* buf, int buflen, int (*getfn)(unsigned char*, int))
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b088      	sub	sp, #32
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	60f8      	str	r0, [r7, #12]
 8008c92:	60b9      	str	r1, [r7, #8]
 8008c94:	607a      	str	r2, [r7, #4]
	int rc = -1;
 8008c96:	f04f 33ff 	mov.w	r3, #4294967295
 8008c9a:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	617b      	str	r3, [r7, #20]
	int len = 0;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	61bb      	str	r3, [r7, #24]
	int rem_len = 0;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	613b      	str	r3, [r7, #16]

	/* 1. read the header byte.  This has the packet type in it */
	if ((*getfn)(buf, 1) != 1)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2101      	movs	r1, #1
 8008cac:	68f8      	ldr	r0, [r7, #12]
 8008cae:	4798      	blx	r3
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d12f      	bne.n	8008d16 <MQTTPacket_read+0x8c>
		goto exit;

	len = 1;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	61bb      	str	r3, [r7, #24]
	/* 2. read the remaining length.  This is variable in itself */
	MQTTPacket_decode(getfn, &rem_len);
 8008cba:	f107 0310 	add.w	r3, r7, #16
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f7ff fe91 	bl	80089e8 <MQTTPacket_decode>
	len += MQTTPacket_encode(buf + 1, rem_len); /* put the original remaining length back into the buffer */
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3301      	adds	r3, #1
 8008cca:	693a      	ldr	r2, [r7, #16]
 8008ccc:	4611      	mov	r1, r2
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7ff fe5c 	bl	800898c <MQTTPacket_encode>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	4413      	add	r3, r2
 8008cda:	61bb      	str	r3, [r7, #24]

	/* 3. read the rest of the buffer using a callback to supply the rest of the data */
	if((rem_len + len) > buflen)
 8008cdc:	693a      	ldr	r2, [r7, #16]
 8008cde:	69bb      	ldr	r3, [r7, #24]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	68ba      	ldr	r2, [r7, #8]
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	db18      	blt.n	8008d1a <MQTTPacket_read+0x90>
		goto exit;
	if (rem_len && ((*getfn)(buf + len, rem_len) != rem_len))
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00a      	beq.n	8008d04 <MQTTPacket_read+0x7a>
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	441a      	add	r2, r3
 8008cf4:	6939      	ldr	r1, [r7, #16]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	4798      	blx	r3
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d10c      	bne.n	8008d1e <MQTTPacket_read+0x94>
		goto exit;

	header.byte = buf[0];
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	753b      	strb	r3, [r7, #20]
	rc = header.bits.type;
 8008d0a:	7d3b      	ldrb	r3, [r7, #20]
 8008d0c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	61fb      	str	r3, [r7, #28]
 8008d14:	e004      	b.n	8008d20 <MQTTPacket_read+0x96>
		goto exit;
 8008d16:	bf00      	nop
 8008d18:	e002      	b.n	8008d20 <MQTTPacket_read+0x96>
		goto exit;
 8008d1a:	bf00      	nop
 8008d1c:	e000      	b.n	8008d20 <MQTTPacket_read+0x96>
		goto exit;
 8008d1e:	bf00      	nop
exit:
	return rc;
 8008d20:	69fb      	ldr	r3, [r7, #28]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3720      	adds	r7, #32
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <MQTTSerialize_publishLength>:
  * @param topicName the topic name to be used in the publish  
  * @param payloadlen the length of the payload to be sent
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 8008d2a:	b580      	push	{r7, lr}
 8008d2c:	b086      	sub	sp, #24
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	60f8      	str	r0, [r7, #12]
 8008d32:	4638      	mov	r0, r7
 8008d34:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int len = 0;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 8008d3c:	463b      	mov	r3, r7
 8008d3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008d42:	f7ff ff89 	bl	8008c58 <MQTTstrlen>
 8008d46:	4603      	mov	r3, r0
 8008d48:	1c9a      	adds	r2, r3, #2
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	4413      	add	r3, r2
 8008d52:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	dd02      	ble.n	8008d60 <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	3302      	adds	r3, #2
 8008d5e:	617b      	str	r3, [r7, #20]
	return len;
 8008d60:	697b      	ldr	r3, [r7, #20]
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3718      	adds	r7, #24
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}

08008d6a <MQTTSerialize_publish>:
  * @param payloadlen integer - the length of the MQTT payload
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 8008d6a:	b580      	push	{r7, lr}
 8008d6c:	b08a      	sub	sp, #40	; 0x28
 8008d6e:	af02      	add	r7, sp, #8
 8008d70:	60f8      	str	r0, [r7, #12]
 8008d72:	60b9      	str	r1, [r7, #8]
 8008d74:	603b      	str	r3, [r7, #0]
 8008d76:	4613      	mov	r3, r2
 8008d78:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = buf;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8008d7e:	2300      	movs	r3, #0
 8008d80:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8008d82:	2300      	movs	r3, #0
 8008d84:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8008d86:	2300      	movs	r3, #0
 8008d88:	61fb      	str	r3, [r7, #28]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 8008d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d8c:	9300      	str	r3, [sp, #0]
 8008d8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008d92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008d94:	6838      	ldr	r0, [r7, #0]
 8008d96:	f7ff ffc8 	bl	8008d2a <MQTTSerialize_publishLength>
 8008d9a:	61b8      	str	r0, [r7, #24]
 8008d9c:	69b8      	ldr	r0, [r7, #24]
 8008d9e:	f7ff fe5f 	bl	8008a60 <MQTTPacket_len>
 8008da2:	4602      	mov	r2, r0
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	4293      	cmp	r3, r2
 8008da8:	da03      	bge.n	8008db2 <MQTTSerialize_publish+0x48>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8008daa:	f06f 0301 	mvn.w	r3, #1
 8008dae:	61fb      	str	r3, [r7, #28]
		goto exit;
 8008db0:	e04c      	b.n	8008e4c <MQTTSerialize_publish+0xe2>
	}

	header.bits.type = PUBLISH;
 8008db2:	7c3b      	ldrb	r3, [r7, #16]
 8008db4:	2203      	movs	r2, #3
 8008db6:	f362 1307 	bfi	r3, r2, #4, #4
 8008dba:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 8008dbc:	79fb      	ldrb	r3, [r7, #7]
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	b2da      	uxtb	r2, r3
 8008dc4:	7c3b      	ldrb	r3, [r7, #16]
 8008dc6:	f362 03c3 	bfi	r3, r2, #3, #1
 8008dca:	743b      	strb	r3, [r7, #16]
	header.bits.qos = qos;
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	f003 0303 	and.w	r3, r3, #3
 8008dd2:	b2da      	uxtb	r2, r3
 8008dd4:	7c3b      	ldrb	r3, [r7, #16]
 8008dd6:	f362 0342 	bfi	r3, r2, #1, #2
 8008dda:	743b      	strb	r3, [r7, #16]
	header.bits.retain = retained;
 8008ddc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008de0:	f003 0301 	and.w	r3, r3, #1
 8008de4:	b2da      	uxtb	r2, r3
 8008de6:	7c3b      	ldrb	r3, [r7, #16]
 8008de8:	f362 0300 	bfi	r3, r2, #0, #1
 8008dec:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 8008dee:	7c3a      	ldrb	r2, [r7, #16]
 8008df0:	f107 0314 	add.w	r3, r7, #20
 8008df4:	4611      	mov	r1, r2
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7ff fea5 	bl	8008b46 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	69b9      	ldr	r1, [r7, #24]
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7ff fdc3 	bl	800898c <MQTTPacket_encode>
 8008e06:	4602      	mov	r2, r0
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 8008e0e:	f107 0014 	add.w	r0, r7, #20
 8008e12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008e16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e18:	f7ff fef0 	bl	8008bfc <writeMQTTString>

	if (qos > 0)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dd06      	ble.n	8008e30 <MQTTSerialize_publish+0xc6>
		writeInt(&ptr, packetid);
 8008e22:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008e24:	f107 0314 	add.w	r3, r7, #20
 8008e28:	4611      	mov	r1, r2
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7ff fe9f 	bl	8008b6e <writeInt>

	memcpy(ptr, payload, payloadlen);
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e34:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fb34 	bl	80094a4 <memcpy>
	ptr += payloadlen;
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e40:	4413      	add	r3, r2
 8008e42:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 8008e44:	697a      	ldr	r2, [r7, #20]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	1ad3      	subs	r3, r2, r3
 8008e4a:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8008e4c:	69fb      	ldr	r3, [r7, #28]
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3720      	adds	r7, #32
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
	...

08008e58 <transport_sendPacketBuffer>:
MQTTPacket_read() has a function pointer for a function call to get the data to a buffer, but no provisions
to know the caller or other indicator (the socket id): int (*getfn)(unsigned char*, int)
*/

int transport_sendPacketBuffer(int sock, unsigned char* buf, int buflen)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
	
	USART_RX_STA = 0;
 8008e64:	4b0a      	ldr	r3, [pc, #40]	; (8008e90 <transport_sendPacketBuffer+0x38>)
 8008e66:	2200      	movs	r2, #0
 8008e68:	801a      	strh	r2, [r3, #0]
	memset(USART_RX_BUF,0,USART_REC_LEN);
 8008e6a:	22c8      	movs	r2, #200	; 0xc8
 8008e6c:	2100      	movs	r1, #0
 8008e6e:	4809      	ldr	r0, [pc, #36]	; (8008e94 <transport_sendPacketBuffer+0x3c>)
 8008e70:	f000 fb26 	bl	80094c0 <memset>
	HAL_UART_Transmit(&huart3, buf, buflen,1000);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008e7c:	68b9      	ldr	r1, [r7, #8]
 8008e7e:	4806      	ldr	r0, [pc, #24]	; (8008e98 <transport_sendPacketBuffer+0x40>)
 8008e80:	f7fa fa38 	bl	80032f4 <HAL_UART_Transmit>
	return buflen;
 8008e84:	687b      	ldr	r3, [r7, #4]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3710      	adds	r7, #16
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	2000109c 	.word	0x2000109c
 8008e94:	20001498 	.word	0x20001498
 8008e98:	200010ac 	.word	0x200010ac

08008e9c <transport_getdata>:

int transport_getdata(unsigned char* buf, int count)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
	memcpy(buf, (const char*)USART_RX_BUF, count);
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	4908      	ldr	r1, [pc, #32]	; (8008ecc <transport_getdata+0x30>)
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 faf9 	bl	80094a4 <memcpy>
	USART_RX_STA = 0;
 8008eb2:	4b07      	ldr	r3, [pc, #28]	; (8008ed0 <transport_getdata+0x34>)
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	801a      	strh	r2, [r3, #0]
	memset(USART_RX_BUF,0,USART_REC_LEN);
 8008eb8:	22c8      	movs	r2, #200	; 0xc8
 8008eba:	2100      	movs	r1, #0
 8008ebc:	4803      	ldr	r0, [pc, #12]	; (8008ecc <transport_getdata+0x30>)
 8008ebe:	f000 faff 	bl	80094c0 <memset>
	return count;
 8008ec2:	683b      	ldr	r3, [r7, #0]
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3708      	adds	r7, #8
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	20001498 	.word	0x20001498
 8008ed0:	2000109c 	.word	0x2000109c

08008ed4 <delay_us>:
 */

#include "delay.h"

void delay_us(uint32_t us)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
    uint32_t delay = (HAL_RCC_GetHCLKFreq() / 8000000 * us);
 8008edc:	f7f9 fbd0 	bl	8002680 <HAL_RCC_GetHCLKFreq>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	4a09      	ldr	r2, [pc, #36]	; (8008f08 <delay_us+0x34>)
 8008ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ee8:	0d5a      	lsrs	r2, r3, #21
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	fb02 f303 	mul.w	r3, r2, r3
 8008ef0:	60fb      	str	r3, [r7, #12]
    while (delay--);
 8008ef2:	bf00      	nop
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	1e5a      	subs	r2, r3, #1
 8008ef8:	60fa      	str	r2, [r7, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d1fa      	bne.n	8008ef4 <delay_us+0x20>
}
 8008efe:	bf00      	nop
 8008f00:	bf00      	nop
 8008f02:	3710      	adds	r7, #16
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}
 8008f08:	431bde83 	.word	0x431bde83

08008f0c <DHT11_IO_OUT>:


#include "dht11.h"
#include "main.h"

void DHT11_IO_OUT (void){ //
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f12:	463b      	mov	r3, r7
 8008f14:	2200      	movs	r2, #0
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	605a      	str	r2, [r3, #4]
 8008f1a:	609a      	str	r2, [r3, #8]
 8008f1c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = DHT11_DA_Pin;
 8008f1e:	2304      	movs	r3, #4
 8008f20:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f22:	2301      	movs	r3, #1
 8008f24:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f26:	2300      	movs	r3, #0
 8008f28:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f2e:	463b      	mov	r3, r7
 8008f30:	4619      	mov	r1, r3
 8008f32:	4803      	ldr	r0, [pc, #12]	; (8008f40 <DHT11_IO_OUT+0x34>)
 8008f34:	f7f8 fe32 	bl	8001b9c <HAL_GPIO_Init>
}
 8008f38:	bf00      	nop
 8008f3a:	3710      	adds	r7, #16
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	40010c00 	.word	0x40010c00

08008f44 <DHT11_IO_IN>:

void DHT11_IO_IN (void){ //
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f4a:	463b      	mov	r3, r7
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	601a      	str	r2, [r3, #0]
 8008f50:	605a      	str	r2, [r3, #4]
 8008f52:	609a      	str	r2, [r3, #8]
 8008f54:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = DHT11_DA_Pin;
 8008f56:	2304      	movs	r3, #4
 8008f58:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f62:	463b      	mov	r3, r7
 8008f64:	4619      	mov	r1, r3
 8008f66:	4803      	ldr	r0, [pc, #12]	; (8008f74 <DHT11_IO_IN+0x30>)
 8008f68:	f7f8 fe18 	bl	8001b9c <HAL_GPIO_Init>
}
 8008f6c:	bf00      	nop
 8008f6e:	3710      	adds	r7, #16
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	40010c00 	.word	0x40010c00

08008f78 <DHT11_RST>:

void DHT11_RST (void){ //
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	af00      	add	r7, sp, #0
	DHT11_IO_OUT();
 8008f7c:	f7ff ffc6 	bl	8008f0c <DHT11_IO_OUT>
	HAL_GPIO_WritePin(GPIOB,DHT11_DA_Pin, GPIO_PIN_RESET);
 8008f80:	2200      	movs	r2, #0
 8008f82:	2104      	movs	r1, #4
 8008f84:	4807      	ldr	r0, [pc, #28]	; (8008fa4 <DHT11_RST+0x2c>)
 8008f86:	f7f8 ffa4 	bl	8001ed2 <HAL_GPIO_WritePin>
	HAL_Delay(20); //
 8008f8a:	2014      	movs	r0, #20
 8008f8c:	f7f8 f818 	bl	8000fc0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,DHT11_DA_Pin, GPIO_PIN_SET);
 8008f90:	2201      	movs	r2, #1
 8008f92:	2104      	movs	r1, #4
 8008f94:	4803      	ldr	r0, [pc, #12]	; (8008fa4 <DHT11_RST+0x2c>)
 8008f96:	f7f8 ff9c 	bl	8001ed2 <HAL_GPIO_WritePin>
	delay_us(30); //
 8008f9a:	201e      	movs	r0, #30
 8008f9c:	f7ff ff9a 	bl	8008ed4 <delay_us>
}
 8008fa0:	bf00      	nop
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	40010c00 	.word	0x40010c00

08008fa8 <Dht11_Check>:

uint8_t Dht11_Check(void){ //
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	71fb      	strb	r3, [r7, #7]
    DHT11_IO_IN();//
 8008fb2:	f7ff ffc7 	bl	8008f44 <DHT11_IO_IN>
    while (HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 8008fb6:	e005      	b.n	8008fc4 <Dht11_Check+0x1c>
        retry++;
 8008fb8:	79fb      	ldrb	r3, [r7, #7]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 8008fbe:	2001      	movs	r0, #1
 8008fc0:	f7ff ff88 	bl	8008ed4 <delay_us>
    while (HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 8008fc4:	2104      	movs	r1, #4
 8008fc6:	4815      	ldr	r0, [pc, #84]	; (800901c <Dht11_Check+0x74>)
 8008fc8:	f7f8 ff6c 	bl	8001ea4 <HAL_GPIO_ReadPin>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d002      	beq.n	8008fd8 <Dht11_Check+0x30>
 8008fd2:	79fb      	ldrb	r3, [r7, #7]
 8008fd4:	2b63      	cmp	r3, #99	; 0x63
 8008fd6:	d9ef      	bls.n	8008fb8 <Dht11_Check+0x10>
    }
    if(retry>=100)return 1; else retry=0;
 8008fd8:	79fb      	ldrb	r3, [r7, #7]
 8008fda:	2b63      	cmp	r3, #99	; 0x63
 8008fdc:	d901      	bls.n	8008fe2 <Dht11_Check+0x3a>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e018      	b.n	8009014 <Dht11_Check+0x6c>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	71fb      	strb	r3, [r7, #7]
    while (!HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 8008fe6:	e005      	b.n	8008ff4 <Dht11_Check+0x4c>
        retry++;
 8008fe8:	79fb      	ldrb	r3, [r7, #7]
 8008fea:	3301      	adds	r3, #1
 8008fec:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 8008fee:	2001      	movs	r0, #1
 8008ff0:	f7ff ff70 	bl	8008ed4 <delay_us>
    while (!HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 8008ff4:	2104      	movs	r1, #4
 8008ff6:	4809      	ldr	r0, [pc, #36]	; (800901c <Dht11_Check+0x74>)
 8008ff8:	f7f8 ff54 	bl	8001ea4 <HAL_GPIO_ReadPin>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d102      	bne.n	8009008 <Dht11_Check+0x60>
 8009002:	79fb      	ldrb	r3, [r7, #7]
 8009004:	2b63      	cmp	r3, #99	; 0x63
 8009006:	d9ef      	bls.n	8008fe8 <Dht11_Check+0x40>
    }
    if(retry>=100)return 1;
 8009008:	79fb      	ldrb	r3, [r7, #7]
 800900a:	2b63      	cmp	r3, #99	; 0x63
 800900c:	d901      	bls.n	8009012 <Dht11_Check+0x6a>
 800900e:	2301      	movs	r3, #1
 8009010:	e000      	b.n	8009014 <Dht11_Check+0x6c>
    return 0;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	40010c00 	.word	0x40010c00

08009020 <Dht11_ReadBit>:

uint8_t Dht11_ReadBit(void){ //
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8009026:	2300      	movs	r3, #0
 8009028:	71fb      	strb	r3, [r7, #7]
    while(HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 800902a:	e005      	b.n	8009038 <Dht11_ReadBit+0x18>
        retry++;
 800902c:	79fb      	ldrb	r3, [r7, #7]
 800902e:	3301      	adds	r3, #1
 8009030:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 8009032:	2001      	movs	r0, #1
 8009034:	f7ff ff4e 	bl	8008ed4 <delay_us>
    while(HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 8009038:	2104      	movs	r1, #4
 800903a:	4816      	ldr	r0, [pc, #88]	; (8009094 <Dht11_ReadBit+0x74>)
 800903c:	f7f8 ff32 	bl	8001ea4 <HAL_GPIO_ReadPin>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d002      	beq.n	800904c <Dht11_ReadBit+0x2c>
 8009046:	79fb      	ldrb	r3, [r7, #7]
 8009048:	2b63      	cmp	r3, #99	; 0x63
 800904a:	d9ef      	bls.n	800902c <Dht11_ReadBit+0xc>
    }
    retry=0;
 800904c:	2300      	movs	r3, #0
 800904e:	71fb      	strb	r3, [r7, #7]
    while(!HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 8009050:	e005      	b.n	800905e <Dht11_ReadBit+0x3e>
        retry++;
 8009052:	79fb      	ldrb	r3, [r7, #7]
 8009054:	3301      	adds	r3, #1
 8009056:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 8009058:	2001      	movs	r0, #1
 800905a:	f7ff ff3b 	bl	8008ed4 <delay_us>
    while(!HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin)&&retry<100){//
 800905e:	2104      	movs	r1, #4
 8009060:	480c      	ldr	r0, [pc, #48]	; (8009094 <Dht11_ReadBit+0x74>)
 8009062:	f7f8 ff1f 	bl	8001ea4 <HAL_GPIO_ReadPin>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d102      	bne.n	8009072 <Dht11_ReadBit+0x52>
 800906c:	79fb      	ldrb	r3, [r7, #7]
 800906e:	2b63      	cmp	r3, #99	; 0x63
 8009070:	d9ef      	bls.n	8009052 <Dht11_ReadBit+0x32>
    }
    delay_us(40);//
 8009072:	2028      	movs	r0, #40	; 0x28
 8009074:	f7ff ff2e 	bl	8008ed4 <delay_us>
    if(HAL_GPIO_ReadPin(GPIOB,DHT11_DA_Pin))return 1; else return 0;
 8009078:	2104      	movs	r1, #4
 800907a:	4806      	ldr	r0, [pc, #24]	; (8009094 <Dht11_ReadBit+0x74>)
 800907c:	f7f8 ff12 	bl	8001ea4 <HAL_GPIO_ReadPin>
 8009080:	4603      	mov	r3, r0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d001      	beq.n	800908a <Dht11_ReadBit+0x6a>
 8009086:	2301      	movs	r3, #1
 8009088:	e000      	b.n	800908c <Dht11_ReadBit+0x6c>
 800908a:	2300      	movs	r3, #0
}
 800908c:	4618      	mov	r0, r3
 800908e:	3708      	adds	r7, #8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}
 8009094:	40010c00 	.word	0x40010c00

08009098 <Dht11_ReadByte>:

uint8_t Dht11_ReadByte(void){  //
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
	uint8_t i,dat;
    dat=0;
 800909e:	2300      	movs	r3, #0
 80090a0:	71bb      	strb	r3, [r7, #6]
    for (i=0;i<8;i++){
 80090a2:	2300      	movs	r3, #0
 80090a4:	71fb      	strb	r3, [r7, #7]
 80090a6:	e00c      	b.n	80090c2 <Dht11_ReadByte+0x2a>
        dat<<=1;
 80090a8:	79bb      	ldrb	r3, [r7, #6]
 80090aa:	005b      	lsls	r3, r3, #1
 80090ac:	71bb      	strb	r3, [r7, #6]
        dat|=Dht11_ReadBit();
 80090ae:	f7ff ffb7 	bl	8009020 <Dht11_ReadBit>
 80090b2:	4603      	mov	r3, r0
 80090b4:	461a      	mov	r2, r3
 80090b6:	79bb      	ldrb	r3, [r7, #6]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	71bb      	strb	r3, [r7, #6]
    for (i=0;i<8;i++){
 80090bc:	79fb      	ldrb	r3, [r7, #7]
 80090be:	3301      	adds	r3, #1
 80090c0:	71fb      	strb	r3, [r7, #7]
 80090c2:	79fb      	ldrb	r3, [r7, #7]
 80090c4:	2b07      	cmp	r3, #7
 80090c6:	d9ef      	bls.n	80090a8 <Dht11_ReadByte+0x10>
    }
    return dat;
 80090c8:	79bb      	ldrb	r3, [r7, #6]
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3708      	adds	r7, #8
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}

080090d2 <DHT11_ReadData>:
uint8_t DHT11_Init (void){	//
	DHT11_RST();//
	return Dht11_Check(); //
}

uint8_t DHT11_ReadData(uint8_t *h){ //
 80090d2:	b590      	push	{r4, r7, lr}
 80090d4:	b085      	sub	sp, #20
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	6078      	str	r0, [r7, #4]
	uint8_t buf[5];
	uint8_t i;
    DHT11_RST();//
 80090da:	f7ff ff4d 	bl	8008f78 <DHT11_RST>
    if(Dht11_Check()==0){ //
 80090de:	f7ff ff63 	bl	8008fa8 <Dht11_Check>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d127      	bne.n	8009138 <DHT11_ReadData+0x66>
        for(i=0;i<5;i++){//
 80090e8:	2300      	movs	r3, #0
 80090ea:	73fb      	strb	r3, [r7, #15]
 80090ec:	e00c      	b.n	8009108 <DHT11_ReadData+0x36>
            buf[i]=Dht11_ReadByte(); //
 80090ee:	7bfc      	ldrb	r4, [r7, #15]
 80090f0:	f7ff ffd2 	bl	8009098 <Dht11_ReadByte>
 80090f4:	4603      	mov	r3, r0
 80090f6:	461a      	mov	r2, r3
 80090f8:	f107 0310 	add.w	r3, r7, #16
 80090fc:	4423      	add	r3, r4
 80090fe:	f803 2c08 	strb.w	r2, [r3, #-8]
        for(i=0;i<5;i++){//
 8009102:	7bfb      	ldrb	r3, [r7, #15]
 8009104:	3301      	adds	r3, #1
 8009106:	73fb      	strb	r3, [r7, #15]
 8009108:	7bfb      	ldrb	r3, [r7, #15]
 800910a:	2b04      	cmp	r3, #4
 800910c:	d9ef      	bls.n	80090ee <DHT11_ReadData+0x1c>
        }
        if((buf[0]+buf[1]+buf[2]+buf[3])==buf[4]){	//
 800910e:	7a3b      	ldrb	r3, [r7, #8]
 8009110:	461a      	mov	r2, r3
 8009112:	7a7b      	ldrb	r3, [r7, #9]
 8009114:	4413      	add	r3, r2
 8009116:	7aba      	ldrb	r2, [r7, #10]
 8009118:	4413      	add	r3, r2
 800911a:	7afa      	ldrb	r2, [r7, #11]
 800911c:	4413      	add	r3, r2
 800911e:	7b3a      	ldrb	r2, [r7, #12]
 8009120:	4293      	cmp	r3, r2
 8009122:	d10b      	bne.n	800913c <DHT11_ReadData+0x6a>
            *h=buf[0]; //
 8009124:	7a3a      	ldrb	r2, [r7, #8]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	701a      	strb	r2, [r3, #0]
			h++;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	3301      	adds	r3, #1
 800912e:	607b      	str	r3, [r7, #4]
            *h=buf[2]; //
 8009130:	7aba      	ldrb	r2, [r7, #10]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	701a      	strb	r2, [r3, #0]
 8009136:	e001      	b.n	800913c <DHT11_ReadData+0x6a>
        }
    }else return 1;
 8009138:	2301      	movs	r3, #1
 800913a:	e000      	b.n	800913e <DHT11_ReadData+0x6c>
    return 0;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3714      	adds	r7, #20
 8009142:	46bd      	mov	sp, r7
 8009144:	bd90      	pop	{r4, r7, pc}
	...

08009148 <HAL_UART_RxCpltCallback>:
uint8_t USART_RX_BUF[USART_REC_LEN];
uint16_t USART_RX_STA=0;
uint8_t USART_NewData;

void  HAL_UART_RxCpltCallback(UART_HandleTypeDef  *huart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
	if(huart ==&huart3)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a1a      	ldr	r2, [pc, #104]	; (80091bc <HAL_UART_RxCpltCallback+0x74>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d12d      	bne.n	80091b4 <HAL_UART_RxCpltCallback+0x6c>
	{
		if(USART_RX_STA<USART_REC_LEN)
 8009158:	4b19      	ldr	r3, [pc, #100]	; (80091c0 <HAL_UART_RxCpltCallback+0x78>)
 800915a:	881b      	ldrh	r3, [r3, #0]
 800915c:	2bc7      	cmp	r3, #199	; 0xc7
 800915e:	d81b      	bhi.n	8009198 <HAL_UART_RxCpltCallback+0x50>
		{
			__HAL_TIM_SET_COUNTER(&htim2,0);
 8009160:	4b18      	ldr	r3, [pc, #96]	; (80091c4 <HAL_UART_RxCpltCallback+0x7c>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	2200      	movs	r2, #0
 8009166:	625a      	str	r2, [r3, #36]	; 0x24
			if(USART_RX_STA==0)
 8009168:	4b15      	ldr	r3, [pc, #84]	; (80091c0 <HAL_UART_RxCpltCallback+0x78>)
 800916a:	881b      	ldrh	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d107      	bne.n	8009180 <HAL_UART_RxCpltCallback+0x38>
			{
				__HAL_TIM_ENABLE(&htim2);
 8009170:	4b14      	ldr	r3, [pc, #80]	; (80091c4 <HAL_UART_RxCpltCallback+0x7c>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	681a      	ldr	r2, [r3, #0]
 8009176:	4b13      	ldr	r3, [pc, #76]	; (80091c4 <HAL_UART_RxCpltCallback+0x7c>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f042 0201 	orr.w	r2, r2, #1
 800917e:	601a      	str	r2, [r3, #0]
			}
			USART_RX_BUF[USART_RX_STA++] = USART_NewData;
 8009180:	4b0f      	ldr	r3, [pc, #60]	; (80091c0 <HAL_UART_RxCpltCallback+0x78>)
 8009182:	881b      	ldrh	r3, [r3, #0]
 8009184:	1c5a      	adds	r2, r3, #1
 8009186:	b291      	uxth	r1, r2
 8009188:	4a0d      	ldr	r2, [pc, #52]	; (80091c0 <HAL_UART_RxCpltCallback+0x78>)
 800918a:	8011      	strh	r1, [r2, #0]
 800918c:	461a      	mov	r2, r3
 800918e:	4b0e      	ldr	r3, [pc, #56]	; (80091c8 <HAL_UART_RxCpltCallback+0x80>)
 8009190:	7819      	ldrb	r1, [r3, #0]
 8009192:	4b0e      	ldr	r3, [pc, #56]	; (80091cc <HAL_UART_RxCpltCallback+0x84>)
 8009194:	5499      	strb	r1, [r3, r2]
 8009196:	e008      	b.n	80091aa <HAL_UART_RxCpltCallback+0x62>
		}else
		{
			USART_RX_STA|=0x8000;
 8009198:	4b09      	ldr	r3, [pc, #36]	; (80091c0 <HAL_UART_RxCpltCallback+0x78>)
 800919a:	881b      	ldrh	r3, [r3, #0]
 800919c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	4b06      	ldr	r3, [pc, #24]	; (80091c0 <HAL_UART_RxCpltCallback+0x78>)
 80091a8:	801a      	strh	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3,(uint8_t *)&USART_NewData,1);
 80091aa:	2201      	movs	r2, #1
 80091ac:	4906      	ldr	r1, [pc, #24]	; (80091c8 <HAL_UART_RxCpltCallback+0x80>)
 80091ae:	4803      	ldr	r0, [pc, #12]	; (80091bc <HAL_UART_RxCpltCallback+0x74>)
 80091b0:	f7fa f923 	bl	80033fa <HAL_UART_Receive_IT>
	}
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	200010ac 	.word	0x200010ac
 80091c0:	2000109c 	.word	0x2000109c
 80091c4:	200011ac 	.word	0x200011ac
 80091c8:	20001494 	.word	0x20001494
 80091cc:	20001498 	.word	0x20001498

080091d0 <usart_printf>:

void  usart_printf(UART_HandleTypeDef  *huart, char *fmt, ...)
{
 80091d0:	b40e      	push	{r1, r2, r3}
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b0b7      	sub	sp, #220	; 0xdc
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
	char buff[USART_REC_LEN+1];
	uint16_t i=0;
 80091da:	2300      	movs	r3, #0
 80091dc:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	va_list arg_ptr;
	va_start(arg_ptr, fmt);
 80091e0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80091e4:	60bb      	str	r3, [r7, #8]
	vsnprintf(buff, USART_REC_LEN+1, fmt, arg_ptr);
 80091e6:	f107 000c 	add.w	r0, r7, #12
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80091f0:	21c9      	movs	r1, #201	; 0xc9
 80091f2:	f000 fb4b 	bl	800988c <vsniprintf>
	i=strlen(buff);
 80091f6:	f107 030c 	add.w	r3, r7, #12
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7f6 ffa8 	bl	8000150 <strlen>
 8009200:	4603      	mov	r3, r0
 8009202:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	if(strlen(buff)>USART_REC_LEN)i=USART_REC_LEN;
 8009206:	f107 030c 	add.w	r3, r7, #12
 800920a:	4618      	mov	r0, r3
 800920c:	f7f6 ffa0 	bl	8000150 <strlen>
 8009210:	4603      	mov	r3, r0
 8009212:	2bc8      	cmp	r3, #200	; 0xc8
 8009214:	d902      	bls.n	800921c <usart_printf+0x4c>
 8009216:	23c8      	movs	r3, #200	; 0xc8
 8009218:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	HAL_UART_Transmit(huart,(uint8_t *)buff,i,0xffff);
 800921c:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 8009220:	f107 010c 	add.w	r1, r7, #12
 8009224:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f7fa f863 	bl	80032f4 <HAL_UART_Transmit>
	va_end(arg_ptr);
}
 800922e:	bf00      	nop
 8009230:	37dc      	adds	r7, #220	; 0xdc
 8009232:	46bd      	mov	sp, r7
 8009234:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009238:	b003      	add	sp, #12
 800923a:	4770      	bx	lr

0800923c <__errno>:
 800923c:	4b01      	ldr	r3, [pc, #4]	; (8009244 <__errno+0x8>)
 800923e:	6818      	ldr	r0, [r3, #0]
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20000014 	.word	0x20000014

08009248 <std>:
 8009248:	2300      	movs	r3, #0
 800924a:	b510      	push	{r4, lr}
 800924c:	4604      	mov	r4, r0
 800924e:	e9c0 3300 	strd	r3, r3, [r0]
 8009252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009256:	6083      	str	r3, [r0, #8]
 8009258:	8181      	strh	r1, [r0, #12]
 800925a:	6643      	str	r3, [r0, #100]	; 0x64
 800925c:	81c2      	strh	r2, [r0, #14]
 800925e:	6183      	str	r3, [r0, #24]
 8009260:	4619      	mov	r1, r3
 8009262:	2208      	movs	r2, #8
 8009264:	305c      	adds	r0, #92	; 0x5c
 8009266:	f000 f92b 	bl	80094c0 <memset>
 800926a:	4b05      	ldr	r3, [pc, #20]	; (8009280 <std+0x38>)
 800926c:	6224      	str	r4, [r4, #32]
 800926e:	6263      	str	r3, [r4, #36]	; 0x24
 8009270:	4b04      	ldr	r3, [pc, #16]	; (8009284 <std+0x3c>)
 8009272:	62a3      	str	r3, [r4, #40]	; 0x28
 8009274:	4b04      	ldr	r3, [pc, #16]	; (8009288 <std+0x40>)
 8009276:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009278:	4b04      	ldr	r3, [pc, #16]	; (800928c <std+0x44>)
 800927a:	6323      	str	r3, [r4, #48]	; 0x30
 800927c:	bd10      	pop	{r4, pc}
 800927e:	bf00      	nop
 8009280:	08009781 	.word	0x08009781
 8009284:	080097a3 	.word	0x080097a3
 8009288:	080097db 	.word	0x080097db
 800928c:	080097ff 	.word	0x080097ff

08009290 <_cleanup_r>:
 8009290:	4901      	ldr	r1, [pc, #4]	; (8009298 <_cleanup_r+0x8>)
 8009292:	f000 b8af 	b.w	80093f4 <_fwalk_reent>
 8009296:	bf00      	nop
 8009298:	080099f9 	.word	0x080099f9

0800929c <__sfmoreglue>:
 800929c:	b570      	push	{r4, r5, r6, lr}
 800929e:	2568      	movs	r5, #104	; 0x68
 80092a0:	1e4a      	subs	r2, r1, #1
 80092a2:	4355      	muls	r5, r2
 80092a4:	460e      	mov	r6, r1
 80092a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80092aa:	f000 f95d 	bl	8009568 <_malloc_r>
 80092ae:	4604      	mov	r4, r0
 80092b0:	b140      	cbz	r0, 80092c4 <__sfmoreglue+0x28>
 80092b2:	2100      	movs	r1, #0
 80092b4:	e9c0 1600 	strd	r1, r6, [r0]
 80092b8:	300c      	adds	r0, #12
 80092ba:	60a0      	str	r0, [r4, #8]
 80092bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80092c0:	f000 f8fe 	bl	80094c0 <memset>
 80092c4:	4620      	mov	r0, r4
 80092c6:	bd70      	pop	{r4, r5, r6, pc}

080092c8 <__sfp_lock_acquire>:
 80092c8:	4801      	ldr	r0, [pc, #4]	; (80092d0 <__sfp_lock_acquire+0x8>)
 80092ca:	f000 b8d8 	b.w	800947e <__retarget_lock_acquire_recursive>
 80092ce:	bf00      	nop
 80092d0:	20001568 	.word	0x20001568

080092d4 <__sfp_lock_release>:
 80092d4:	4801      	ldr	r0, [pc, #4]	; (80092dc <__sfp_lock_release+0x8>)
 80092d6:	f000 b8d3 	b.w	8009480 <__retarget_lock_release_recursive>
 80092da:	bf00      	nop
 80092dc:	20001568 	.word	0x20001568

080092e0 <__sinit_lock_acquire>:
 80092e0:	4801      	ldr	r0, [pc, #4]	; (80092e8 <__sinit_lock_acquire+0x8>)
 80092e2:	f000 b8cc 	b.w	800947e <__retarget_lock_acquire_recursive>
 80092e6:	bf00      	nop
 80092e8:	20001563 	.word	0x20001563

080092ec <__sinit_lock_release>:
 80092ec:	4801      	ldr	r0, [pc, #4]	; (80092f4 <__sinit_lock_release+0x8>)
 80092ee:	f000 b8c7 	b.w	8009480 <__retarget_lock_release_recursive>
 80092f2:	bf00      	nop
 80092f4:	20001563 	.word	0x20001563

080092f8 <__sinit>:
 80092f8:	b510      	push	{r4, lr}
 80092fa:	4604      	mov	r4, r0
 80092fc:	f7ff fff0 	bl	80092e0 <__sinit_lock_acquire>
 8009300:	69a3      	ldr	r3, [r4, #24]
 8009302:	b11b      	cbz	r3, 800930c <__sinit+0x14>
 8009304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009308:	f7ff bff0 	b.w	80092ec <__sinit_lock_release>
 800930c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009310:	6523      	str	r3, [r4, #80]	; 0x50
 8009312:	4b13      	ldr	r3, [pc, #76]	; (8009360 <__sinit+0x68>)
 8009314:	4a13      	ldr	r2, [pc, #76]	; (8009364 <__sinit+0x6c>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	62a2      	str	r2, [r4, #40]	; 0x28
 800931a:	42a3      	cmp	r3, r4
 800931c:	bf08      	it	eq
 800931e:	2301      	moveq	r3, #1
 8009320:	4620      	mov	r0, r4
 8009322:	bf08      	it	eq
 8009324:	61a3      	streq	r3, [r4, #24]
 8009326:	f000 f81f 	bl	8009368 <__sfp>
 800932a:	6060      	str	r0, [r4, #4]
 800932c:	4620      	mov	r0, r4
 800932e:	f000 f81b 	bl	8009368 <__sfp>
 8009332:	60a0      	str	r0, [r4, #8]
 8009334:	4620      	mov	r0, r4
 8009336:	f000 f817 	bl	8009368 <__sfp>
 800933a:	2200      	movs	r2, #0
 800933c:	2104      	movs	r1, #4
 800933e:	60e0      	str	r0, [r4, #12]
 8009340:	6860      	ldr	r0, [r4, #4]
 8009342:	f7ff ff81 	bl	8009248 <std>
 8009346:	2201      	movs	r2, #1
 8009348:	2109      	movs	r1, #9
 800934a:	68a0      	ldr	r0, [r4, #8]
 800934c:	f7ff ff7c 	bl	8009248 <std>
 8009350:	2202      	movs	r2, #2
 8009352:	2112      	movs	r1, #18
 8009354:	68e0      	ldr	r0, [r4, #12]
 8009356:	f7ff ff77 	bl	8009248 <std>
 800935a:	2301      	movs	r3, #1
 800935c:	61a3      	str	r3, [r4, #24]
 800935e:	e7d1      	b.n	8009304 <__sinit+0xc>
 8009360:	0800ac54 	.word	0x0800ac54
 8009364:	08009291 	.word	0x08009291

08009368 <__sfp>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	4607      	mov	r7, r0
 800936c:	f7ff ffac 	bl	80092c8 <__sfp_lock_acquire>
 8009370:	4b1e      	ldr	r3, [pc, #120]	; (80093ec <__sfp+0x84>)
 8009372:	681e      	ldr	r6, [r3, #0]
 8009374:	69b3      	ldr	r3, [r6, #24]
 8009376:	b913      	cbnz	r3, 800937e <__sfp+0x16>
 8009378:	4630      	mov	r0, r6
 800937a:	f7ff ffbd 	bl	80092f8 <__sinit>
 800937e:	3648      	adds	r6, #72	; 0x48
 8009380:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009384:	3b01      	subs	r3, #1
 8009386:	d503      	bpl.n	8009390 <__sfp+0x28>
 8009388:	6833      	ldr	r3, [r6, #0]
 800938a:	b30b      	cbz	r3, 80093d0 <__sfp+0x68>
 800938c:	6836      	ldr	r6, [r6, #0]
 800938e:	e7f7      	b.n	8009380 <__sfp+0x18>
 8009390:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009394:	b9d5      	cbnz	r5, 80093cc <__sfp+0x64>
 8009396:	4b16      	ldr	r3, [pc, #88]	; (80093f0 <__sfp+0x88>)
 8009398:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800939c:	60e3      	str	r3, [r4, #12]
 800939e:	6665      	str	r5, [r4, #100]	; 0x64
 80093a0:	f000 f86c 	bl	800947c <__retarget_lock_init_recursive>
 80093a4:	f7ff ff96 	bl	80092d4 <__sfp_lock_release>
 80093a8:	2208      	movs	r2, #8
 80093aa:	4629      	mov	r1, r5
 80093ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80093b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80093b4:	6025      	str	r5, [r4, #0]
 80093b6:	61a5      	str	r5, [r4, #24]
 80093b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80093bc:	f000 f880 	bl	80094c0 <memset>
 80093c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80093c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80093c8:	4620      	mov	r0, r4
 80093ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093cc:	3468      	adds	r4, #104	; 0x68
 80093ce:	e7d9      	b.n	8009384 <__sfp+0x1c>
 80093d0:	2104      	movs	r1, #4
 80093d2:	4638      	mov	r0, r7
 80093d4:	f7ff ff62 	bl	800929c <__sfmoreglue>
 80093d8:	4604      	mov	r4, r0
 80093da:	6030      	str	r0, [r6, #0]
 80093dc:	2800      	cmp	r0, #0
 80093de:	d1d5      	bne.n	800938c <__sfp+0x24>
 80093e0:	f7ff ff78 	bl	80092d4 <__sfp_lock_release>
 80093e4:	230c      	movs	r3, #12
 80093e6:	603b      	str	r3, [r7, #0]
 80093e8:	e7ee      	b.n	80093c8 <__sfp+0x60>
 80093ea:	bf00      	nop
 80093ec:	0800ac54 	.word	0x0800ac54
 80093f0:	ffff0001 	.word	0xffff0001

080093f4 <_fwalk_reent>:
 80093f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093f8:	4606      	mov	r6, r0
 80093fa:	4688      	mov	r8, r1
 80093fc:	2700      	movs	r7, #0
 80093fe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009402:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009406:	f1b9 0901 	subs.w	r9, r9, #1
 800940a:	d505      	bpl.n	8009418 <_fwalk_reent+0x24>
 800940c:	6824      	ldr	r4, [r4, #0]
 800940e:	2c00      	cmp	r4, #0
 8009410:	d1f7      	bne.n	8009402 <_fwalk_reent+0xe>
 8009412:	4638      	mov	r0, r7
 8009414:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009418:	89ab      	ldrh	r3, [r5, #12]
 800941a:	2b01      	cmp	r3, #1
 800941c:	d907      	bls.n	800942e <_fwalk_reent+0x3a>
 800941e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009422:	3301      	adds	r3, #1
 8009424:	d003      	beq.n	800942e <_fwalk_reent+0x3a>
 8009426:	4629      	mov	r1, r5
 8009428:	4630      	mov	r0, r6
 800942a:	47c0      	blx	r8
 800942c:	4307      	orrs	r7, r0
 800942e:	3568      	adds	r5, #104	; 0x68
 8009430:	e7e9      	b.n	8009406 <_fwalk_reent+0x12>
	...

08009434 <__libc_init_array>:
 8009434:	b570      	push	{r4, r5, r6, lr}
 8009436:	2600      	movs	r6, #0
 8009438:	4d0c      	ldr	r5, [pc, #48]	; (800946c <__libc_init_array+0x38>)
 800943a:	4c0d      	ldr	r4, [pc, #52]	; (8009470 <__libc_init_array+0x3c>)
 800943c:	1b64      	subs	r4, r4, r5
 800943e:	10a4      	asrs	r4, r4, #2
 8009440:	42a6      	cmp	r6, r4
 8009442:	d109      	bne.n	8009458 <__libc_init_array+0x24>
 8009444:	f001 f92a 	bl	800a69c <_init>
 8009448:	2600      	movs	r6, #0
 800944a:	4d0a      	ldr	r5, [pc, #40]	; (8009474 <__libc_init_array+0x40>)
 800944c:	4c0a      	ldr	r4, [pc, #40]	; (8009478 <__libc_init_array+0x44>)
 800944e:	1b64      	subs	r4, r4, r5
 8009450:	10a4      	asrs	r4, r4, #2
 8009452:	42a6      	cmp	r6, r4
 8009454:	d105      	bne.n	8009462 <__libc_init_array+0x2e>
 8009456:	bd70      	pop	{r4, r5, r6, pc}
 8009458:	f855 3b04 	ldr.w	r3, [r5], #4
 800945c:	4798      	blx	r3
 800945e:	3601      	adds	r6, #1
 8009460:	e7ee      	b.n	8009440 <__libc_init_array+0xc>
 8009462:	f855 3b04 	ldr.w	r3, [r5], #4
 8009466:	4798      	blx	r3
 8009468:	3601      	adds	r6, #1
 800946a:	e7f2      	b.n	8009452 <__libc_init_array+0x1e>
 800946c:	0800ac8c 	.word	0x0800ac8c
 8009470:	0800ac8c 	.word	0x0800ac8c
 8009474:	0800ac8c 	.word	0x0800ac8c
 8009478:	0800ac90 	.word	0x0800ac90

0800947c <__retarget_lock_init_recursive>:
 800947c:	4770      	bx	lr

0800947e <__retarget_lock_acquire_recursive>:
 800947e:	4770      	bx	lr

08009480 <__retarget_lock_release_recursive>:
 8009480:	4770      	bx	lr
	...

08009484 <malloc>:
 8009484:	4b02      	ldr	r3, [pc, #8]	; (8009490 <malloc+0xc>)
 8009486:	4601      	mov	r1, r0
 8009488:	6818      	ldr	r0, [r3, #0]
 800948a:	f000 b86d 	b.w	8009568 <_malloc_r>
 800948e:	bf00      	nop
 8009490:	20000014 	.word	0x20000014

08009494 <free>:
 8009494:	4b02      	ldr	r3, [pc, #8]	; (80094a0 <free+0xc>)
 8009496:	4601      	mov	r1, r0
 8009498:	6818      	ldr	r0, [r3, #0]
 800949a:	f000 b819 	b.w	80094d0 <_free_r>
 800949e:	bf00      	nop
 80094a0:	20000014 	.word	0x20000014

080094a4 <memcpy>:
 80094a4:	440a      	add	r2, r1
 80094a6:	4291      	cmp	r1, r2
 80094a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80094ac:	d100      	bne.n	80094b0 <memcpy+0xc>
 80094ae:	4770      	bx	lr
 80094b0:	b510      	push	{r4, lr}
 80094b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094b6:	4291      	cmp	r1, r2
 80094b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094bc:	d1f9      	bne.n	80094b2 <memcpy+0xe>
 80094be:	bd10      	pop	{r4, pc}

080094c0 <memset>:
 80094c0:	4603      	mov	r3, r0
 80094c2:	4402      	add	r2, r0
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d100      	bne.n	80094ca <memset+0xa>
 80094c8:	4770      	bx	lr
 80094ca:	f803 1b01 	strb.w	r1, [r3], #1
 80094ce:	e7f9      	b.n	80094c4 <memset+0x4>

080094d0 <_free_r>:
 80094d0:	b538      	push	{r3, r4, r5, lr}
 80094d2:	4605      	mov	r5, r0
 80094d4:	2900      	cmp	r1, #0
 80094d6:	d043      	beq.n	8009560 <_free_r+0x90>
 80094d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094dc:	1f0c      	subs	r4, r1, #4
 80094de:	2b00      	cmp	r3, #0
 80094e0:	bfb8      	it	lt
 80094e2:	18e4      	addlt	r4, r4, r3
 80094e4:	f000 fad6 	bl	8009a94 <__malloc_lock>
 80094e8:	4a1e      	ldr	r2, [pc, #120]	; (8009564 <_free_r+0x94>)
 80094ea:	6813      	ldr	r3, [r2, #0]
 80094ec:	4610      	mov	r0, r2
 80094ee:	b933      	cbnz	r3, 80094fe <_free_r+0x2e>
 80094f0:	6063      	str	r3, [r4, #4]
 80094f2:	6014      	str	r4, [r2, #0]
 80094f4:	4628      	mov	r0, r5
 80094f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094fa:	f000 bad1 	b.w	8009aa0 <__malloc_unlock>
 80094fe:	42a3      	cmp	r3, r4
 8009500:	d90a      	bls.n	8009518 <_free_r+0x48>
 8009502:	6821      	ldr	r1, [r4, #0]
 8009504:	1862      	adds	r2, r4, r1
 8009506:	4293      	cmp	r3, r2
 8009508:	bf01      	itttt	eq
 800950a:	681a      	ldreq	r2, [r3, #0]
 800950c:	685b      	ldreq	r3, [r3, #4]
 800950e:	1852      	addeq	r2, r2, r1
 8009510:	6022      	streq	r2, [r4, #0]
 8009512:	6063      	str	r3, [r4, #4]
 8009514:	6004      	str	r4, [r0, #0]
 8009516:	e7ed      	b.n	80094f4 <_free_r+0x24>
 8009518:	461a      	mov	r2, r3
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	b10b      	cbz	r3, 8009522 <_free_r+0x52>
 800951e:	42a3      	cmp	r3, r4
 8009520:	d9fa      	bls.n	8009518 <_free_r+0x48>
 8009522:	6811      	ldr	r1, [r2, #0]
 8009524:	1850      	adds	r0, r2, r1
 8009526:	42a0      	cmp	r0, r4
 8009528:	d10b      	bne.n	8009542 <_free_r+0x72>
 800952a:	6820      	ldr	r0, [r4, #0]
 800952c:	4401      	add	r1, r0
 800952e:	1850      	adds	r0, r2, r1
 8009530:	4283      	cmp	r3, r0
 8009532:	6011      	str	r1, [r2, #0]
 8009534:	d1de      	bne.n	80094f4 <_free_r+0x24>
 8009536:	6818      	ldr	r0, [r3, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	4401      	add	r1, r0
 800953c:	6011      	str	r1, [r2, #0]
 800953e:	6053      	str	r3, [r2, #4]
 8009540:	e7d8      	b.n	80094f4 <_free_r+0x24>
 8009542:	d902      	bls.n	800954a <_free_r+0x7a>
 8009544:	230c      	movs	r3, #12
 8009546:	602b      	str	r3, [r5, #0]
 8009548:	e7d4      	b.n	80094f4 <_free_r+0x24>
 800954a:	6820      	ldr	r0, [r4, #0]
 800954c:	1821      	adds	r1, r4, r0
 800954e:	428b      	cmp	r3, r1
 8009550:	bf01      	itttt	eq
 8009552:	6819      	ldreq	r1, [r3, #0]
 8009554:	685b      	ldreq	r3, [r3, #4]
 8009556:	1809      	addeq	r1, r1, r0
 8009558:	6021      	streq	r1, [r4, #0]
 800955a:	6063      	str	r3, [r4, #4]
 800955c:	6054      	str	r4, [r2, #4]
 800955e:	e7c9      	b.n	80094f4 <_free_r+0x24>
 8009560:	bd38      	pop	{r3, r4, r5, pc}
 8009562:	bf00      	nop
 8009564:	200010a0 	.word	0x200010a0

08009568 <_malloc_r>:
 8009568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956a:	1ccd      	adds	r5, r1, #3
 800956c:	f025 0503 	bic.w	r5, r5, #3
 8009570:	3508      	adds	r5, #8
 8009572:	2d0c      	cmp	r5, #12
 8009574:	bf38      	it	cc
 8009576:	250c      	movcc	r5, #12
 8009578:	2d00      	cmp	r5, #0
 800957a:	4606      	mov	r6, r0
 800957c:	db01      	blt.n	8009582 <_malloc_r+0x1a>
 800957e:	42a9      	cmp	r1, r5
 8009580:	d903      	bls.n	800958a <_malloc_r+0x22>
 8009582:	230c      	movs	r3, #12
 8009584:	6033      	str	r3, [r6, #0]
 8009586:	2000      	movs	r0, #0
 8009588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800958a:	f000 fa83 	bl	8009a94 <__malloc_lock>
 800958e:	4921      	ldr	r1, [pc, #132]	; (8009614 <_malloc_r+0xac>)
 8009590:	680a      	ldr	r2, [r1, #0]
 8009592:	4614      	mov	r4, r2
 8009594:	b99c      	cbnz	r4, 80095be <_malloc_r+0x56>
 8009596:	4f20      	ldr	r7, [pc, #128]	; (8009618 <_malloc_r+0xb0>)
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	b923      	cbnz	r3, 80095a6 <_malloc_r+0x3e>
 800959c:	4621      	mov	r1, r4
 800959e:	4630      	mov	r0, r6
 80095a0:	f000 f8be 	bl	8009720 <_sbrk_r>
 80095a4:	6038      	str	r0, [r7, #0]
 80095a6:	4629      	mov	r1, r5
 80095a8:	4630      	mov	r0, r6
 80095aa:	f000 f8b9 	bl	8009720 <_sbrk_r>
 80095ae:	1c43      	adds	r3, r0, #1
 80095b0:	d123      	bne.n	80095fa <_malloc_r+0x92>
 80095b2:	230c      	movs	r3, #12
 80095b4:	4630      	mov	r0, r6
 80095b6:	6033      	str	r3, [r6, #0]
 80095b8:	f000 fa72 	bl	8009aa0 <__malloc_unlock>
 80095bc:	e7e3      	b.n	8009586 <_malloc_r+0x1e>
 80095be:	6823      	ldr	r3, [r4, #0]
 80095c0:	1b5b      	subs	r3, r3, r5
 80095c2:	d417      	bmi.n	80095f4 <_malloc_r+0x8c>
 80095c4:	2b0b      	cmp	r3, #11
 80095c6:	d903      	bls.n	80095d0 <_malloc_r+0x68>
 80095c8:	6023      	str	r3, [r4, #0]
 80095ca:	441c      	add	r4, r3
 80095cc:	6025      	str	r5, [r4, #0]
 80095ce:	e004      	b.n	80095da <_malloc_r+0x72>
 80095d0:	6863      	ldr	r3, [r4, #4]
 80095d2:	42a2      	cmp	r2, r4
 80095d4:	bf0c      	ite	eq
 80095d6:	600b      	streq	r3, [r1, #0]
 80095d8:	6053      	strne	r3, [r2, #4]
 80095da:	4630      	mov	r0, r6
 80095dc:	f000 fa60 	bl	8009aa0 <__malloc_unlock>
 80095e0:	f104 000b 	add.w	r0, r4, #11
 80095e4:	1d23      	adds	r3, r4, #4
 80095e6:	f020 0007 	bic.w	r0, r0, #7
 80095ea:	1ac2      	subs	r2, r0, r3
 80095ec:	d0cc      	beq.n	8009588 <_malloc_r+0x20>
 80095ee:	1a1b      	subs	r3, r3, r0
 80095f0:	50a3      	str	r3, [r4, r2]
 80095f2:	e7c9      	b.n	8009588 <_malloc_r+0x20>
 80095f4:	4622      	mov	r2, r4
 80095f6:	6864      	ldr	r4, [r4, #4]
 80095f8:	e7cc      	b.n	8009594 <_malloc_r+0x2c>
 80095fa:	1cc4      	adds	r4, r0, #3
 80095fc:	f024 0403 	bic.w	r4, r4, #3
 8009600:	42a0      	cmp	r0, r4
 8009602:	d0e3      	beq.n	80095cc <_malloc_r+0x64>
 8009604:	1a21      	subs	r1, r4, r0
 8009606:	4630      	mov	r0, r6
 8009608:	f000 f88a 	bl	8009720 <_sbrk_r>
 800960c:	3001      	adds	r0, #1
 800960e:	d1dd      	bne.n	80095cc <_malloc_r+0x64>
 8009610:	e7cf      	b.n	80095b2 <_malloc_r+0x4a>
 8009612:	bf00      	nop
 8009614:	200010a0 	.word	0x200010a0
 8009618:	200010a4 	.word	0x200010a4

0800961c <iprintf>:
 800961c:	b40f      	push	{r0, r1, r2, r3}
 800961e:	4b0a      	ldr	r3, [pc, #40]	; (8009648 <iprintf+0x2c>)
 8009620:	b513      	push	{r0, r1, r4, lr}
 8009622:	681c      	ldr	r4, [r3, #0]
 8009624:	b124      	cbz	r4, 8009630 <iprintf+0x14>
 8009626:	69a3      	ldr	r3, [r4, #24]
 8009628:	b913      	cbnz	r3, 8009630 <iprintf+0x14>
 800962a:	4620      	mov	r0, r4
 800962c:	f7ff fe64 	bl	80092f8 <__sinit>
 8009630:	ab05      	add	r3, sp, #20
 8009632:	4620      	mov	r0, r4
 8009634:	9a04      	ldr	r2, [sp, #16]
 8009636:	68a1      	ldr	r1, [r4, #8]
 8009638:	9301      	str	r3, [sp, #4]
 800963a:	f000 fbbb 	bl	8009db4 <_vfiprintf_r>
 800963e:	b002      	add	sp, #8
 8009640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009644:	b004      	add	sp, #16
 8009646:	4770      	bx	lr
 8009648:	20000014 	.word	0x20000014

0800964c <cleanup_glue>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	460c      	mov	r4, r1
 8009650:	6809      	ldr	r1, [r1, #0]
 8009652:	4605      	mov	r5, r0
 8009654:	b109      	cbz	r1, 800965a <cleanup_glue+0xe>
 8009656:	f7ff fff9 	bl	800964c <cleanup_glue>
 800965a:	4621      	mov	r1, r4
 800965c:	4628      	mov	r0, r5
 800965e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009662:	f7ff bf35 	b.w	80094d0 <_free_r>
	...

08009668 <_reclaim_reent>:
 8009668:	4b2c      	ldr	r3, [pc, #176]	; (800971c <_reclaim_reent+0xb4>)
 800966a:	b570      	push	{r4, r5, r6, lr}
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	4604      	mov	r4, r0
 8009670:	4283      	cmp	r3, r0
 8009672:	d051      	beq.n	8009718 <_reclaim_reent+0xb0>
 8009674:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009676:	b143      	cbz	r3, 800968a <_reclaim_reent+0x22>
 8009678:	68db      	ldr	r3, [r3, #12]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d14a      	bne.n	8009714 <_reclaim_reent+0xac>
 800967e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009680:	6819      	ldr	r1, [r3, #0]
 8009682:	b111      	cbz	r1, 800968a <_reclaim_reent+0x22>
 8009684:	4620      	mov	r0, r4
 8009686:	f7ff ff23 	bl	80094d0 <_free_r>
 800968a:	6961      	ldr	r1, [r4, #20]
 800968c:	b111      	cbz	r1, 8009694 <_reclaim_reent+0x2c>
 800968e:	4620      	mov	r0, r4
 8009690:	f7ff ff1e 	bl	80094d0 <_free_r>
 8009694:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009696:	b111      	cbz	r1, 800969e <_reclaim_reent+0x36>
 8009698:	4620      	mov	r0, r4
 800969a:	f7ff ff19 	bl	80094d0 <_free_r>
 800969e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80096a0:	b111      	cbz	r1, 80096a8 <_reclaim_reent+0x40>
 80096a2:	4620      	mov	r0, r4
 80096a4:	f7ff ff14 	bl	80094d0 <_free_r>
 80096a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80096aa:	b111      	cbz	r1, 80096b2 <_reclaim_reent+0x4a>
 80096ac:	4620      	mov	r0, r4
 80096ae:	f7ff ff0f 	bl	80094d0 <_free_r>
 80096b2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80096b4:	b111      	cbz	r1, 80096bc <_reclaim_reent+0x54>
 80096b6:	4620      	mov	r0, r4
 80096b8:	f7ff ff0a 	bl	80094d0 <_free_r>
 80096bc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80096be:	b111      	cbz	r1, 80096c6 <_reclaim_reent+0x5e>
 80096c0:	4620      	mov	r0, r4
 80096c2:	f7ff ff05 	bl	80094d0 <_free_r>
 80096c6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80096c8:	b111      	cbz	r1, 80096d0 <_reclaim_reent+0x68>
 80096ca:	4620      	mov	r0, r4
 80096cc:	f7ff ff00 	bl	80094d0 <_free_r>
 80096d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096d2:	b111      	cbz	r1, 80096da <_reclaim_reent+0x72>
 80096d4:	4620      	mov	r0, r4
 80096d6:	f7ff fefb 	bl	80094d0 <_free_r>
 80096da:	69a3      	ldr	r3, [r4, #24]
 80096dc:	b1e3      	cbz	r3, 8009718 <_reclaim_reent+0xb0>
 80096de:	4620      	mov	r0, r4
 80096e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80096e2:	4798      	blx	r3
 80096e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80096e6:	b1b9      	cbz	r1, 8009718 <_reclaim_reent+0xb0>
 80096e8:	4620      	mov	r0, r4
 80096ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80096ee:	f7ff bfad 	b.w	800964c <cleanup_glue>
 80096f2:	5949      	ldr	r1, [r1, r5]
 80096f4:	b941      	cbnz	r1, 8009708 <_reclaim_reent+0xa0>
 80096f6:	3504      	adds	r5, #4
 80096f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096fa:	2d80      	cmp	r5, #128	; 0x80
 80096fc:	68d9      	ldr	r1, [r3, #12]
 80096fe:	d1f8      	bne.n	80096f2 <_reclaim_reent+0x8a>
 8009700:	4620      	mov	r0, r4
 8009702:	f7ff fee5 	bl	80094d0 <_free_r>
 8009706:	e7ba      	b.n	800967e <_reclaim_reent+0x16>
 8009708:	680e      	ldr	r6, [r1, #0]
 800970a:	4620      	mov	r0, r4
 800970c:	f7ff fee0 	bl	80094d0 <_free_r>
 8009710:	4631      	mov	r1, r6
 8009712:	e7ef      	b.n	80096f4 <_reclaim_reent+0x8c>
 8009714:	2500      	movs	r5, #0
 8009716:	e7ef      	b.n	80096f8 <_reclaim_reent+0x90>
 8009718:	bd70      	pop	{r4, r5, r6, pc}
 800971a:	bf00      	nop
 800971c:	20000014 	.word	0x20000014

08009720 <_sbrk_r>:
 8009720:	b538      	push	{r3, r4, r5, lr}
 8009722:	2300      	movs	r3, #0
 8009724:	4d05      	ldr	r5, [pc, #20]	; (800973c <_sbrk_r+0x1c>)
 8009726:	4604      	mov	r4, r0
 8009728:	4608      	mov	r0, r1
 800972a:	602b      	str	r3, [r5, #0]
 800972c:	f7f7 fbb4 	bl	8000e98 <_sbrk>
 8009730:	1c43      	adds	r3, r0, #1
 8009732:	d102      	bne.n	800973a <_sbrk_r+0x1a>
 8009734:	682b      	ldr	r3, [r5, #0]
 8009736:	b103      	cbz	r3, 800973a <_sbrk_r+0x1a>
 8009738:	6023      	str	r3, [r4, #0]
 800973a:	bd38      	pop	{r3, r4, r5, pc}
 800973c:	2000156c 	.word	0x2000156c

08009740 <siprintf>:
 8009740:	b40e      	push	{r1, r2, r3}
 8009742:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009746:	b500      	push	{lr}
 8009748:	b09c      	sub	sp, #112	; 0x70
 800974a:	ab1d      	add	r3, sp, #116	; 0x74
 800974c:	9002      	str	r0, [sp, #8]
 800974e:	9006      	str	r0, [sp, #24]
 8009750:	9107      	str	r1, [sp, #28]
 8009752:	9104      	str	r1, [sp, #16]
 8009754:	4808      	ldr	r0, [pc, #32]	; (8009778 <siprintf+0x38>)
 8009756:	4909      	ldr	r1, [pc, #36]	; (800977c <siprintf+0x3c>)
 8009758:	f853 2b04 	ldr.w	r2, [r3], #4
 800975c:	9105      	str	r1, [sp, #20]
 800975e:	6800      	ldr	r0, [r0, #0]
 8009760:	a902      	add	r1, sp, #8
 8009762:	9301      	str	r3, [sp, #4]
 8009764:	f000 f9fe 	bl	8009b64 <_svfiprintf_r>
 8009768:	2200      	movs	r2, #0
 800976a:	9b02      	ldr	r3, [sp, #8]
 800976c:	701a      	strb	r2, [r3, #0]
 800976e:	b01c      	add	sp, #112	; 0x70
 8009770:	f85d eb04 	ldr.w	lr, [sp], #4
 8009774:	b003      	add	sp, #12
 8009776:	4770      	bx	lr
 8009778:	20000014 	.word	0x20000014
 800977c:	ffff0208 	.word	0xffff0208

08009780 <__sread>:
 8009780:	b510      	push	{r4, lr}
 8009782:	460c      	mov	r4, r1
 8009784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009788:	f000 fdda 	bl	800a340 <_read_r>
 800978c:	2800      	cmp	r0, #0
 800978e:	bfab      	itete	ge
 8009790:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009792:	89a3      	ldrhlt	r3, [r4, #12]
 8009794:	181b      	addge	r3, r3, r0
 8009796:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800979a:	bfac      	ite	ge
 800979c:	6563      	strge	r3, [r4, #84]	; 0x54
 800979e:	81a3      	strhlt	r3, [r4, #12]
 80097a0:	bd10      	pop	{r4, pc}

080097a2 <__swrite>:
 80097a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a6:	461f      	mov	r7, r3
 80097a8:	898b      	ldrh	r3, [r1, #12]
 80097aa:	4605      	mov	r5, r0
 80097ac:	05db      	lsls	r3, r3, #23
 80097ae:	460c      	mov	r4, r1
 80097b0:	4616      	mov	r6, r2
 80097b2:	d505      	bpl.n	80097c0 <__swrite+0x1e>
 80097b4:	2302      	movs	r3, #2
 80097b6:	2200      	movs	r2, #0
 80097b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097bc:	f000 f958 	bl	8009a70 <_lseek_r>
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	4632      	mov	r2, r6
 80097c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097c8:	81a3      	strh	r3, [r4, #12]
 80097ca:	4628      	mov	r0, r5
 80097cc:	463b      	mov	r3, r7
 80097ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097d6:	f000 b867 	b.w	80098a8 <_write_r>

080097da <__sseek>:
 80097da:	b510      	push	{r4, lr}
 80097dc:	460c      	mov	r4, r1
 80097de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e2:	f000 f945 	bl	8009a70 <_lseek_r>
 80097e6:	1c43      	adds	r3, r0, #1
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	bf15      	itete	ne
 80097ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80097ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80097f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80097f6:	81a3      	strheq	r3, [r4, #12]
 80097f8:	bf18      	it	ne
 80097fa:	81a3      	strhne	r3, [r4, #12]
 80097fc:	bd10      	pop	{r4, pc}

080097fe <__sclose>:
 80097fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009802:	f000 b863 	b.w	80098cc <_close_r>

08009806 <strstr>:
 8009806:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009808:	780c      	ldrb	r4, [r1, #0]
 800980a:	b164      	cbz	r4, 8009826 <strstr+0x20>
 800980c:	4603      	mov	r3, r0
 800980e:	781a      	ldrb	r2, [r3, #0]
 8009810:	4618      	mov	r0, r3
 8009812:	1c5e      	adds	r6, r3, #1
 8009814:	b90a      	cbnz	r2, 800981a <strstr+0x14>
 8009816:	4610      	mov	r0, r2
 8009818:	e005      	b.n	8009826 <strstr+0x20>
 800981a:	4294      	cmp	r4, r2
 800981c:	d108      	bne.n	8009830 <strstr+0x2a>
 800981e:	460d      	mov	r5, r1
 8009820:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8009824:	b902      	cbnz	r2, 8009828 <strstr+0x22>
 8009826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009828:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800982c:	4297      	cmp	r7, r2
 800982e:	d0f7      	beq.n	8009820 <strstr+0x1a>
 8009830:	4633      	mov	r3, r6
 8009832:	e7ec      	b.n	800980e <strstr+0x8>

08009834 <_vsniprintf_r>:
 8009834:	b530      	push	{r4, r5, lr}
 8009836:	1e14      	subs	r4, r2, #0
 8009838:	4605      	mov	r5, r0
 800983a:	b09b      	sub	sp, #108	; 0x6c
 800983c:	4618      	mov	r0, r3
 800983e:	da05      	bge.n	800984c <_vsniprintf_r+0x18>
 8009840:	238b      	movs	r3, #139	; 0x8b
 8009842:	f04f 30ff 	mov.w	r0, #4294967295
 8009846:	602b      	str	r3, [r5, #0]
 8009848:	b01b      	add	sp, #108	; 0x6c
 800984a:	bd30      	pop	{r4, r5, pc}
 800984c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009850:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009854:	bf0c      	ite	eq
 8009856:	4623      	moveq	r3, r4
 8009858:	f104 33ff 	addne.w	r3, r4, #4294967295
 800985c:	9302      	str	r3, [sp, #8]
 800985e:	9305      	str	r3, [sp, #20]
 8009860:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009864:	4602      	mov	r2, r0
 8009866:	9100      	str	r1, [sp, #0]
 8009868:	9104      	str	r1, [sp, #16]
 800986a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800986e:	4669      	mov	r1, sp
 8009870:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009872:	4628      	mov	r0, r5
 8009874:	f000 f976 	bl	8009b64 <_svfiprintf_r>
 8009878:	1c43      	adds	r3, r0, #1
 800987a:	bfbc      	itt	lt
 800987c:	238b      	movlt	r3, #139	; 0x8b
 800987e:	602b      	strlt	r3, [r5, #0]
 8009880:	2c00      	cmp	r4, #0
 8009882:	d0e1      	beq.n	8009848 <_vsniprintf_r+0x14>
 8009884:	2200      	movs	r2, #0
 8009886:	9b00      	ldr	r3, [sp, #0]
 8009888:	701a      	strb	r2, [r3, #0]
 800988a:	e7dd      	b.n	8009848 <_vsniprintf_r+0x14>

0800988c <vsniprintf>:
 800988c:	b507      	push	{r0, r1, r2, lr}
 800988e:	9300      	str	r3, [sp, #0]
 8009890:	4613      	mov	r3, r2
 8009892:	460a      	mov	r2, r1
 8009894:	4601      	mov	r1, r0
 8009896:	4803      	ldr	r0, [pc, #12]	; (80098a4 <vsniprintf+0x18>)
 8009898:	6800      	ldr	r0, [r0, #0]
 800989a:	f7ff ffcb 	bl	8009834 <_vsniprintf_r>
 800989e:	b003      	add	sp, #12
 80098a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80098a4:	20000014 	.word	0x20000014

080098a8 <_write_r>:
 80098a8:	b538      	push	{r3, r4, r5, lr}
 80098aa:	4604      	mov	r4, r0
 80098ac:	4608      	mov	r0, r1
 80098ae:	4611      	mov	r1, r2
 80098b0:	2200      	movs	r2, #0
 80098b2:	4d05      	ldr	r5, [pc, #20]	; (80098c8 <_write_r+0x20>)
 80098b4:	602a      	str	r2, [r5, #0]
 80098b6:	461a      	mov	r2, r3
 80098b8:	f7f7 faa1 	bl	8000dfe <_write>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_write_r+0x1e>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_write_r+0x1e>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	2000156c 	.word	0x2000156c

080098cc <_close_r>:
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	2300      	movs	r3, #0
 80098d0:	4d05      	ldr	r5, [pc, #20]	; (80098e8 <_close_r+0x1c>)
 80098d2:	4604      	mov	r4, r0
 80098d4:	4608      	mov	r0, r1
 80098d6:	602b      	str	r3, [r5, #0]
 80098d8:	f7f7 faad 	bl	8000e36 <_close>
 80098dc:	1c43      	adds	r3, r0, #1
 80098de:	d102      	bne.n	80098e6 <_close_r+0x1a>
 80098e0:	682b      	ldr	r3, [r5, #0]
 80098e2:	b103      	cbz	r3, 80098e6 <_close_r+0x1a>
 80098e4:	6023      	str	r3, [r4, #0]
 80098e6:	bd38      	pop	{r3, r4, r5, pc}
 80098e8:	2000156c 	.word	0x2000156c

080098ec <__sflush_r>:
 80098ec:	898a      	ldrh	r2, [r1, #12]
 80098ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098f2:	4605      	mov	r5, r0
 80098f4:	0710      	lsls	r0, r2, #28
 80098f6:	460c      	mov	r4, r1
 80098f8:	d458      	bmi.n	80099ac <__sflush_r+0xc0>
 80098fa:	684b      	ldr	r3, [r1, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	dc05      	bgt.n	800990c <__sflush_r+0x20>
 8009900:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009902:	2b00      	cmp	r3, #0
 8009904:	dc02      	bgt.n	800990c <__sflush_r+0x20>
 8009906:	2000      	movs	r0, #0
 8009908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800990c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800990e:	2e00      	cmp	r6, #0
 8009910:	d0f9      	beq.n	8009906 <__sflush_r+0x1a>
 8009912:	2300      	movs	r3, #0
 8009914:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009918:	682f      	ldr	r7, [r5, #0]
 800991a:	602b      	str	r3, [r5, #0]
 800991c:	d032      	beq.n	8009984 <__sflush_r+0x98>
 800991e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009920:	89a3      	ldrh	r3, [r4, #12]
 8009922:	075a      	lsls	r2, r3, #29
 8009924:	d505      	bpl.n	8009932 <__sflush_r+0x46>
 8009926:	6863      	ldr	r3, [r4, #4]
 8009928:	1ac0      	subs	r0, r0, r3
 800992a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800992c:	b10b      	cbz	r3, 8009932 <__sflush_r+0x46>
 800992e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009930:	1ac0      	subs	r0, r0, r3
 8009932:	2300      	movs	r3, #0
 8009934:	4602      	mov	r2, r0
 8009936:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009938:	4628      	mov	r0, r5
 800993a:	6a21      	ldr	r1, [r4, #32]
 800993c:	47b0      	blx	r6
 800993e:	1c43      	adds	r3, r0, #1
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	d106      	bne.n	8009952 <__sflush_r+0x66>
 8009944:	6829      	ldr	r1, [r5, #0]
 8009946:	291d      	cmp	r1, #29
 8009948:	d82c      	bhi.n	80099a4 <__sflush_r+0xb8>
 800994a:	4a2a      	ldr	r2, [pc, #168]	; (80099f4 <__sflush_r+0x108>)
 800994c:	40ca      	lsrs	r2, r1
 800994e:	07d6      	lsls	r6, r2, #31
 8009950:	d528      	bpl.n	80099a4 <__sflush_r+0xb8>
 8009952:	2200      	movs	r2, #0
 8009954:	6062      	str	r2, [r4, #4]
 8009956:	6922      	ldr	r2, [r4, #16]
 8009958:	04d9      	lsls	r1, r3, #19
 800995a:	6022      	str	r2, [r4, #0]
 800995c:	d504      	bpl.n	8009968 <__sflush_r+0x7c>
 800995e:	1c42      	adds	r2, r0, #1
 8009960:	d101      	bne.n	8009966 <__sflush_r+0x7a>
 8009962:	682b      	ldr	r3, [r5, #0]
 8009964:	b903      	cbnz	r3, 8009968 <__sflush_r+0x7c>
 8009966:	6560      	str	r0, [r4, #84]	; 0x54
 8009968:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800996a:	602f      	str	r7, [r5, #0]
 800996c:	2900      	cmp	r1, #0
 800996e:	d0ca      	beq.n	8009906 <__sflush_r+0x1a>
 8009970:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009974:	4299      	cmp	r1, r3
 8009976:	d002      	beq.n	800997e <__sflush_r+0x92>
 8009978:	4628      	mov	r0, r5
 800997a:	f7ff fda9 	bl	80094d0 <_free_r>
 800997e:	2000      	movs	r0, #0
 8009980:	6360      	str	r0, [r4, #52]	; 0x34
 8009982:	e7c1      	b.n	8009908 <__sflush_r+0x1c>
 8009984:	6a21      	ldr	r1, [r4, #32]
 8009986:	2301      	movs	r3, #1
 8009988:	4628      	mov	r0, r5
 800998a:	47b0      	blx	r6
 800998c:	1c41      	adds	r1, r0, #1
 800998e:	d1c7      	bne.n	8009920 <__sflush_r+0x34>
 8009990:	682b      	ldr	r3, [r5, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d0c4      	beq.n	8009920 <__sflush_r+0x34>
 8009996:	2b1d      	cmp	r3, #29
 8009998:	d001      	beq.n	800999e <__sflush_r+0xb2>
 800999a:	2b16      	cmp	r3, #22
 800999c:	d101      	bne.n	80099a2 <__sflush_r+0xb6>
 800999e:	602f      	str	r7, [r5, #0]
 80099a0:	e7b1      	b.n	8009906 <__sflush_r+0x1a>
 80099a2:	89a3      	ldrh	r3, [r4, #12]
 80099a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099a8:	81a3      	strh	r3, [r4, #12]
 80099aa:	e7ad      	b.n	8009908 <__sflush_r+0x1c>
 80099ac:	690f      	ldr	r7, [r1, #16]
 80099ae:	2f00      	cmp	r7, #0
 80099b0:	d0a9      	beq.n	8009906 <__sflush_r+0x1a>
 80099b2:	0793      	lsls	r3, r2, #30
 80099b4:	bf18      	it	ne
 80099b6:	2300      	movne	r3, #0
 80099b8:	680e      	ldr	r6, [r1, #0]
 80099ba:	bf08      	it	eq
 80099bc:	694b      	ldreq	r3, [r1, #20]
 80099be:	eba6 0807 	sub.w	r8, r6, r7
 80099c2:	600f      	str	r7, [r1, #0]
 80099c4:	608b      	str	r3, [r1, #8]
 80099c6:	f1b8 0f00 	cmp.w	r8, #0
 80099ca:	dd9c      	ble.n	8009906 <__sflush_r+0x1a>
 80099cc:	4643      	mov	r3, r8
 80099ce:	463a      	mov	r2, r7
 80099d0:	4628      	mov	r0, r5
 80099d2:	6a21      	ldr	r1, [r4, #32]
 80099d4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80099d6:	47b0      	blx	r6
 80099d8:	2800      	cmp	r0, #0
 80099da:	dc06      	bgt.n	80099ea <__sflush_r+0xfe>
 80099dc:	89a3      	ldrh	r3, [r4, #12]
 80099de:	f04f 30ff 	mov.w	r0, #4294967295
 80099e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099e6:	81a3      	strh	r3, [r4, #12]
 80099e8:	e78e      	b.n	8009908 <__sflush_r+0x1c>
 80099ea:	4407      	add	r7, r0
 80099ec:	eba8 0800 	sub.w	r8, r8, r0
 80099f0:	e7e9      	b.n	80099c6 <__sflush_r+0xda>
 80099f2:	bf00      	nop
 80099f4:	20400001 	.word	0x20400001

080099f8 <_fflush_r>:
 80099f8:	b538      	push	{r3, r4, r5, lr}
 80099fa:	690b      	ldr	r3, [r1, #16]
 80099fc:	4605      	mov	r5, r0
 80099fe:	460c      	mov	r4, r1
 8009a00:	b913      	cbnz	r3, 8009a08 <_fflush_r+0x10>
 8009a02:	2500      	movs	r5, #0
 8009a04:	4628      	mov	r0, r5
 8009a06:	bd38      	pop	{r3, r4, r5, pc}
 8009a08:	b118      	cbz	r0, 8009a12 <_fflush_r+0x1a>
 8009a0a:	6983      	ldr	r3, [r0, #24]
 8009a0c:	b90b      	cbnz	r3, 8009a12 <_fflush_r+0x1a>
 8009a0e:	f7ff fc73 	bl	80092f8 <__sinit>
 8009a12:	4b14      	ldr	r3, [pc, #80]	; (8009a64 <_fflush_r+0x6c>)
 8009a14:	429c      	cmp	r4, r3
 8009a16:	d11b      	bne.n	8009a50 <_fflush_r+0x58>
 8009a18:	686c      	ldr	r4, [r5, #4]
 8009a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d0ef      	beq.n	8009a02 <_fflush_r+0xa>
 8009a22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a24:	07d0      	lsls	r0, r2, #31
 8009a26:	d404      	bmi.n	8009a32 <_fflush_r+0x3a>
 8009a28:	0599      	lsls	r1, r3, #22
 8009a2a:	d402      	bmi.n	8009a32 <_fflush_r+0x3a>
 8009a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a2e:	f7ff fd26 	bl	800947e <__retarget_lock_acquire_recursive>
 8009a32:	4628      	mov	r0, r5
 8009a34:	4621      	mov	r1, r4
 8009a36:	f7ff ff59 	bl	80098ec <__sflush_r>
 8009a3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a3c:	4605      	mov	r5, r0
 8009a3e:	07da      	lsls	r2, r3, #31
 8009a40:	d4e0      	bmi.n	8009a04 <_fflush_r+0xc>
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	059b      	lsls	r3, r3, #22
 8009a46:	d4dd      	bmi.n	8009a04 <_fflush_r+0xc>
 8009a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a4a:	f7ff fd19 	bl	8009480 <__retarget_lock_release_recursive>
 8009a4e:	e7d9      	b.n	8009a04 <_fflush_r+0xc>
 8009a50:	4b05      	ldr	r3, [pc, #20]	; (8009a68 <_fflush_r+0x70>)
 8009a52:	429c      	cmp	r4, r3
 8009a54:	d101      	bne.n	8009a5a <_fflush_r+0x62>
 8009a56:	68ac      	ldr	r4, [r5, #8]
 8009a58:	e7df      	b.n	8009a1a <_fflush_r+0x22>
 8009a5a:	4b04      	ldr	r3, [pc, #16]	; (8009a6c <_fflush_r+0x74>)
 8009a5c:	429c      	cmp	r4, r3
 8009a5e:	bf08      	it	eq
 8009a60:	68ec      	ldreq	r4, [r5, #12]
 8009a62:	e7da      	b.n	8009a1a <_fflush_r+0x22>
 8009a64:	0800ac14 	.word	0x0800ac14
 8009a68:	0800ac34 	.word	0x0800ac34
 8009a6c:	0800abf4 	.word	0x0800abf4

08009a70 <_lseek_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	4604      	mov	r4, r0
 8009a74:	4608      	mov	r0, r1
 8009a76:	4611      	mov	r1, r2
 8009a78:	2200      	movs	r2, #0
 8009a7a:	4d05      	ldr	r5, [pc, #20]	; (8009a90 <_lseek_r+0x20>)
 8009a7c:	602a      	str	r2, [r5, #0]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f7f7 f9fd 	bl	8000e7e <_lseek>
 8009a84:	1c43      	adds	r3, r0, #1
 8009a86:	d102      	bne.n	8009a8e <_lseek_r+0x1e>
 8009a88:	682b      	ldr	r3, [r5, #0]
 8009a8a:	b103      	cbz	r3, 8009a8e <_lseek_r+0x1e>
 8009a8c:	6023      	str	r3, [r4, #0]
 8009a8e:	bd38      	pop	{r3, r4, r5, pc}
 8009a90:	2000156c 	.word	0x2000156c

08009a94 <__malloc_lock>:
 8009a94:	4801      	ldr	r0, [pc, #4]	; (8009a9c <__malloc_lock+0x8>)
 8009a96:	f7ff bcf2 	b.w	800947e <__retarget_lock_acquire_recursive>
 8009a9a:	bf00      	nop
 8009a9c:	20001564 	.word	0x20001564

08009aa0 <__malloc_unlock>:
 8009aa0:	4801      	ldr	r0, [pc, #4]	; (8009aa8 <__malloc_unlock+0x8>)
 8009aa2:	f7ff bced 	b.w	8009480 <__retarget_lock_release_recursive>
 8009aa6:	bf00      	nop
 8009aa8:	20001564 	.word	0x20001564

08009aac <__ssputs_r>:
 8009aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ab0:	688e      	ldr	r6, [r1, #8]
 8009ab2:	4682      	mov	sl, r0
 8009ab4:	429e      	cmp	r6, r3
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	4690      	mov	r8, r2
 8009aba:	461f      	mov	r7, r3
 8009abc:	d838      	bhi.n	8009b30 <__ssputs_r+0x84>
 8009abe:	898a      	ldrh	r2, [r1, #12]
 8009ac0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ac4:	d032      	beq.n	8009b2c <__ssputs_r+0x80>
 8009ac6:	6825      	ldr	r5, [r4, #0]
 8009ac8:	6909      	ldr	r1, [r1, #16]
 8009aca:	3301      	adds	r3, #1
 8009acc:	eba5 0901 	sub.w	r9, r5, r1
 8009ad0:	6965      	ldr	r5, [r4, #20]
 8009ad2:	444b      	add	r3, r9
 8009ad4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ad8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009adc:	106d      	asrs	r5, r5, #1
 8009ade:	429d      	cmp	r5, r3
 8009ae0:	bf38      	it	cc
 8009ae2:	461d      	movcc	r5, r3
 8009ae4:	0553      	lsls	r3, r2, #21
 8009ae6:	d531      	bpl.n	8009b4c <__ssputs_r+0xa0>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	f7ff fd3d 	bl	8009568 <_malloc_r>
 8009aee:	4606      	mov	r6, r0
 8009af0:	b950      	cbnz	r0, 8009b08 <__ssputs_r+0x5c>
 8009af2:	230c      	movs	r3, #12
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	f8ca 3000 	str.w	r3, [sl]
 8009afc:	89a3      	ldrh	r3, [r4, #12]
 8009afe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b02:	81a3      	strh	r3, [r4, #12]
 8009b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b08:	464a      	mov	r2, r9
 8009b0a:	6921      	ldr	r1, [r4, #16]
 8009b0c:	f7ff fcca 	bl	80094a4 <memcpy>
 8009b10:	89a3      	ldrh	r3, [r4, #12]
 8009b12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b1a:	81a3      	strh	r3, [r4, #12]
 8009b1c:	6126      	str	r6, [r4, #16]
 8009b1e:	444e      	add	r6, r9
 8009b20:	6026      	str	r6, [r4, #0]
 8009b22:	463e      	mov	r6, r7
 8009b24:	6165      	str	r5, [r4, #20]
 8009b26:	eba5 0509 	sub.w	r5, r5, r9
 8009b2a:	60a5      	str	r5, [r4, #8]
 8009b2c:	42be      	cmp	r6, r7
 8009b2e:	d900      	bls.n	8009b32 <__ssputs_r+0x86>
 8009b30:	463e      	mov	r6, r7
 8009b32:	4632      	mov	r2, r6
 8009b34:	4641      	mov	r1, r8
 8009b36:	6820      	ldr	r0, [r4, #0]
 8009b38:	f000 fd46 	bl	800a5c8 <memmove>
 8009b3c:	68a3      	ldr	r3, [r4, #8]
 8009b3e:	6822      	ldr	r2, [r4, #0]
 8009b40:	1b9b      	subs	r3, r3, r6
 8009b42:	4432      	add	r2, r6
 8009b44:	2000      	movs	r0, #0
 8009b46:	60a3      	str	r3, [r4, #8]
 8009b48:	6022      	str	r2, [r4, #0]
 8009b4a:	e7db      	b.n	8009b04 <__ssputs_r+0x58>
 8009b4c:	462a      	mov	r2, r5
 8009b4e:	f000 fd55 	bl	800a5fc <_realloc_r>
 8009b52:	4606      	mov	r6, r0
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d1e1      	bne.n	8009b1c <__ssputs_r+0x70>
 8009b58:	4650      	mov	r0, sl
 8009b5a:	6921      	ldr	r1, [r4, #16]
 8009b5c:	f7ff fcb8 	bl	80094d0 <_free_r>
 8009b60:	e7c7      	b.n	8009af2 <__ssputs_r+0x46>
	...

08009b64 <_svfiprintf_r>:
 8009b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b68:	4698      	mov	r8, r3
 8009b6a:	898b      	ldrh	r3, [r1, #12]
 8009b6c:	4607      	mov	r7, r0
 8009b6e:	061b      	lsls	r3, r3, #24
 8009b70:	460d      	mov	r5, r1
 8009b72:	4614      	mov	r4, r2
 8009b74:	b09d      	sub	sp, #116	; 0x74
 8009b76:	d50e      	bpl.n	8009b96 <_svfiprintf_r+0x32>
 8009b78:	690b      	ldr	r3, [r1, #16]
 8009b7a:	b963      	cbnz	r3, 8009b96 <_svfiprintf_r+0x32>
 8009b7c:	2140      	movs	r1, #64	; 0x40
 8009b7e:	f7ff fcf3 	bl	8009568 <_malloc_r>
 8009b82:	6028      	str	r0, [r5, #0]
 8009b84:	6128      	str	r0, [r5, #16]
 8009b86:	b920      	cbnz	r0, 8009b92 <_svfiprintf_r+0x2e>
 8009b88:	230c      	movs	r3, #12
 8009b8a:	603b      	str	r3, [r7, #0]
 8009b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b90:	e0d1      	b.n	8009d36 <_svfiprintf_r+0x1d2>
 8009b92:	2340      	movs	r3, #64	; 0x40
 8009b94:	616b      	str	r3, [r5, #20]
 8009b96:	2300      	movs	r3, #0
 8009b98:	9309      	str	r3, [sp, #36]	; 0x24
 8009b9a:	2320      	movs	r3, #32
 8009b9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ba0:	2330      	movs	r3, #48	; 0x30
 8009ba2:	f04f 0901 	mov.w	r9, #1
 8009ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009baa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009d50 <_svfiprintf_r+0x1ec>
 8009bae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bb2:	4623      	mov	r3, r4
 8009bb4:	469a      	mov	sl, r3
 8009bb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bba:	b10a      	cbz	r2, 8009bc0 <_svfiprintf_r+0x5c>
 8009bbc:	2a25      	cmp	r2, #37	; 0x25
 8009bbe:	d1f9      	bne.n	8009bb4 <_svfiprintf_r+0x50>
 8009bc0:	ebba 0b04 	subs.w	fp, sl, r4
 8009bc4:	d00b      	beq.n	8009bde <_svfiprintf_r+0x7a>
 8009bc6:	465b      	mov	r3, fp
 8009bc8:	4622      	mov	r2, r4
 8009bca:	4629      	mov	r1, r5
 8009bcc:	4638      	mov	r0, r7
 8009bce:	f7ff ff6d 	bl	8009aac <__ssputs_r>
 8009bd2:	3001      	adds	r0, #1
 8009bd4:	f000 80aa 	beq.w	8009d2c <_svfiprintf_r+0x1c8>
 8009bd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bda:	445a      	add	r2, fp
 8009bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8009bde:	f89a 3000 	ldrb.w	r3, [sl]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 80a2 	beq.w	8009d2c <_svfiprintf_r+0x1c8>
 8009be8:	2300      	movs	r3, #0
 8009bea:	f04f 32ff 	mov.w	r2, #4294967295
 8009bee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bf2:	f10a 0a01 	add.w	sl, sl, #1
 8009bf6:	9304      	str	r3, [sp, #16]
 8009bf8:	9307      	str	r3, [sp, #28]
 8009bfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bfe:	931a      	str	r3, [sp, #104]	; 0x68
 8009c00:	4654      	mov	r4, sl
 8009c02:	2205      	movs	r2, #5
 8009c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c08:	4851      	ldr	r0, [pc, #324]	; (8009d50 <_svfiprintf_r+0x1ec>)
 8009c0a:	f000 fccf 	bl	800a5ac <memchr>
 8009c0e:	9a04      	ldr	r2, [sp, #16]
 8009c10:	b9d8      	cbnz	r0, 8009c4a <_svfiprintf_r+0xe6>
 8009c12:	06d0      	lsls	r0, r2, #27
 8009c14:	bf44      	itt	mi
 8009c16:	2320      	movmi	r3, #32
 8009c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c1c:	0711      	lsls	r1, r2, #28
 8009c1e:	bf44      	itt	mi
 8009c20:	232b      	movmi	r3, #43	; 0x2b
 8009c22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c26:	f89a 3000 	ldrb.w	r3, [sl]
 8009c2a:	2b2a      	cmp	r3, #42	; 0x2a
 8009c2c:	d015      	beq.n	8009c5a <_svfiprintf_r+0xf6>
 8009c2e:	4654      	mov	r4, sl
 8009c30:	2000      	movs	r0, #0
 8009c32:	f04f 0c0a 	mov.w	ip, #10
 8009c36:	9a07      	ldr	r2, [sp, #28]
 8009c38:	4621      	mov	r1, r4
 8009c3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c3e:	3b30      	subs	r3, #48	; 0x30
 8009c40:	2b09      	cmp	r3, #9
 8009c42:	d94e      	bls.n	8009ce2 <_svfiprintf_r+0x17e>
 8009c44:	b1b0      	cbz	r0, 8009c74 <_svfiprintf_r+0x110>
 8009c46:	9207      	str	r2, [sp, #28]
 8009c48:	e014      	b.n	8009c74 <_svfiprintf_r+0x110>
 8009c4a:	eba0 0308 	sub.w	r3, r0, r8
 8009c4e:	fa09 f303 	lsl.w	r3, r9, r3
 8009c52:	4313      	orrs	r3, r2
 8009c54:	46a2      	mov	sl, r4
 8009c56:	9304      	str	r3, [sp, #16]
 8009c58:	e7d2      	b.n	8009c00 <_svfiprintf_r+0x9c>
 8009c5a:	9b03      	ldr	r3, [sp, #12]
 8009c5c:	1d19      	adds	r1, r3, #4
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	9103      	str	r1, [sp, #12]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	bfbb      	ittet	lt
 8009c66:	425b      	neglt	r3, r3
 8009c68:	f042 0202 	orrlt.w	r2, r2, #2
 8009c6c:	9307      	strge	r3, [sp, #28]
 8009c6e:	9307      	strlt	r3, [sp, #28]
 8009c70:	bfb8      	it	lt
 8009c72:	9204      	strlt	r2, [sp, #16]
 8009c74:	7823      	ldrb	r3, [r4, #0]
 8009c76:	2b2e      	cmp	r3, #46	; 0x2e
 8009c78:	d10c      	bne.n	8009c94 <_svfiprintf_r+0x130>
 8009c7a:	7863      	ldrb	r3, [r4, #1]
 8009c7c:	2b2a      	cmp	r3, #42	; 0x2a
 8009c7e:	d135      	bne.n	8009cec <_svfiprintf_r+0x188>
 8009c80:	9b03      	ldr	r3, [sp, #12]
 8009c82:	3402      	adds	r4, #2
 8009c84:	1d1a      	adds	r2, r3, #4
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	9203      	str	r2, [sp, #12]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	bfb8      	it	lt
 8009c8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c92:	9305      	str	r3, [sp, #20]
 8009c94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009d60 <_svfiprintf_r+0x1fc>
 8009c98:	2203      	movs	r2, #3
 8009c9a:	4650      	mov	r0, sl
 8009c9c:	7821      	ldrb	r1, [r4, #0]
 8009c9e:	f000 fc85 	bl	800a5ac <memchr>
 8009ca2:	b140      	cbz	r0, 8009cb6 <_svfiprintf_r+0x152>
 8009ca4:	2340      	movs	r3, #64	; 0x40
 8009ca6:	eba0 000a 	sub.w	r0, r0, sl
 8009caa:	fa03 f000 	lsl.w	r0, r3, r0
 8009cae:	9b04      	ldr	r3, [sp, #16]
 8009cb0:	3401      	adds	r4, #1
 8009cb2:	4303      	orrs	r3, r0
 8009cb4:	9304      	str	r3, [sp, #16]
 8009cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cba:	2206      	movs	r2, #6
 8009cbc:	4825      	ldr	r0, [pc, #148]	; (8009d54 <_svfiprintf_r+0x1f0>)
 8009cbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cc2:	f000 fc73 	bl	800a5ac <memchr>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d038      	beq.n	8009d3c <_svfiprintf_r+0x1d8>
 8009cca:	4b23      	ldr	r3, [pc, #140]	; (8009d58 <_svfiprintf_r+0x1f4>)
 8009ccc:	bb1b      	cbnz	r3, 8009d16 <_svfiprintf_r+0x1b2>
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	3307      	adds	r3, #7
 8009cd2:	f023 0307 	bic.w	r3, r3, #7
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	9303      	str	r3, [sp, #12]
 8009cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cdc:	4433      	add	r3, r6
 8009cde:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce0:	e767      	b.n	8009bb2 <_svfiprintf_r+0x4e>
 8009ce2:	460c      	mov	r4, r1
 8009ce4:	2001      	movs	r0, #1
 8009ce6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cea:	e7a5      	b.n	8009c38 <_svfiprintf_r+0xd4>
 8009cec:	2300      	movs	r3, #0
 8009cee:	f04f 0c0a 	mov.w	ip, #10
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	3401      	adds	r4, #1
 8009cf6:	9305      	str	r3, [sp, #20]
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cfe:	3a30      	subs	r2, #48	; 0x30
 8009d00:	2a09      	cmp	r2, #9
 8009d02:	d903      	bls.n	8009d0c <_svfiprintf_r+0x1a8>
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d0c5      	beq.n	8009c94 <_svfiprintf_r+0x130>
 8009d08:	9105      	str	r1, [sp, #20]
 8009d0a:	e7c3      	b.n	8009c94 <_svfiprintf_r+0x130>
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	2301      	movs	r3, #1
 8009d10:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d14:	e7f0      	b.n	8009cf8 <_svfiprintf_r+0x194>
 8009d16:	ab03      	add	r3, sp, #12
 8009d18:	9300      	str	r3, [sp, #0]
 8009d1a:	462a      	mov	r2, r5
 8009d1c:	4638      	mov	r0, r7
 8009d1e:	4b0f      	ldr	r3, [pc, #60]	; (8009d5c <_svfiprintf_r+0x1f8>)
 8009d20:	a904      	add	r1, sp, #16
 8009d22:	f3af 8000 	nop.w
 8009d26:	1c42      	adds	r2, r0, #1
 8009d28:	4606      	mov	r6, r0
 8009d2a:	d1d6      	bne.n	8009cda <_svfiprintf_r+0x176>
 8009d2c:	89ab      	ldrh	r3, [r5, #12]
 8009d2e:	065b      	lsls	r3, r3, #25
 8009d30:	f53f af2c 	bmi.w	8009b8c <_svfiprintf_r+0x28>
 8009d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d36:	b01d      	add	sp, #116	; 0x74
 8009d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d3c:	ab03      	add	r3, sp, #12
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	462a      	mov	r2, r5
 8009d42:	4638      	mov	r0, r7
 8009d44:	4b05      	ldr	r3, [pc, #20]	; (8009d5c <_svfiprintf_r+0x1f8>)
 8009d46:	a904      	add	r1, sp, #16
 8009d48:	f000 f9d4 	bl	800a0f4 <_printf_i>
 8009d4c:	e7eb      	b.n	8009d26 <_svfiprintf_r+0x1c2>
 8009d4e:	bf00      	nop
 8009d50:	0800ac58 	.word	0x0800ac58
 8009d54:	0800ac62 	.word	0x0800ac62
 8009d58:	00000000 	.word	0x00000000
 8009d5c:	08009aad 	.word	0x08009aad
 8009d60:	0800ac5e 	.word	0x0800ac5e

08009d64 <__sfputc_r>:
 8009d64:	6893      	ldr	r3, [r2, #8]
 8009d66:	b410      	push	{r4}
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	6093      	str	r3, [r2, #8]
 8009d6e:	da07      	bge.n	8009d80 <__sfputc_r+0x1c>
 8009d70:	6994      	ldr	r4, [r2, #24]
 8009d72:	42a3      	cmp	r3, r4
 8009d74:	db01      	blt.n	8009d7a <__sfputc_r+0x16>
 8009d76:	290a      	cmp	r1, #10
 8009d78:	d102      	bne.n	8009d80 <__sfputc_r+0x1c>
 8009d7a:	bc10      	pop	{r4}
 8009d7c:	f000 baf2 	b.w	800a364 <__swbuf_r>
 8009d80:	6813      	ldr	r3, [r2, #0]
 8009d82:	1c58      	adds	r0, r3, #1
 8009d84:	6010      	str	r0, [r2, #0]
 8009d86:	7019      	strb	r1, [r3, #0]
 8009d88:	4608      	mov	r0, r1
 8009d8a:	bc10      	pop	{r4}
 8009d8c:	4770      	bx	lr

08009d8e <__sfputs_r>:
 8009d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d90:	4606      	mov	r6, r0
 8009d92:	460f      	mov	r7, r1
 8009d94:	4614      	mov	r4, r2
 8009d96:	18d5      	adds	r5, r2, r3
 8009d98:	42ac      	cmp	r4, r5
 8009d9a:	d101      	bne.n	8009da0 <__sfputs_r+0x12>
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	e007      	b.n	8009db0 <__sfputs_r+0x22>
 8009da0:	463a      	mov	r2, r7
 8009da2:	4630      	mov	r0, r6
 8009da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da8:	f7ff ffdc 	bl	8009d64 <__sfputc_r>
 8009dac:	1c43      	adds	r3, r0, #1
 8009dae:	d1f3      	bne.n	8009d98 <__sfputs_r+0xa>
 8009db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009db4 <_vfiprintf_r>:
 8009db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db8:	460d      	mov	r5, r1
 8009dba:	4614      	mov	r4, r2
 8009dbc:	4698      	mov	r8, r3
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	b09d      	sub	sp, #116	; 0x74
 8009dc2:	b118      	cbz	r0, 8009dcc <_vfiprintf_r+0x18>
 8009dc4:	6983      	ldr	r3, [r0, #24]
 8009dc6:	b90b      	cbnz	r3, 8009dcc <_vfiprintf_r+0x18>
 8009dc8:	f7ff fa96 	bl	80092f8 <__sinit>
 8009dcc:	4b89      	ldr	r3, [pc, #548]	; (8009ff4 <_vfiprintf_r+0x240>)
 8009dce:	429d      	cmp	r5, r3
 8009dd0:	d11b      	bne.n	8009e0a <_vfiprintf_r+0x56>
 8009dd2:	6875      	ldr	r5, [r6, #4]
 8009dd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dd6:	07d9      	lsls	r1, r3, #31
 8009dd8:	d405      	bmi.n	8009de6 <_vfiprintf_r+0x32>
 8009dda:	89ab      	ldrh	r3, [r5, #12]
 8009ddc:	059a      	lsls	r2, r3, #22
 8009dde:	d402      	bmi.n	8009de6 <_vfiprintf_r+0x32>
 8009de0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009de2:	f7ff fb4c 	bl	800947e <__retarget_lock_acquire_recursive>
 8009de6:	89ab      	ldrh	r3, [r5, #12]
 8009de8:	071b      	lsls	r3, r3, #28
 8009dea:	d501      	bpl.n	8009df0 <_vfiprintf_r+0x3c>
 8009dec:	692b      	ldr	r3, [r5, #16]
 8009dee:	b9eb      	cbnz	r3, 8009e2c <_vfiprintf_r+0x78>
 8009df0:	4629      	mov	r1, r5
 8009df2:	4630      	mov	r0, r6
 8009df4:	f000 fb08 	bl	800a408 <__swsetup_r>
 8009df8:	b1c0      	cbz	r0, 8009e2c <_vfiprintf_r+0x78>
 8009dfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dfc:	07dc      	lsls	r4, r3, #31
 8009dfe:	d50e      	bpl.n	8009e1e <_vfiprintf_r+0x6a>
 8009e00:	f04f 30ff 	mov.w	r0, #4294967295
 8009e04:	b01d      	add	sp, #116	; 0x74
 8009e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e0a:	4b7b      	ldr	r3, [pc, #492]	; (8009ff8 <_vfiprintf_r+0x244>)
 8009e0c:	429d      	cmp	r5, r3
 8009e0e:	d101      	bne.n	8009e14 <_vfiprintf_r+0x60>
 8009e10:	68b5      	ldr	r5, [r6, #8]
 8009e12:	e7df      	b.n	8009dd4 <_vfiprintf_r+0x20>
 8009e14:	4b79      	ldr	r3, [pc, #484]	; (8009ffc <_vfiprintf_r+0x248>)
 8009e16:	429d      	cmp	r5, r3
 8009e18:	bf08      	it	eq
 8009e1a:	68f5      	ldreq	r5, [r6, #12]
 8009e1c:	e7da      	b.n	8009dd4 <_vfiprintf_r+0x20>
 8009e1e:	89ab      	ldrh	r3, [r5, #12]
 8009e20:	0598      	lsls	r0, r3, #22
 8009e22:	d4ed      	bmi.n	8009e00 <_vfiprintf_r+0x4c>
 8009e24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e26:	f7ff fb2b 	bl	8009480 <__retarget_lock_release_recursive>
 8009e2a:	e7e9      	b.n	8009e00 <_vfiprintf_r+0x4c>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e30:	2320      	movs	r3, #32
 8009e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e36:	2330      	movs	r3, #48	; 0x30
 8009e38:	f04f 0901 	mov.w	r9, #1
 8009e3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e40:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a000 <_vfiprintf_r+0x24c>
 8009e44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e48:	4623      	mov	r3, r4
 8009e4a:	469a      	mov	sl, r3
 8009e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e50:	b10a      	cbz	r2, 8009e56 <_vfiprintf_r+0xa2>
 8009e52:	2a25      	cmp	r2, #37	; 0x25
 8009e54:	d1f9      	bne.n	8009e4a <_vfiprintf_r+0x96>
 8009e56:	ebba 0b04 	subs.w	fp, sl, r4
 8009e5a:	d00b      	beq.n	8009e74 <_vfiprintf_r+0xc0>
 8009e5c:	465b      	mov	r3, fp
 8009e5e:	4622      	mov	r2, r4
 8009e60:	4629      	mov	r1, r5
 8009e62:	4630      	mov	r0, r6
 8009e64:	f7ff ff93 	bl	8009d8e <__sfputs_r>
 8009e68:	3001      	adds	r0, #1
 8009e6a:	f000 80aa 	beq.w	8009fc2 <_vfiprintf_r+0x20e>
 8009e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e70:	445a      	add	r2, fp
 8009e72:	9209      	str	r2, [sp, #36]	; 0x24
 8009e74:	f89a 3000 	ldrb.w	r3, [sl]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	f000 80a2 	beq.w	8009fc2 <_vfiprintf_r+0x20e>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	f04f 32ff 	mov.w	r2, #4294967295
 8009e84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e88:	f10a 0a01 	add.w	sl, sl, #1
 8009e8c:	9304      	str	r3, [sp, #16]
 8009e8e:	9307      	str	r3, [sp, #28]
 8009e90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e94:	931a      	str	r3, [sp, #104]	; 0x68
 8009e96:	4654      	mov	r4, sl
 8009e98:	2205      	movs	r2, #5
 8009e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e9e:	4858      	ldr	r0, [pc, #352]	; (800a000 <_vfiprintf_r+0x24c>)
 8009ea0:	f000 fb84 	bl	800a5ac <memchr>
 8009ea4:	9a04      	ldr	r2, [sp, #16]
 8009ea6:	b9d8      	cbnz	r0, 8009ee0 <_vfiprintf_r+0x12c>
 8009ea8:	06d1      	lsls	r1, r2, #27
 8009eaa:	bf44      	itt	mi
 8009eac:	2320      	movmi	r3, #32
 8009eae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009eb2:	0713      	lsls	r3, r2, #28
 8009eb4:	bf44      	itt	mi
 8009eb6:	232b      	movmi	r3, #43	; 0x2b
 8009eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8009ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ec2:	d015      	beq.n	8009ef0 <_vfiprintf_r+0x13c>
 8009ec4:	4654      	mov	r4, sl
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	f04f 0c0a 	mov.w	ip, #10
 8009ecc:	9a07      	ldr	r2, [sp, #28]
 8009ece:	4621      	mov	r1, r4
 8009ed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ed4:	3b30      	subs	r3, #48	; 0x30
 8009ed6:	2b09      	cmp	r3, #9
 8009ed8:	d94e      	bls.n	8009f78 <_vfiprintf_r+0x1c4>
 8009eda:	b1b0      	cbz	r0, 8009f0a <_vfiprintf_r+0x156>
 8009edc:	9207      	str	r2, [sp, #28]
 8009ede:	e014      	b.n	8009f0a <_vfiprintf_r+0x156>
 8009ee0:	eba0 0308 	sub.w	r3, r0, r8
 8009ee4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	46a2      	mov	sl, r4
 8009eec:	9304      	str	r3, [sp, #16]
 8009eee:	e7d2      	b.n	8009e96 <_vfiprintf_r+0xe2>
 8009ef0:	9b03      	ldr	r3, [sp, #12]
 8009ef2:	1d19      	adds	r1, r3, #4
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	9103      	str	r1, [sp, #12]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	bfbb      	ittet	lt
 8009efc:	425b      	neglt	r3, r3
 8009efe:	f042 0202 	orrlt.w	r2, r2, #2
 8009f02:	9307      	strge	r3, [sp, #28]
 8009f04:	9307      	strlt	r3, [sp, #28]
 8009f06:	bfb8      	it	lt
 8009f08:	9204      	strlt	r2, [sp, #16]
 8009f0a:	7823      	ldrb	r3, [r4, #0]
 8009f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f0e:	d10c      	bne.n	8009f2a <_vfiprintf_r+0x176>
 8009f10:	7863      	ldrb	r3, [r4, #1]
 8009f12:	2b2a      	cmp	r3, #42	; 0x2a
 8009f14:	d135      	bne.n	8009f82 <_vfiprintf_r+0x1ce>
 8009f16:	9b03      	ldr	r3, [sp, #12]
 8009f18:	3402      	adds	r4, #2
 8009f1a:	1d1a      	adds	r2, r3, #4
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	9203      	str	r2, [sp, #12]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	bfb8      	it	lt
 8009f24:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f28:	9305      	str	r3, [sp, #20]
 8009f2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a010 <_vfiprintf_r+0x25c>
 8009f2e:	2203      	movs	r2, #3
 8009f30:	4650      	mov	r0, sl
 8009f32:	7821      	ldrb	r1, [r4, #0]
 8009f34:	f000 fb3a 	bl	800a5ac <memchr>
 8009f38:	b140      	cbz	r0, 8009f4c <_vfiprintf_r+0x198>
 8009f3a:	2340      	movs	r3, #64	; 0x40
 8009f3c:	eba0 000a 	sub.w	r0, r0, sl
 8009f40:	fa03 f000 	lsl.w	r0, r3, r0
 8009f44:	9b04      	ldr	r3, [sp, #16]
 8009f46:	3401      	adds	r4, #1
 8009f48:	4303      	orrs	r3, r0
 8009f4a:	9304      	str	r3, [sp, #16]
 8009f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f50:	2206      	movs	r2, #6
 8009f52:	482c      	ldr	r0, [pc, #176]	; (800a004 <_vfiprintf_r+0x250>)
 8009f54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f58:	f000 fb28 	bl	800a5ac <memchr>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d03f      	beq.n	8009fe0 <_vfiprintf_r+0x22c>
 8009f60:	4b29      	ldr	r3, [pc, #164]	; (800a008 <_vfiprintf_r+0x254>)
 8009f62:	bb1b      	cbnz	r3, 8009fac <_vfiprintf_r+0x1f8>
 8009f64:	9b03      	ldr	r3, [sp, #12]
 8009f66:	3307      	adds	r3, #7
 8009f68:	f023 0307 	bic.w	r3, r3, #7
 8009f6c:	3308      	adds	r3, #8
 8009f6e:	9303      	str	r3, [sp, #12]
 8009f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f72:	443b      	add	r3, r7
 8009f74:	9309      	str	r3, [sp, #36]	; 0x24
 8009f76:	e767      	b.n	8009e48 <_vfiprintf_r+0x94>
 8009f78:	460c      	mov	r4, r1
 8009f7a:	2001      	movs	r0, #1
 8009f7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f80:	e7a5      	b.n	8009ece <_vfiprintf_r+0x11a>
 8009f82:	2300      	movs	r3, #0
 8009f84:	f04f 0c0a 	mov.w	ip, #10
 8009f88:	4619      	mov	r1, r3
 8009f8a:	3401      	adds	r4, #1
 8009f8c:	9305      	str	r3, [sp, #20]
 8009f8e:	4620      	mov	r0, r4
 8009f90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f94:	3a30      	subs	r2, #48	; 0x30
 8009f96:	2a09      	cmp	r2, #9
 8009f98:	d903      	bls.n	8009fa2 <_vfiprintf_r+0x1ee>
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d0c5      	beq.n	8009f2a <_vfiprintf_r+0x176>
 8009f9e:	9105      	str	r1, [sp, #20]
 8009fa0:	e7c3      	b.n	8009f2a <_vfiprintf_r+0x176>
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009faa:	e7f0      	b.n	8009f8e <_vfiprintf_r+0x1da>
 8009fac:	ab03      	add	r3, sp, #12
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	462a      	mov	r2, r5
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	4b15      	ldr	r3, [pc, #84]	; (800a00c <_vfiprintf_r+0x258>)
 8009fb6:	a904      	add	r1, sp, #16
 8009fb8:	f3af 8000 	nop.w
 8009fbc:	4607      	mov	r7, r0
 8009fbe:	1c78      	adds	r0, r7, #1
 8009fc0:	d1d6      	bne.n	8009f70 <_vfiprintf_r+0x1bc>
 8009fc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fc4:	07d9      	lsls	r1, r3, #31
 8009fc6:	d405      	bmi.n	8009fd4 <_vfiprintf_r+0x220>
 8009fc8:	89ab      	ldrh	r3, [r5, #12]
 8009fca:	059a      	lsls	r2, r3, #22
 8009fcc:	d402      	bmi.n	8009fd4 <_vfiprintf_r+0x220>
 8009fce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fd0:	f7ff fa56 	bl	8009480 <__retarget_lock_release_recursive>
 8009fd4:	89ab      	ldrh	r3, [r5, #12]
 8009fd6:	065b      	lsls	r3, r3, #25
 8009fd8:	f53f af12 	bmi.w	8009e00 <_vfiprintf_r+0x4c>
 8009fdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fde:	e711      	b.n	8009e04 <_vfiprintf_r+0x50>
 8009fe0:	ab03      	add	r3, sp, #12
 8009fe2:	9300      	str	r3, [sp, #0]
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	4b08      	ldr	r3, [pc, #32]	; (800a00c <_vfiprintf_r+0x258>)
 8009fea:	a904      	add	r1, sp, #16
 8009fec:	f000 f882 	bl	800a0f4 <_printf_i>
 8009ff0:	e7e4      	b.n	8009fbc <_vfiprintf_r+0x208>
 8009ff2:	bf00      	nop
 8009ff4:	0800ac14 	.word	0x0800ac14
 8009ff8:	0800ac34 	.word	0x0800ac34
 8009ffc:	0800abf4 	.word	0x0800abf4
 800a000:	0800ac58 	.word	0x0800ac58
 800a004:	0800ac62 	.word	0x0800ac62
 800a008:	00000000 	.word	0x00000000
 800a00c:	08009d8f 	.word	0x08009d8f
 800a010:	0800ac5e 	.word	0x0800ac5e

0800a014 <_printf_common>:
 800a014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a018:	4616      	mov	r6, r2
 800a01a:	4699      	mov	r9, r3
 800a01c:	688a      	ldr	r2, [r1, #8]
 800a01e:	690b      	ldr	r3, [r1, #16]
 800a020:	4607      	mov	r7, r0
 800a022:	4293      	cmp	r3, r2
 800a024:	bfb8      	it	lt
 800a026:	4613      	movlt	r3, r2
 800a028:	6033      	str	r3, [r6, #0]
 800a02a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a02e:	460c      	mov	r4, r1
 800a030:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a034:	b10a      	cbz	r2, 800a03a <_printf_common+0x26>
 800a036:	3301      	adds	r3, #1
 800a038:	6033      	str	r3, [r6, #0]
 800a03a:	6823      	ldr	r3, [r4, #0]
 800a03c:	0699      	lsls	r1, r3, #26
 800a03e:	bf42      	ittt	mi
 800a040:	6833      	ldrmi	r3, [r6, #0]
 800a042:	3302      	addmi	r3, #2
 800a044:	6033      	strmi	r3, [r6, #0]
 800a046:	6825      	ldr	r5, [r4, #0]
 800a048:	f015 0506 	ands.w	r5, r5, #6
 800a04c:	d106      	bne.n	800a05c <_printf_common+0x48>
 800a04e:	f104 0a19 	add.w	sl, r4, #25
 800a052:	68e3      	ldr	r3, [r4, #12]
 800a054:	6832      	ldr	r2, [r6, #0]
 800a056:	1a9b      	subs	r3, r3, r2
 800a058:	42ab      	cmp	r3, r5
 800a05a:	dc28      	bgt.n	800a0ae <_printf_common+0x9a>
 800a05c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a060:	1e13      	subs	r3, r2, #0
 800a062:	6822      	ldr	r2, [r4, #0]
 800a064:	bf18      	it	ne
 800a066:	2301      	movne	r3, #1
 800a068:	0692      	lsls	r2, r2, #26
 800a06a:	d42d      	bmi.n	800a0c8 <_printf_common+0xb4>
 800a06c:	4649      	mov	r1, r9
 800a06e:	4638      	mov	r0, r7
 800a070:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a074:	47c0      	blx	r8
 800a076:	3001      	adds	r0, #1
 800a078:	d020      	beq.n	800a0bc <_printf_common+0xa8>
 800a07a:	6823      	ldr	r3, [r4, #0]
 800a07c:	68e5      	ldr	r5, [r4, #12]
 800a07e:	f003 0306 	and.w	r3, r3, #6
 800a082:	2b04      	cmp	r3, #4
 800a084:	bf18      	it	ne
 800a086:	2500      	movne	r5, #0
 800a088:	6832      	ldr	r2, [r6, #0]
 800a08a:	f04f 0600 	mov.w	r6, #0
 800a08e:	68a3      	ldr	r3, [r4, #8]
 800a090:	bf08      	it	eq
 800a092:	1aad      	subeq	r5, r5, r2
 800a094:	6922      	ldr	r2, [r4, #16]
 800a096:	bf08      	it	eq
 800a098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a09c:	4293      	cmp	r3, r2
 800a09e:	bfc4      	itt	gt
 800a0a0:	1a9b      	subgt	r3, r3, r2
 800a0a2:	18ed      	addgt	r5, r5, r3
 800a0a4:	341a      	adds	r4, #26
 800a0a6:	42b5      	cmp	r5, r6
 800a0a8:	d11a      	bne.n	800a0e0 <_printf_common+0xcc>
 800a0aa:	2000      	movs	r0, #0
 800a0ac:	e008      	b.n	800a0c0 <_printf_common+0xac>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	4652      	mov	r2, sl
 800a0b2:	4649      	mov	r1, r9
 800a0b4:	4638      	mov	r0, r7
 800a0b6:	47c0      	blx	r8
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	d103      	bne.n	800a0c4 <_printf_common+0xb0>
 800a0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0c4:	3501      	adds	r5, #1
 800a0c6:	e7c4      	b.n	800a052 <_printf_common+0x3e>
 800a0c8:	2030      	movs	r0, #48	; 0x30
 800a0ca:	18e1      	adds	r1, r4, r3
 800a0cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0d0:	1c5a      	adds	r2, r3, #1
 800a0d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a0d6:	4422      	add	r2, r4
 800a0d8:	3302      	adds	r3, #2
 800a0da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a0de:	e7c5      	b.n	800a06c <_printf_common+0x58>
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	4622      	mov	r2, r4
 800a0e4:	4649      	mov	r1, r9
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	47c0      	blx	r8
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	d0e6      	beq.n	800a0bc <_printf_common+0xa8>
 800a0ee:	3601      	adds	r6, #1
 800a0f0:	e7d9      	b.n	800a0a6 <_printf_common+0x92>
	...

0800a0f4 <_printf_i>:
 800a0f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f8:	460c      	mov	r4, r1
 800a0fa:	7e27      	ldrb	r7, [r4, #24]
 800a0fc:	4691      	mov	r9, r2
 800a0fe:	2f78      	cmp	r7, #120	; 0x78
 800a100:	4680      	mov	r8, r0
 800a102:	469a      	mov	sl, r3
 800a104:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a106:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a10a:	d807      	bhi.n	800a11c <_printf_i+0x28>
 800a10c:	2f62      	cmp	r7, #98	; 0x62
 800a10e:	d80a      	bhi.n	800a126 <_printf_i+0x32>
 800a110:	2f00      	cmp	r7, #0
 800a112:	f000 80d9 	beq.w	800a2c8 <_printf_i+0x1d4>
 800a116:	2f58      	cmp	r7, #88	; 0x58
 800a118:	f000 80a4 	beq.w	800a264 <_printf_i+0x170>
 800a11c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a120:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a124:	e03a      	b.n	800a19c <_printf_i+0xa8>
 800a126:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a12a:	2b15      	cmp	r3, #21
 800a12c:	d8f6      	bhi.n	800a11c <_printf_i+0x28>
 800a12e:	a001      	add	r0, pc, #4	; (adr r0, 800a134 <_printf_i+0x40>)
 800a130:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a134:	0800a18d 	.word	0x0800a18d
 800a138:	0800a1a1 	.word	0x0800a1a1
 800a13c:	0800a11d 	.word	0x0800a11d
 800a140:	0800a11d 	.word	0x0800a11d
 800a144:	0800a11d 	.word	0x0800a11d
 800a148:	0800a11d 	.word	0x0800a11d
 800a14c:	0800a1a1 	.word	0x0800a1a1
 800a150:	0800a11d 	.word	0x0800a11d
 800a154:	0800a11d 	.word	0x0800a11d
 800a158:	0800a11d 	.word	0x0800a11d
 800a15c:	0800a11d 	.word	0x0800a11d
 800a160:	0800a2af 	.word	0x0800a2af
 800a164:	0800a1d1 	.word	0x0800a1d1
 800a168:	0800a291 	.word	0x0800a291
 800a16c:	0800a11d 	.word	0x0800a11d
 800a170:	0800a11d 	.word	0x0800a11d
 800a174:	0800a2d1 	.word	0x0800a2d1
 800a178:	0800a11d 	.word	0x0800a11d
 800a17c:	0800a1d1 	.word	0x0800a1d1
 800a180:	0800a11d 	.word	0x0800a11d
 800a184:	0800a11d 	.word	0x0800a11d
 800a188:	0800a299 	.word	0x0800a299
 800a18c:	680b      	ldr	r3, [r1, #0]
 800a18e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a192:	1d1a      	adds	r2, r3, #4
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	600a      	str	r2, [r1, #0]
 800a198:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a19c:	2301      	movs	r3, #1
 800a19e:	e0a4      	b.n	800a2ea <_printf_i+0x1f6>
 800a1a0:	6825      	ldr	r5, [r4, #0]
 800a1a2:	6808      	ldr	r0, [r1, #0]
 800a1a4:	062e      	lsls	r6, r5, #24
 800a1a6:	f100 0304 	add.w	r3, r0, #4
 800a1aa:	d50a      	bpl.n	800a1c2 <_printf_i+0xce>
 800a1ac:	6805      	ldr	r5, [r0, #0]
 800a1ae:	600b      	str	r3, [r1, #0]
 800a1b0:	2d00      	cmp	r5, #0
 800a1b2:	da03      	bge.n	800a1bc <_printf_i+0xc8>
 800a1b4:	232d      	movs	r3, #45	; 0x2d
 800a1b6:	426d      	negs	r5, r5
 800a1b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1bc:	230a      	movs	r3, #10
 800a1be:	485e      	ldr	r0, [pc, #376]	; (800a338 <_printf_i+0x244>)
 800a1c0:	e019      	b.n	800a1f6 <_printf_i+0x102>
 800a1c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a1c6:	6805      	ldr	r5, [r0, #0]
 800a1c8:	600b      	str	r3, [r1, #0]
 800a1ca:	bf18      	it	ne
 800a1cc:	b22d      	sxthne	r5, r5
 800a1ce:	e7ef      	b.n	800a1b0 <_printf_i+0xbc>
 800a1d0:	680b      	ldr	r3, [r1, #0]
 800a1d2:	6825      	ldr	r5, [r4, #0]
 800a1d4:	1d18      	adds	r0, r3, #4
 800a1d6:	6008      	str	r0, [r1, #0]
 800a1d8:	0628      	lsls	r0, r5, #24
 800a1da:	d501      	bpl.n	800a1e0 <_printf_i+0xec>
 800a1dc:	681d      	ldr	r5, [r3, #0]
 800a1de:	e002      	b.n	800a1e6 <_printf_i+0xf2>
 800a1e0:	0669      	lsls	r1, r5, #25
 800a1e2:	d5fb      	bpl.n	800a1dc <_printf_i+0xe8>
 800a1e4:	881d      	ldrh	r5, [r3, #0]
 800a1e6:	2f6f      	cmp	r7, #111	; 0x6f
 800a1e8:	bf0c      	ite	eq
 800a1ea:	2308      	moveq	r3, #8
 800a1ec:	230a      	movne	r3, #10
 800a1ee:	4852      	ldr	r0, [pc, #328]	; (800a338 <_printf_i+0x244>)
 800a1f0:	2100      	movs	r1, #0
 800a1f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a1f6:	6866      	ldr	r6, [r4, #4]
 800a1f8:	2e00      	cmp	r6, #0
 800a1fa:	bfa8      	it	ge
 800a1fc:	6821      	ldrge	r1, [r4, #0]
 800a1fe:	60a6      	str	r6, [r4, #8]
 800a200:	bfa4      	itt	ge
 800a202:	f021 0104 	bicge.w	r1, r1, #4
 800a206:	6021      	strge	r1, [r4, #0]
 800a208:	b90d      	cbnz	r5, 800a20e <_printf_i+0x11a>
 800a20a:	2e00      	cmp	r6, #0
 800a20c:	d04d      	beq.n	800a2aa <_printf_i+0x1b6>
 800a20e:	4616      	mov	r6, r2
 800a210:	fbb5 f1f3 	udiv	r1, r5, r3
 800a214:	fb03 5711 	mls	r7, r3, r1, r5
 800a218:	5dc7      	ldrb	r7, [r0, r7]
 800a21a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a21e:	462f      	mov	r7, r5
 800a220:	42bb      	cmp	r3, r7
 800a222:	460d      	mov	r5, r1
 800a224:	d9f4      	bls.n	800a210 <_printf_i+0x11c>
 800a226:	2b08      	cmp	r3, #8
 800a228:	d10b      	bne.n	800a242 <_printf_i+0x14e>
 800a22a:	6823      	ldr	r3, [r4, #0]
 800a22c:	07df      	lsls	r7, r3, #31
 800a22e:	d508      	bpl.n	800a242 <_printf_i+0x14e>
 800a230:	6923      	ldr	r3, [r4, #16]
 800a232:	6861      	ldr	r1, [r4, #4]
 800a234:	4299      	cmp	r1, r3
 800a236:	bfde      	ittt	le
 800a238:	2330      	movle	r3, #48	; 0x30
 800a23a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a23e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a242:	1b92      	subs	r2, r2, r6
 800a244:	6122      	str	r2, [r4, #16]
 800a246:	464b      	mov	r3, r9
 800a248:	4621      	mov	r1, r4
 800a24a:	4640      	mov	r0, r8
 800a24c:	f8cd a000 	str.w	sl, [sp]
 800a250:	aa03      	add	r2, sp, #12
 800a252:	f7ff fedf 	bl	800a014 <_printf_common>
 800a256:	3001      	adds	r0, #1
 800a258:	d14c      	bne.n	800a2f4 <_printf_i+0x200>
 800a25a:	f04f 30ff 	mov.w	r0, #4294967295
 800a25e:	b004      	add	sp, #16
 800a260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a264:	4834      	ldr	r0, [pc, #208]	; (800a338 <_printf_i+0x244>)
 800a266:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a26a:	680e      	ldr	r6, [r1, #0]
 800a26c:	6823      	ldr	r3, [r4, #0]
 800a26e:	f856 5b04 	ldr.w	r5, [r6], #4
 800a272:	061f      	lsls	r7, r3, #24
 800a274:	600e      	str	r6, [r1, #0]
 800a276:	d514      	bpl.n	800a2a2 <_printf_i+0x1ae>
 800a278:	07d9      	lsls	r1, r3, #31
 800a27a:	bf44      	itt	mi
 800a27c:	f043 0320 	orrmi.w	r3, r3, #32
 800a280:	6023      	strmi	r3, [r4, #0]
 800a282:	b91d      	cbnz	r5, 800a28c <_printf_i+0x198>
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	f023 0320 	bic.w	r3, r3, #32
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	2310      	movs	r3, #16
 800a28e:	e7af      	b.n	800a1f0 <_printf_i+0xfc>
 800a290:	6823      	ldr	r3, [r4, #0]
 800a292:	f043 0320 	orr.w	r3, r3, #32
 800a296:	6023      	str	r3, [r4, #0]
 800a298:	2378      	movs	r3, #120	; 0x78
 800a29a:	4828      	ldr	r0, [pc, #160]	; (800a33c <_printf_i+0x248>)
 800a29c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a2a0:	e7e3      	b.n	800a26a <_printf_i+0x176>
 800a2a2:	065e      	lsls	r6, r3, #25
 800a2a4:	bf48      	it	mi
 800a2a6:	b2ad      	uxthmi	r5, r5
 800a2a8:	e7e6      	b.n	800a278 <_printf_i+0x184>
 800a2aa:	4616      	mov	r6, r2
 800a2ac:	e7bb      	b.n	800a226 <_printf_i+0x132>
 800a2ae:	680b      	ldr	r3, [r1, #0]
 800a2b0:	6826      	ldr	r6, [r4, #0]
 800a2b2:	1d1d      	adds	r5, r3, #4
 800a2b4:	6960      	ldr	r0, [r4, #20]
 800a2b6:	600d      	str	r5, [r1, #0]
 800a2b8:	0635      	lsls	r5, r6, #24
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	d501      	bpl.n	800a2c2 <_printf_i+0x1ce>
 800a2be:	6018      	str	r0, [r3, #0]
 800a2c0:	e002      	b.n	800a2c8 <_printf_i+0x1d4>
 800a2c2:	0671      	lsls	r1, r6, #25
 800a2c4:	d5fb      	bpl.n	800a2be <_printf_i+0x1ca>
 800a2c6:	8018      	strh	r0, [r3, #0]
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	4616      	mov	r6, r2
 800a2cc:	6123      	str	r3, [r4, #16]
 800a2ce:	e7ba      	b.n	800a246 <_printf_i+0x152>
 800a2d0:	680b      	ldr	r3, [r1, #0]
 800a2d2:	1d1a      	adds	r2, r3, #4
 800a2d4:	600a      	str	r2, [r1, #0]
 800a2d6:	681e      	ldr	r6, [r3, #0]
 800a2d8:	2100      	movs	r1, #0
 800a2da:	4630      	mov	r0, r6
 800a2dc:	6862      	ldr	r2, [r4, #4]
 800a2de:	f000 f965 	bl	800a5ac <memchr>
 800a2e2:	b108      	cbz	r0, 800a2e8 <_printf_i+0x1f4>
 800a2e4:	1b80      	subs	r0, r0, r6
 800a2e6:	6060      	str	r0, [r4, #4]
 800a2e8:	6863      	ldr	r3, [r4, #4]
 800a2ea:	6123      	str	r3, [r4, #16]
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2f2:	e7a8      	b.n	800a246 <_printf_i+0x152>
 800a2f4:	4632      	mov	r2, r6
 800a2f6:	4649      	mov	r1, r9
 800a2f8:	4640      	mov	r0, r8
 800a2fa:	6923      	ldr	r3, [r4, #16]
 800a2fc:	47d0      	blx	sl
 800a2fe:	3001      	adds	r0, #1
 800a300:	d0ab      	beq.n	800a25a <_printf_i+0x166>
 800a302:	6823      	ldr	r3, [r4, #0]
 800a304:	079b      	lsls	r3, r3, #30
 800a306:	d413      	bmi.n	800a330 <_printf_i+0x23c>
 800a308:	68e0      	ldr	r0, [r4, #12]
 800a30a:	9b03      	ldr	r3, [sp, #12]
 800a30c:	4298      	cmp	r0, r3
 800a30e:	bfb8      	it	lt
 800a310:	4618      	movlt	r0, r3
 800a312:	e7a4      	b.n	800a25e <_printf_i+0x16a>
 800a314:	2301      	movs	r3, #1
 800a316:	4632      	mov	r2, r6
 800a318:	4649      	mov	r1, r9
 800a31a:	4640      	mov	r0, r8
 800a31c:	47d0      	blx	sl
 800a31e:	3001      	adds	r0, #1
 800a320:	d09b      	beq.n	800a25a <_printf_i+0x166>
 800a322:	3501      	adds	r5, #1
 800a324:	68e3      	ldr	r3, [r4, #12]
 800a326:	9903      	ldr	r1, [sp, #12]
 800a328:	1a5b      	subs	r3, r3, r1
 800a32a:	42ab      	cmp	r3, r5
 800a32c:	dcf2      	bgt.n	800a314 <_printf_i+0x220>
 800a32e:	e7eb      	b.n	800a308 <_printf_i+0x214>
 800a330:	2500      	movs	r5, #0
 800a332:	f104 0619 	add.w	r6, r4, #25
 800a336:	e7f5      	b.n	800a324 <_printf_i+0x230>
 800a338:	0800ac69 	.word	0x0800ac69
 800a33c:	0800ac7a 	.word	0x0800ac7a

0800a340 <_read_r>:
 800a340:	b538      	push	{r3, r4, r5, lr}
 800a342:	4604      	mov	r4, r0
 800a344:	4608      	mov	r0, r1
 800a346:	4611      	mov	r1, r2
 800a348:	2200      	movs	r2, #0
 800a34a:	4d05      	ldr	r5, [pc, #20]	; (800a360 <_read_r+0x20>)
 800a34c:	602a      	str	r2, [r5, #0]
 800a34e:	461a      	mov	r2, r3
 800a350:	f7f6 fd38 	bl	8000dc4 <_read>
 800a354:	1c43      	adds	r3, r0, #1
 800a356:	d102      	bne.n	800a35e <_read_r+0x1e>
 800a358:	682b      	ldr	r3, [r5, #0]
 800a35a:	b103      	cbz	r3, 800a35e <_read_r+0x1e>
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	bd38      	pop	{r3, r4, r5, pc}
 800a360:	2000156c 	.word	0x2000156c

0800a364 <__swbuf_r>:
 800a364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a366:	460e      	mov	r6, r1
 800a368:	4614      	mov	r4, r2
 800a36a:	4605      	mov	r5, r0
 800a36c:	b118      	cbz	r0, 800a376 <__swbuf_r+0x12>
 800a36e:	6983      	ldr	r3, [r0, #24]
 800a370:	b90b      	cbnz	r3, 800a376 <__swbuf_r+0x12>
 800a372:	f7fe ffc1 	bl	80092f8 <__sinit>
 800a376:	4b21      	ldr	r3, [pc, #132]	; (800a3fc <__swbuf_r+0x98>)
 800a378:	429c      	cmp	r4, r3
 800a37a:	d12b      	bne.n	800a3d4 <__swbuf_r+0x70>
 800a37c:	686c      	ldr	r4, [r5, #4]
 800a37e:	69a3      	ldr	r3, [r4, #24]
 800a380:	60a3      	str	r3, [r4, #8]
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	071a      	lsls	r2, r3, #28
 800a386:	d52f      	bpl.n	800a3e8 <__swbuf_r+0x84>
 800a388:	6923      	ldr	r3, [r4, #16]
 800a38a:	b36b      	cbz	r3, 800a3e8 <__swbuf_r+0x84>
 800a38c:	6923      	ldr	r3, [r4, #16]
 800a38e:	6820      	ldr	r0, [r4, #0]
 800a390:	b2f6      	uxtb	r6, r6
 800a392:	1ac0      	subs	r0, r0, r3
 800a394:	6963      	ldr	r3, [r4, #20]
 800a396:	4637      	mov	r7, r6
 800a398:	4283      	cmp	r3, r0
 800a39a:	dc04      	bgt.n	800a3a6 <__swbuf_r+0x42>
 800a39c:	4621      	mov	r1, r4
 800a39e:	4628      	mov	r0, r5
 800a3a0:	f7ff fb2a 	bl	80099f8 <_fflush_r>
 800a3a4:	bb30      	cbnz	r0, 800a3f4 <__swbuf_r+0x90>
 800a3a6:	68a3      	ldr	r3, [r4, #8]
 800a3a8:	3001      	adds	r0, #1
 800a3aa:	3b01      	subs	r3, #1
 800a3ac:	60a3      	str	r3, [r4, #8]
 800a3ae:	6823      	ldr	r3, [r4, #0]
 800a3b0:	1c5a      	adds	r2, r3, #1
 800a3b2:	6022      	str	r2, [r4, #0]
 800a3b4:	701e      	strb	r6, [r3, #0]
 800a3b6:	6963      	ldr	r3, [r4, #20]
 800a3b8:	4283      	cmp	r3, r0
 800a3ba:	d004      	beq.n	800a3c6 <__swbuf_r+0x62>
 800a3bc:	89a3      	ldrh	r3, [r4, #12]
 800a3be:	07db      	lsls	r3, r3, #31
 800a3c0:	d506      	bpl.n	800a3d0 <__swbuf_r+0x6c>
 800a3c2:	2e0a      	cmp	r6, #10
 800a3c4:	d104      	bne.n	800a3d0 <__swbuf_r+0x6c>
 800a3c6:	4621      	mov	r1, r4
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	f7ff fb15 	bl	80099f8 <_fflush_r>
 800a3ce:	b988      	cbnz	r0, 800a3f4 <__swbuf_r+0x90>
 800a3d0:	4638      	mov	r0, r7
 800a3d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3d4:	4b0a      	ldr	r3, [pc, #40]	; (800a400 <__swbuf_r+0x9c>)
 800a3d6:	429c      	cmp	r4, r3
 800a3d8:	d101      	bne.n	800a3de <__swbuf_r+0x7a>
 800a3da:	68ac      	ldr	r4, [r5, #8]
 800a3dc:	e7cf      	b.n	800a37e <__swbuf_r+0x1a>
 800a3de:	4b09      	ldr	r3, [pc, #36]	; (800a404 <__swbuf_r+0xa0>)
 800a3e0:	429c      	cmp	r4, r3
 800a3e2:	bf08      	it	eq
 800a3e4:	68ec      	ldreq	r4, [r5, #12]
 800a3e6:	e7ca      	b.n	800a37e <__swbuf_r+0x1a>
 800a3e8:	4621      	mov	r1, r4
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	f000 f80c 	bl	800a408 <__swsetup_r>
 800a3f0:	2800      	cmp	r0, #0
 800a3f2:	d0cb      	beq.n	800a38c <__swbuf_r+0x28>
 800a3f4:	f04f 37ff 	mov.w	r7, #4294967295
 800a3f8:	e7ea      	b.n	800a3d0 <__swbuf_r+0x6c>
 800a3fa:	bf00      	nop
 800a3fc:	0800ac14 	.word	0x0800ac14
 800a400:	0800ac34 	.word	0x0800ac34
 800a404:	0800abf4 	.word	0x0800abf4

0800a408 <__swsetup_r>:
 800a408:	4b32      	ldr	r3, [pc, #200]	; (800a4d4 <__swsetup_r+0xcc>)
 800a40a:	b570      	push	{r4, r5, r6, lr}
 800a40c:	681d      	ldr	r5, [r3, #0]
 800a40e:	4606      	mov	r6, r0
 800a410:	460c      	mov	r4, r1
 800a412:	b125      	cbz	r5, 800a41e <__swsetup_r+0x16>
 800a414:	69ab      	ldr	r3, [r5, #24]
 800a416:	b913      	cbnz	r3, 800a41e <__swsetup_r+0x16>
 800a418:	4628      	mov	r0, r5
 800a41a:	f7fe ff6d 	bl	80092f8 <__sinit>
 800a41e:	4b2e      	ldr	r3, [pc, #184]	; (800a4d8 <__swsetup_r+0xd0>)
 800a420:	429c      	cmp	r4, r3
 800a422:	d10f      	bne.n	800a444 <__swsetup_r+0x3c>
 800a424:	686c      	ldr	r4, [r5, #4]
 800a426:	89a3      	ldrh	r3, [r4, #12]
 800a428:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a42c:	0719      	lsls	r1, r3, #28
 800a42e:	d42c      	bmi.n	800a48a <__swsetup_r+0x82>
 800a430:	06dd      	lsls	r5, r3, #27
 800a432:	d411      	bmi.n	800a458 <__swsetup_r+0x50>
 800a434:	2309      	movs	r3, #9
 800a436:	6033      	str	r3, [r6, #0]
 800a438:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a43c:	f04f 30ff 	mov.w	r0, #4294967295
 800a440:	81a3      	strh	r3, [r4, #12]
 800a442:	e03e      	b.n	800a4c2 <__swsetup_r+0xba>
 800a444:	4b25      	ldr	r3, [pc, #148]	; (800a4dc <__swsetup_r+0xd4>)
 800a446:	429c      	cmp	r4, r3
 800a448:	d101      	bne.n	800a44e <__swsetup_r+0x46>
 800a44a:	68ac      	ldr	r4, [r5, #8]
 800a44c:	e7eb      	b.n	800a426 <__swsetup_r+0x1e>
 800a44e:	4b24      	ldr	r3, [pc, #144]	; (800a4e0 <__swsetup_r+0xd8>)
 800a450:	429c      	cmp	r4, r3
 800a452:	bf08      	it	eq
 800a454:	68ec      	ldreq	r4, [r5, #12]
 800a456:	e7e6      	b.n	800a426 <__swsetup_r+0x1e>
 800a458:	0758      	lsls	r0, r3, #29
 800a45a:	d512      	bpl.n	800a482 <__swsetup_r+0x7a>
 800a45c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a45e:	b141      	cbz	r1, 800a472 <__swsetup_r+0x6a>
 800a460:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a464:	4299      	cmp	r1, r3
 800a466:	d002      	beq.n	800a46e <__swsetup_r+0x66>
 800a468:	4630      	mov	r0, r6
 800a46a:	f7ff f831 	bl	80094d0 <_free_r>
 800a46e:	2300      	movs	r3, #0
 800a470:	6363      	str	r3, [r4, #52]	; 0x34
 800a472:	89a3      	ldrh	r3, [r4, #12]
 800a474:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a478:	81a3      	strh	r3, [r4, #12]
 800a47a:	2300      	movs	r3, #0
 800a47c:	6063      	str	r3, [r4, #4]
 800a47e:	6923      	ldr	r3, [r4, #16]
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	89a3      	ldrh	r3, [r4, #12]
 800a484:	f043 0308 	orr.w	r3, r3, #8
 800a488:	81a3      	strh	r3, [r4, #12]
 800a48a:	6923      	ldr	r3, [r4, #16]
 800a48c:	b94b      	cbnz	r3, 800a4a2 <__swsetup_r+0x9a>
 800a48e:	89a3      	ldrh	r3, [r4, #12]
 800a490:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a494:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a498:	d003      	beq.n	800a4a2 <__swsetup_r+0x9a>
 800a49a:	4621      	mov	r1, r4
 800a49c:	4630      	mov	r0, r6
 800a49e:	f000 f845 	bl	800a52c <__smakebuf_r>
 800a4a2:	89a0      	ldrh	r0, [r4, #12]
 800a4a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4a8:	f010 0301 	ands.w	r3, r0, #1
 800a4ac:	d00a      	beq.n	800a4c4 <__swsetup_r+0xbc>
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	60a3      	str	r3, [r4, #8]
 800a4b2:	6963      	ldr	r3, [r4, #20]
 800a4b4:	425b      	negs	r3, r3
 800a4b6:	61a3      	str	r3, [r4, #24]
 800a4b8:	6923      	ldr	r3, [r4, #16]
 800a4ba:	b943      	cbnz	r3, 800a4ce <__swsetup_r+0xc6>
 800a4bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a4c0:	d1ba      	bne.n	800a438 <__swsetup_r+0x30>
 800a4c2:	bd70      	pop	{r4, r5, r6, pc}
 800a4c4:	0781      	lsls	r1, r0, #30
 800a4c6:	bf58      	it	pl
 800a4c8:	6963      	ldrpl	r3, [r4, #20]
 800a4ca:	60a3      	str	r3, [r4, #8]
 800a4cc:	e7f4      	b.n	800a4b8 <__swsetup_r+0xb0>
 800a4ce:	2000      	movs	r0, #0
 800a4d0:	e7f7      	b.n	800a4c2 <__swsetup_r+0xba>
 800a4d2:	bf00      	nop
 800a4d4:	20000014 	.word	0x20000014
 800a4d8:	0800ac14 	.word	0x0800ac14
 800a4dc:	0800ac34 	.word	0x0800ac34
 800a4e0:	0800abf4 	.word	0x0800abf4

0800a4e4 <__swhatbuf_r>:
 800a4e4:	b570      	push	{r4, r5, r6, lr}
 800a4e6:	460e      	mov	r6, r1
 800a4e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4ec:	4614      	mov	r4, r2
 800a4ee:	2900      	cmp	r1, #0
 800a4f0:	461d      	mov	r5, r3
 800a4f2:	b096      	sub	sp, #88	; 0x58
 800a4f4:	da07      	bge.n	800a506 <__swhatbuf_r+0x22>
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	602b      	str	r3, [r5, #0]
 800a4fa:	89b3      	ldrh	r3, [r6, #12]
 800a4fc:	061a      	lsls	r2, r3, #24
 800a4fe:	d410      	bmi.n	800a522 <__swhatbuf_r+0x3e>
 800a500:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a504:	e00e      	b.n	800a524 <__swhatbuf_r+0x40>
 800a506:	466a      	mov	r2, sp
 800a508:	f000 f89e 	bl	800a648 <_fstat_r>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	dbf2      	blt.n	800a4f6 <__swhatbuf_r+0x12>
 800a510:	9a01      	ldr	r2, [sp, #4]
 800a512:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a516:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a51a:	425a      	negs	r2, r3
 800a51c:	415a      	adcs	r2, r3
 800a51e:	602a      	str	r2, [r5, #0]
 800a520:	e7ee      	b.n	800a500 <__swhatbuf_r+0x1c>
 800a522:	2340      	movs	r3, #64	; 0x40
 800a524:	2000      	movs	r0, #0
 800a526:	6023      	str	r3, [r4, #0]
 800a528:	b016      	add	sp, #88	; 0x58
 800a52a:	bd70      	pop	{r4, r5, r6, pc}

0800a52c <__smakebuf_r>:
 800a52c:	898b      	ldrh	r3, [r1, #12]
 800a52e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a530:	079d      	lsls	r5, r3, #30
 800a532:	4606      	mov	r6, r0
 800a534:	460c      	mov	r4, r1
 800a536:	d507      	bpl.n	800a548 <__smakebuf_r+0x1c>
 800a538:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a53c:	6023      	str	r3, [r4, #0]
 800a53e:	6123      	str	r3, [r4, #16]
 800a540:	2301      	movs	r3, #1
 800a542:	6163      	str	r3, [r4, #20]
 800a544:	b002      	add	sp, #8
 800a546:	bd70      	pop	{r4, r5, r6, pc}
 800a548:	466a      	mov	r2, sp
 800a54a:	ab01      	add	r3, sp, #4
 800a54c:	f7ff ffca 	bl	800a4e4 <__swhatbuf_r>
 800a550:	9900      	ldr	r1, [sp, #0]
 800a552:	4605      	mov	r5, r0
 800a554:	4630      	mov	r0, r6
 800a556:	f7ff f807 	bl	8009568 <_malloc_r>
 800a55a:	b948      	cbnz	r0, 800a570 <__smakebuf_r+0x44>
 800a55c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a560:	059a      	lsls	r2, r3, #22
 800a562:	d4ef      	bmi.n	800a544 <__smakebuf_r+0x18>
 800a564:	f023 0303 	bic.w	r3, r3, #3
 800a568:	f043 0302 	orr.w	r3, r3, #2
 800a56c:	81a3      	strh	r3, [r4, #12]
 800a56e:	e7e3      	b.n	800a538 <__smakebuf_r+0xc>
 800a570:	4b0d      	ldr	r3, [pc, #52]	; (800a5a8 <__smakebuf_r+0x7c>)
 800a572:	62b3      	str	r3, [r6, #40]	; 0x28
 800a574:	89a3      	ldrh	r3, [r4, #12]
 800a576:	6020      	str	r0, [r4, #0]
 800a578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a57c:	81a3      	strh	r3, [r4, #12]
 800a57e:	9b00      	ldr	r3, [sp, #0]
 800a580:	6120      	str	r0, [r4, #16]
 800a582:	6163      	str	r3, [r4, #20]
 800a584:	9b01      	ldr	r3, [sp, #4]
 800a586:	b15b      	cbz	r3, 800a5a0 <__smakebuf_r+0x74>
 800a588:	4630      	mov	r0, r6
 800a58a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a58e:	f000 f86d 	bl	800a66c <_isatty_r>
 800a592:	b128      	cbz	r0, 800a5a0 <__smakebuf_r+0x74>
 800a594:	89a3      	ldrh	r3, [r4, #12]
 800a596:	f023 0303 	bic.w	r3, r3, #3
 800a59a:	f043 0301 	orr.w	r3, r3, #1
 800a59e:	81a3      	strh	r3, [r4, #12]
 800a5a0:	89a0      	ldrh	r0, [r4, #12]
 800a5a2:	4305      	orrs	r5, r0
 800a5a4:	81a5      	strh	r5, [r4, #12]
 800a5a6:	e7cd      	b.n	800a544 <__smakebuf_r+0x18>
 800a5a8:	08009291 	.word	0x08009291

0800a5ac <memchr>:
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	b510      	push	{r4, lr}
 800a5b0:	b2c9      	uxtb	r1, r1
 800a5b2:	4402      	add	r2, r0
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	d101      	bne.n	800a5be <memchr+0x12>
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	e003      	b.n	800a5c6 <memchr+0x1a>
 800a5be:	7804      	ldrb	r4, [r0, #0]
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	428c      	cmp	r4, r1
 800a5c4:	d1f6      	bne.n	800a5b4 <memchr+0x8>
 800a5c6:	bd10      	pop	{r4, pc}

0800a5c8 <memmove>:
 800a5c8:	4288      	cmp	r0, r1
 800a5ca:	b510      	push	{r4, lr}
 800a5cc:	eb01 0402 	add.w	r4, r1, r2
 800a5d0:	d902      	bls.n	800a5d8 <memmove+0x10>
 800a5d2:	4284      	cmp	r4, r0
 800a5d4:	4623      	mov	r3, r4
 800a5d6:	d807      	bhi.n	800a5e8 <memmove+0x20>
 800a5d8:	1e43      	subs	r3, r0, #1
 800a5da:	42a1      	cmp	r1, r4
 800a5dc:	d008      	beq.n	800a5f0 <memmove+0x28>
 800a5de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5e6:	e7f8      	b.n	800a5da <memmove+0x12>
 800a5e8:	4601      	mov	r1, r0
 800a5ea:	4402      	add	r2, r0
 800a5ec:	428a      	cmp	r2, r1
 800a5ee:	d100      	bne.n	800a5f2 <memmove+0x2a>
 800a5f0:	bd10      	pop	{r4, pc}
 800a5f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5fa:	e7f7      	b.n	800a5ec <memmove+0x24>

0800a5fc <_realloc_r>:
 800a5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5fe:	4607      	mov	r7, r0
 800a600:	4614      	mov	r4, r2
 800a602:	460e      	mov	r6, r1
 800a604:	b921      	cbnz	r1, 800a610 <_realloc_r+0x14>
 800a606:	4611      	mov	r1, r2
 800a608:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a60c:	f7fe bfac 	b.w	8009568 <_malloc_r>
 800a610:	b922      	cbnz	r2, 800a61c <_realloc_r+0x20>
 800a612:	f7fe ff5d 	bl	80094d0 <_free_r>
 800a616:	4625      	mov	r5, r4
 800a618:	4628      	mov	r0, r5
 800a61a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a61c:	f000 f836 	bl	800a68c <_malloc_usable_size_r>
 800a620:	42a0      	cmp	r0, r4
 800a622:	d20f      	bcs.n	800a644 <_realloc_r+0x48>
 800a624:	4621      	mov	r1, r4
 800a626:	4638      	mov	r0, r7
 800a628:	f7fe ff9e 	bl	8009568 <_malloc_r>
 800a62c:	4605      	mov	r5, r0
 800a62e:	2800      	cmp	r0, #0
 800a630:	d0f2      	beq.n	800a618 <_realloc_r+0x1c>
 800a632:	4631      	mov	r1, r6
 800a634:	4622      	mov	r2, r4
 800a636:	f7fe ff35 	bl	80094a4 <memcpy>
 800a63a:	4631      	mov	r1, r6
 800a63c:	4638      	mov	r0, r7
 800a63e:	f7fe ff47 	bl	80094d0 <_free_r>
 800a642:	e7e9      	b.n	800a618 <_realloc_r+0x1c>
 800a644:	4635      	mov	r5, r6
 800a646:	e7e7      	b.n	800a618 <_realloc_r+0x1c>

0800a648 <_fstat_r>:
 800a648:	b538      	push	{r3, r4, r5, lr}
 800a64a:	2300      	movs	r3, #0
 800a64c:	4d06      	ldr	r5, [pc, #24]	; (800a668 <_fstat_r+0x20>)
 800a64e:	4604      	mov	r4, r0
 800a650:	4608      	mov	r0, r1
 800a652:	4611      	mov	r1, r2
 800a654:	602b      	str	r3, [r5, #0]
 800a656:	f7f6 fbf9 	bl	8000e4c <_fstat>
 800a65a:	1c43      	adds	r3, r0, #1
 800a65c:	d102      	bne.n	800a664 <_fstat_r+0x1c>
 800a65e:	682b      	ldr	r3, [r5, #0]
 800a660:	b103      	cbz	r3, 800a664 <_fstat_r+0x1c>
 800a662:	6023      	str	r3, [r4, #0]
 800a664:	bd38      	pop	{r3, r4, r5, pc}
 800a666:	bf00      	nop
 800a668:	2000156c 	.word	0x2000156c

0800a66c <_isatty_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	2300      	movs	r3, #0
 800a670:	4d05      	ldr	r5, [pc, #20]	; (800a688 <_isatty_r+0x1c>)
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	602b      	str	r3, [r5, #0]
 800a678:	f7f6 fbf7 	bl	8000e6a <_isatty>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_isatty_r+0x1a>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_isatty_r+0x1a>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	2000156c 	.word	0x2000156c

0800a68c <_malloc_usable_size_r>:
 800a68c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a690:	1f18      	subs	r0, r3, #4
 800a692:	2b00      	cmp	r3, #0
 800a694:	bfbc      	itt	lt
 800a696:	580b      	ldrlt	r3, [r1, r0]
 800a698:	18c0      	addlt	r0, r0, r3
 800a69a:	4770      	bx	lr

0800a69c <_init>:
 800a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69e:	bf00      	nop
 800a6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a2:	bc08      	pop	{r3}
 800a6a4:	469e      	mov	lr, r3
 800a6a6:	4770      	bx	lr

0800a6a8 <_fini>:
 800a6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6aa:	bf00      	nop
 800a6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ae:	bc08      	pop	{r3}
 800a6b0:	469e      	mov	lr, r3
 800a6b2:	4770      	bx	lr
