

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x0'
================================================================
* Date:           Sun Sep 18 03:39:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   258693|   258693|  0.862 ms|  0.862 ms|  258693|  258693|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_cov_x0_loop_1     |    16512|    16512|       258|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_2    |      256|      256|         4|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_3     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_4    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_5     |    20608|    20608|       322|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_6    |      320|      320|         5|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_7     |   196736|   196736|      3074|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_8    |     3072|     3072|        48|          -|          -|    64|        no|
        |  ++ nondf_kernel_cov_x0_loop_9  |       40|       40|        10|          -|          -|     4|        no|
        |- nondf_kernel_cov_x0_loop_10    |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_11   |      192|      192|         3|          -|          -|    64|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 7 
9 --> 10 
10 --> 8 
11 --> 12 17 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 35 
18 --> 19 17 
19 --> 20 29 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 19 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 18 
35 --> 36 
36 --> 37 35 
37 --> 38 
38 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:25]   --->   Operation 39 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_V_0 = alloca i64 1" [./dut.cpp:26]   --->   Operation 40 'alloca' 'data_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_V_1 = alloca i64 1" [./dut.cpp:26]   --->   Operation 41 'alloca' 'data_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_V_2 = alloca i64 1" [./dut.cpp:26]   --->   Operation 42 'alloca' 'data_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_3 = alloca i64 1" [./dut.cpp:26]   --->   Operation 43 'alloca' 'data_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_V_4 = alloca i64 1" [./dut.cpp:26]   --->   Operation 44 'alloca' 'data_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_5 = alloca i64 1" [./dut.cpp:26]   --->   Operation 45 'alloca' 'data_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_V_6 = alloca i64 1" [./dut.cpp:26]   --->   Operation 46 'alloca' 'data_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_V_7 = alloca i64 1" [./dut.cpp:26]   --->   Operation 47 'alloca' 'data_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_V_8 = alloca i64 1" [./dut.cpp:26]   --->   Operation 48 'alloca' 'data_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_V_9 = alloca i64 1" [./dut.cpp:26]   --->   Operation 49 'alloca' 'data_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_10 = alloca i64 1" [./dut.cpp:26]   --->   Operation 50 'alloca' 'data_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_V_11 = alloca i64 1" [./dut.cpp:26]   --->   Operation 51 'alloca' 'data_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_V_12 = alloca i64 1" [./dut.cpp:26]   --->   Operation 52 'alloca' 'data_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_V_13 = alloca i64 1" [./dut.cpp:26]   --->   Operation 53 'alloca' 'data_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_14 = alloca i64 1" [./dut.cpp:26]   --->   Operation 54 'alloca' 'data_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_V_15 = alloca i64 1" [./dut.cpp:26]   --->   Operation 55 'alloca' 'data_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:27]   --->   Operation 56 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln29 = br void" [./dut.cpp:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln29, void, i7 0, void" [./dut.cpp:29]   --->   Operation 58 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln29 = add i7 %i, i7 1" [./dut.cpp:29]   --->   Operation 59 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i, i7 64" [./dut.cpp:29]   --->   Operation 60 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split20, void %.preheader2.preheader" [./dut.cpp:29]   --->   Operation 62 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_718" [./dut.cpp:24]   --->   Operation 63 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i" [./dut.cpp:29]   --->   Operation 64 'trunc' 'empty' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [./dut.cpp:29]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %i" [./dut.cpp:31]   --->   Operation 66 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i, i32 4, i32 5" [./dut.cpp:31]   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln, i6 0" [./dut.cpp:31]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln30 = br void" [./dut.cpp:30]   --->   Operation 69 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln35 = br void %.preheader2" [./dut.cpp:35]   --->   Operation 70 'br' 'br_ln35' <Predicate = (icmp_ln29)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%j_5 = phi i7 %add_ln30, void %.split18633, i7 0, void %.split20" [./dut.cpp:30]   --->   Operation 71 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %j_5, i7 1" [./dut.cpp:30]   --->   Operation 72 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %j_5" [./dut.cpp:31]   --->   Operation 73 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln31 = add i8 %tmp_3, i8 %zext_ln31" [./dut.cpp:31]   --->   Operation 74 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %add_ln31" [./dut.cpp:31]   --->   Operation 75 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%data_V_0_addr = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 76 'getelementptr' 'data_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%data_V_1_addr = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 77 'getelementptr' 'data_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%data_V_2_addr = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 78 'getelementptr' 'data_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%data_V_3_addr = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 79 'getelementptr' 'data_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%data_V_4_addr = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 80 'getelementptr' 'data_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%data_V_5_addr = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 81 'getelementptr' 'data_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%data_V_6_addr = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 82 'getelementptr' 'data_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%data_V_7_addr = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 83 'getelementptr' 'data_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%data_V_8_addr = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 84 'getelementptr' 'data_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%data_V_9_addr = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 85 'getelementptr' 'data_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%data_V_10_addr = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 86 'getelementptr' 'data_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%data_V_11_addr = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 87 'getelementptr' 'data_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%data_V_12_addr = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 88 'getelementptr' 'data_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%data_V_13_addr = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 89 'getelementptr' 'data_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%data_V_14_addr = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 90 'getelementptr' 'data_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%data_V_15_addr = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 91 'getelementptr' 'data_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %j_5" [./dut.cpp:30]   --->   Operation 92 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.59ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j_5, i7 64" [./dut.cpp:30]   --->   Operation 93 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split18, void" [./dut.cpp:30]   --->   Operation 95 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_s, i12 %zext_ln30"   --->   Operation 96 'add' 'add_ln208' <Predicate = (!icmp_ln30)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i12 %add_ln208"   --->   Operation 97 'zext' 'zext_ln208' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln208"   --->   Operation 98 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 99 'load' 'xout_load' <Predicate = (!icmp_ln30)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_717" [./dut.cpp:24]   --->   Operation 101 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 102 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i512 %xout_load"   --->   Operation 103 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.61ns)   --->   "%switch_ln31 = switch i4 %trunc_ln31, void %branch31, i4 0, void %branch16, i4 1, void %branch17, i4 2, void %branch18, i4 3, void %branch19, i4 4, void %branch20, i4 5, void %branch21, i4 6, void %branch22, i4 7, void %branch23, i4 8, void %branch24, i4 9, void %branch25, i4 10, void %branch26, i4 11, void %branch27, i4 12, void %branch28, i4 13, void %branch29, i4 14, void %branch30" [./dut.cpp:31]   --->   Operation 104 'switch' 'switch_ln31' <Predicate = true> <Delay = 0.61>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 105 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_14_addr" [./dut.cpp:31]   --->   Operation 105 'store' 'store_ln31' <Predicate = (trunc_ln31 == 14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = (trunc_ln31 == 14)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_13_addr" [./dut.cpp:31]   --->   Operation 107 'store' 'store_ln31' <Predicate = (trunc_ln31 == 13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = (trunc_ln31 == 13)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_12_addr" [./dut.cpp:31]   --->   Operation 109 'store' 'store_ln31' <Predicate = (trunc_ln31 == 12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 110 'br' 'br_ln31' <Predicate = (trunc_ln31 == 12)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_11_addr" [./dut.cpp:31]   --->   Operation 111 'store' 'store_ln31' <Predicate = (trunc_ln31 == 11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 112 'br' 'br_ln31' <Predicate = (trunc_ln31 == 11)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_10_addr" [./dut.cpp:31]   --->   Operation 113 'store' 'store_ln31' <Predicate = (trunc_ln31 == 10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 114 'br' 'br_ln31' <Predicate = (trunc_ln31 == 10)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_9_addr" [./dut.cpp:31]   --->   Operation 115 'store' 'store_ln31' <Predicate = (trunc_ln31 == 9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 116 'br' 'br_ln31' <Predicate = (trunc_ln31 == 9)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_8_addr" [./dut.cpp:31]   --->   Operation 117 'store' 'store_ln31' <Predicate = (trunc_ln31 == 8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 118 'br' 'br_ln31' <Predicate = (trunc_ln31 == 8)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_7_addr" [./dut.cpp:31]   --->   Operation 119 'store' 'store_ln31' <Predicate = (trunc_ln31 == 7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 120 'br' 'br_ln31' <Predicate = (trunc_ln31 == 7)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_6_addr" [./dut.cpp:31]   --->   Operation 121 'store' 'store_ln31' <Predicate = (trunc_ln31 == 6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 122 'br' 'br_ln31' <Predicate = (trunc_ln31 == 6)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_5_addr" [./dut.cpp:31]   --->   Operation 123 'store' 'store_ln31' <Predicate = (trunc_ln31 == 5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 124 'br' 'br_ln31' <Predicate = (trunc_ln31 == 5)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_4_addr" [./dut.cpp:31]   --->   Operation 125 'store' 'store_ln31' <Predicate = (trunc_ln31 == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 126 'br' 'br_ln31' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_3_addr" [./dut.cpp:31]   --->   Operation 127 'store' 'store_ln31' <Predicate = (trunc_ln31 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 128 'br' 'br_ln31' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_2_addr" [./dut.cpp:31]   --->   Operation 129 'store' 'store_ln31' <Predicate = (trunc_ln31 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 130 'br' 'br_ln31' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_1_addr" [./dut.cpp:31]   --->   Operation 131 'store' 'store_ln31' <Predicate = (trunc_ln31 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 132 'br' 'br_ln31' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_0_addr" [./dut.cpp:31]   --->   Operation 133 'store' 'store_ln31' <Predicate = (trunc_ln31 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.20ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i8 %data_V_15_addr" [./dut.cpp:31]   --->   Operation 135 'store' 'store_ln31' <Predicate = (trunc_ln31 == 15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split18633" [./dut.cpp:31]   --->   Operation 136 'br' 'br_ln31' <Predicate = (trunc_ln31 == 15)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.70>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln35, void, i7 0, void %.preheader2.preheader" [./dut.cpp:35]   --->   Operation 138 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln35 = add i7 %j, i7 1" [./dut.cpp:35]   --->   Operation 139 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %j" [./dut.cpp:35]   --->   Operation 140 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i7 %j" [./dut.cpp:35]   --->   Operation 141 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.59ns)   --->   "%icmp_ln35 = icmp_eq  i7 %j, i7 64" [./dut.cpp:35]   --->   Operation 142 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split16, void %.preheader1.preheader" [./dut.cpp:35]   --->   Operation 144 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_144" [./dut.cpp:24]   --->   Operation 145 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln35" [./dut.cpp:37]   --->   Operation 146 'getelementptr' 'mean_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln38 = br void" [./dut.cpp:38]   --->   Operation 147 'br' 'br_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.38>
ST_7 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln43 = br void %.preheader1" [./dut.cpp:43]   --->   Operation 148 'br' 'br_ln43' <Predicate = (icmp_ln35)> <Delay = 0.38>

State 8 <SV = 3> <Delay = 1.90>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%i_6 = phi i7 %add_ln38, void %.split14, i7 0, void %.split16" [./dut.cpp:38]   --->   Operation 149 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16"   --->   Operation 150 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.70ns)   --->   "%add_ln38 = add i7 %i_6, i7 1" [./dut.cpp:38]   --->   Operation 151 'add' 'add_ln38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.59ns)   --->   "%icmp_ln38 = icmp_eq  i7 %i_6, i7 64" [./dut.cpp:38]   --->   Operation 152 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split14, void" [./dut.cpp:38]   --->   Operation 154 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %i_6"   --->   Operation 155 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_6, i32 4, i32 5"   --->   Operation 156 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln2, i6 0"   --->   Operation 157 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln691_18 = add i8 %tmp_5, i8 %zext_ln35_1"   --->   Operation 158 'add' 'add_ln691_18' <Predicate = (!icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i8 %add_ln691_18"   --->   Operation 159 'zext' 'zext_ln691_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%data_V_0_addr_4 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln691_2"   --->   Operation 160 'getelementptr' 'data_V_0_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%data_V_1_addr_4 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln691_2"   --->   Operation 161 'getelementptr' 'data_V_1_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%data_V_2_addr_4 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln691_2"   --->   Operation 162 'getelementptr' 'data_V_2_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%data_V_3_addr_4 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln691_2"   --->   Operation 163 'getelementptr' 'data_V_3_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%data_V_4_addr_4 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln691_2"   --->   Operation 164 'getelementptr' 'data_V_4_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%data_V_5_addr_4 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln691_2"   --->   Operation 165 'getelementptr' 'data_V_5_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%data_V_6_addr_4 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln691_2"   --->   Operation 166 'getelementptr' 'data_V_6_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%data_V_7_addr_4 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln691_2"   --->   Operation 167 'getelementptr' 'data_V_7_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%data_V_8_addr_4 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln691_2"   --->   Operation 168 'getelementptr' 'data_V_8_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%data_V_9_addr_4 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln691_2"   --->   Operation 169 'getelementptr' 'data_V_9_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%data_V_10_addr_4 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln691_2"   --->   Operation 170 'getelementptr' 'data_V_10_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%data_V_11_addr_4 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln691_2"   --->   Operation 171 'getelementptr' 'data_V_11_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%data_V_12_addr_4 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln691_2"   --->   Operation 172 'getelementptr' 'data_V_12_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%data_V_13_addr_4 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln691_2"   --->   Operation 173 'getelementptr' 'data_V_13_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%data_V_14_addr_4 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln691_2"   --->   Operation 174 'getelementptr' 'data_V_14_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%data_V_15_addr_4 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln691_2"   --->   Operation 175 'getelementptr' 'data_V_15_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (1.20ns)   --->   "%data_V_0_load_2 = load i8 %data_V_0_addr_4"   --->   Operation 176 'load' 'data_V_0_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 177 [2/2] (1.20ns)   --->   "%data_V_1_load_2 = load i8 %data_V_1_addr_4"   --->   Operation 177 'load' 'data_V_1_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 178 [2/2] (1.20ns)   --->   "%data_V_2_load_2 = load i8 %data_V_2_addr_4"   --->   Operation 178 'load' 'data_V_2_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 179 [2/2] (1.20ns)   --->   "%data_V_3_load_2 = load i8 %data_V_3_addr_4"   --->   Operation 179 'load' 'data_V_3_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 180 [2/2] (1.20ns)   --->   "%data_V_4_load_2 = load i8 %data_V_4_addr_4"   --->   Operation 180 'load' 'data_V_4_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 181 [2/2] (1.20ns)   --->   "%data_V_5_load_2 = load i8 %data_V_5_addr_4"   --->   Operation 181 'load' 'data_V_5_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 182 [2/2] (1.20ns)   --->   "%data_V_6_load_2 = load i8 %data_V_6_addr_4"   --->   Operation 182 'load' 'data_V_6_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 183 [2/2] (1.20ns)   --->   "%data_V_7_load_2 = load i8 %data_V_7_addr_4"   --->   Operation 183 'load' 'data_V_7_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 184 [2/2] (1.20ns)   --->   "%data_V_8_load_2 = load i8 %data_V_8_addr_4"   --->   Operation 184 'load' 'data_V_8_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 185 [2/2] (1.20ns)   --->   "%data_V_9_load_2 = load i8 %data_V_9_addr_4"   --->   Operation 185 'load' 'data_V_9_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 186 [2/2] (1.20ns)   --->   "%data_V_10_load_2 = load i8 %data_V_10_addr_4"   --->   Operation 186 'load' 'data_V_10_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 187 [2/2] (1.20ns)   --->   "%data_V_11_load_2 = load i8 %data_V_11_addr_4"   --->   Operation 187 'load' 'data_V_11_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 188 [2/2] (1.20ns)   --->   "%data_V_12_load_2 = load i8 %data_V_12_addr_4"   --->   Operation 188 'load' 'data_V_12_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 189 [2/2] (1.20ns)   --->   "%data_V_13_load_2 = load i8 %data_V_13_addr_4"   --->   Operation 189 'load' 'data_V_13_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 190 [2/2] (1.20ns)   --->   "%data_V_14_load_2 = load i8 %data_V_14_addr_4"   --->   Operation 190 'load' 'data_V_14_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 191 [2/2] (1.20ns)   --->   "%data_V_15_load_2 = load i8 %data_V_15_addr_4"   --->   Operation 191 'load' 'data_V_15_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3113, i32 10, i32 127"   --->   Operation 192 'partselect' 'trunc_ln3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.73ns)   --->   "%store_ln693 = store i118 %trunc_ln3, i6 %mean_V_addr"   --->   Operation 193 'store' 'store_ln693' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 194 'br' 'br_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.69>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i4 %trunc_ln691"   --->   Operation 195 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/2] (1.20ns)   --->   "%data_V_0_load_2 = load i8 %data_V_0_addr_4"   --->   Operation 196 'load' 'data_V_0_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 197 [1/2] (1.20ns)   --->   "%data_V_1_load_2 = load i8 %data_V_1_addr_4"   --->   Operation 197 'load' 'data_V_1_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 198 [1/2] (1.20ns)   --->   "%data_V_2_load_2 = load i8 %data_V_2_addr_4"   --->   Operation 198 'load' 'data_V_2_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 199 [1/2] (1.20ns)   --->   "%data_V_3_load_2 = load i8 %data_V_3_addr_4"   --->   Operation 199 'load' 'data_V_3_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 200 [1/2] (1.20ns)   --->   "%data_V_4_load_2 = load i8 %data_V_4_addr_4"   --->   Operation 200 'load' 'data_V_4_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 201 [1/2] (1.20ns)   --->   "%data_V_5_load_2 = load i8 %data_V_5_addr_4"   --->   Operation 201 'load' 'data_V_5_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 202 [1/2] (1.20ns)   --->   "%data_V_6_load_2 = load i8 %data_V_6_addr_4"   --->   Operation 202 'load' 'data_V_6_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 203 [1/2] (1.20ns)   --->   "%data_V_7_load_2 = load i8 %data_V_7_addr_4"   --->   Operation 203 'load' 'data_V_7_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 204 [1/2] (1.20ns)   --->   "%data_V_8_load_2 = load i8 %data_V_8_addr_4"   --->   Operation 204 'load' 'data_V_8_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 205 [1/2] (1.20ns)   --->   "%data_V_9_load_2 = load i8 %data_V_9_addr_4"   --->   Operation 205 'load' 'data_V_9_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 206 [1/2] (1.20ns)   --->   "%data_V_10_load_2 = load i8 %data_V_10_addr_4"   --->   Operation 206 'load' 'data_V_10_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 207 [1/2] (1.20ns)   --->   "%data_V_11_load_2 = load i8 %data_V_11_addr_4"   --->   Operation 207 'load' 'data_V_11_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 208 [1/2] (1.20ns)   --->   "%data_V_12_load_2 = load i8 %data_V_12_addr_4"   --->   Operation 208 'load' 'data_V_12_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 209 [1/2] (1.20ns)   --->   "%data_V_13_load_2 = load i8 %data_V_13_addr_4"   --->   Operation 209 'load' 'data_V_13_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 210 [1/2] (1.20ns)   --->   "%data_V_14_load_2 = load i8 %data_V_14_addr_4"   --->   Operation 210 'load' 'data_V_14_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 211 [1/2] (1.20ns)   --->   "%data_V_15_load_2 = load i8 %data_V_15_addr_4"   --->   Operation 211 'load' 'data_V_15_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_9 : Operation 212 [1/1] (0.49ns)   --->   "%tmp_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i64, i128 %data_V_0_load_2, i128 %data_V_1_load_2, i128 %data_V_2_load_2, i128 %data_V_3_load_2, i128 %data_V_4_load_2, i128 %data_V_5_load_2, i128 %data_V_6_load_2, i128 %data_V_7_load_2, i128 %data_V_8_load_2, i128 %data_V_9_load_2, i128 %data_V_10_load_2, i128 %data_V_11_load_2, i128 %data_V_12_load_2, i128 %data_V_13_load_2, i128 %data_V_14_load_2, i128 %data_V_15_load_2, i64 %zext_ln691"   --->   Operation 212 'mux' 'tmp_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1490" [./dut.cpp:24]   --->   Operation 213 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (1.49ns)   --->   "%add_ln691 = add i128 %tmp_1, i128 %add_i3113"   --->   Operation 214 'add' 'add_ln691' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.70>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%i_5 = phi i7 %add_ln43, void, i7 0, void %.preheader1.preheader" [./dut.cpp:43]   --->   Operation 216 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.70ns)   --->   "%add_ln43 = add i7 %i_5, i7 1" [./dut.cpp:43]   --->   Operation 217 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.59ns)   --->   "%icmp_ln43 = icmp_eq  i7 %i_5, i7 64" [./dut.cpp:43]   --->   Operation 218 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split12, void %.preheader31.preheader" [./dut.cpp:43]   --->   Operation 220 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1540" [./dut.cpp:24]   --->   Operation 221 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %i_5"   --->   Operation 222 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i4 %trunc_ln692"   --->   Operation 223 'zext' 'zext_ln692' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_5, i32 4, i32 5"   --->   Operation 224 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln1, i6 0"   --->   Operation 225 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln44 = br void" [./dut.cpp:44]   --->   Operation 226 'br' 'br_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_11 : Operation 227 [1/1] (0.38ns)   --->   "%br_ln50 = br void %.preheader31" [./dut.cpp:50]   --->   Operation 227 'br' 'br_ln50' <Predicate = (icmp_ln43)> <Delay = 0.38>

State 12 <SV = 4> <Delay = 1.90>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%j_6 = phi i7 %add_ln44, void %.split10594, i7 0, void %.split12" [./dut.cpp:44]   --->   Operation 228 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.70ns)   --->   "%add_ln44 = add i7 %j_6, i7 1" [./dut.cpp:44]   --->   Operation 229 'add' 'add_ln44' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %j_6" [./dut.cpp:44]   --->   Operation 230 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln692_2 = zext i7 %j_6"   --->   Operation 231 'zext' 'zext_ln692_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.70ns)   --->   "%add_ln692 = add i8 %tmp_4, i8 %zext_ln692_2"   --->   Operation 232 'add' 'add_ln692' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln692_3 = zext i8 %add_ln692"   --->   Operation 233 'zext' 'zext_ln692_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%data_V_0_addr_1 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln692_3"   --->   Operation 234 'getelementptr' 'data_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%data_V_1_addr_1 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln692_3"   --->   Operation 235 'getelementptr' 'data_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%data_V_2_addr_1 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln692_3"   --->   Operation 236 'getelementptr' 'data_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%data_V_3_addr_1 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln692_3"   --->   Operation 237 'getelementptr' 'data_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%data_V_4_addr_1 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln692_3"   --->   Operation 238 'getelementptr' 'data_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%data_V_5_addr_1 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln692_3"   --->   Operation 239 'getelementptr' 'data_V_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%data_V_6_addr_1 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln692_3"   --->   Operation 240 'getelementptr' 'data_V_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%data_V_7_addr_1 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln692_3"   --->   Operation 241 'getelementptr' 'data_V_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%data_V_8_addr_1 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln692_3"   --->   Operation 242 'getelementptr' 'data_V_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%data_V_9_addr_1 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln692_3"   --->   Operation 243 'getelementptr' 'data_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%data_V_10_addr_1 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln692_3"   --->   Operation 244 'getelementptr' 'data_V_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%data_V_11_addr_1 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln692_3"   --->   Operation 245 'getelementptr' 'data_V_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%data_V_12_addr_1 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln692_3"   --->   Operation 246 'getelementptr' 'data_V_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%data_V_13_addr_1 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln692_3"   --->   Operation 247 'getelementptr' 'data_V_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%data_V_14_addr_1 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln692_3"   --->   Operation 248 'getelementptr' 'data_V_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%data_V_15_addr_1 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln692_3"   --->   Operation 249 'getelementptr' 'data_V_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.59ns)   --->   "%icmp_ln44 = icmp_eq  i7 %j_6, i7 64" [./dut.cpp:44]   --->   Operation 250 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 251 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split10, void" [./dut.cpp:44]   --->   Operation 252 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [2/2] (1.20ns)   --->   "%data_V_0_load_3 = load i8 %data_V_0_addr_1"   --->   Operation 253 'load' 'data_V_0_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 254 [2/2] (1.20ns)   --->   "%data_V_1_load_3 = load i8 %data_V_1_addr_1"   --->   Operation 254 'load' 'data_V_1_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 255 [2/2] (1.20ns)   --->   "%data_V_2_load_3 = load i8 %data_V_2_addr_1"   --->   Operation 255 'load' 'data_V_2_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 256 [2/2] (1.20ns)   --->   "%data_V_3_load_3 = load i8 %data_V_3_addr_1"   --->   Operation 256 'load' 'data_V_3_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 257 [2/2] (1.20ns)   --->   "%data_V_4_load_3 = load i8 %data_V_4_addr_1"   --->   Operation 257 'load' 'data_V_4_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 258 [2/2] (1.20ns)   --->   "%data_V_5_load_3 = load i8 %data_V_5_addr_1"   --->   Operation 258 'load' 'data_V_5_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 259 [2/2] (1.20ns)   --->   "%data_V_6_load_3 = load i8 %data_V_6_addr_1"   --->   Operation 259 'load' 'data_V_6_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 260 [2/2] (1.20ns)   --->   "%data_V_7_load_3 = load i8 %data_V_7_addr_1"   --->   Operation 260 'load' 'data_V_7_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 261 [2/2] (1.20ns)   --->   "%data_V_8_load_3 = load i8 %data_V_8_addr_1"   --->   Operation 261 'load' 'data_V_8_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 262 [2/2] (1.20ns)   --->   "%data_V_9_load_3 = load i8 %data_V_9_addr_1"   --->   Operation 262 'load' 'data_V_9_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 263 [2/2] (1.20ns)   --->   "%data_V_10_load_3 = load i8 %data_V_10_addr_1"   --->   Operation 263 'load' 'data_V_10_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 264 [2/2] (1.20ns)   --->   "%data_V_11_load_3 = load i8 %data_V_11_addr_1"   --->   Operation 264 'load' 'data_V_11_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 265 [2/2] (1.20ns)   --->   "%data_V_12_load_3 = load i8 %data_V_12_addr_1"   --->   Operation 265 'load' 'data_V_12_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 266 [2/2] (1.20ns)   --->   "%data_V_13_load_3 = load i8 %data_V_13_addr_1"   --->   Operation 266 'load' 'data_V_13_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 267 [2/2] (1.20ns)   --->   "%data_V_14_load_3 = load i8 %data_V_14_addr_1"   --->   Operation 267 'load' 'data_V_14_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 268 [2/2] (1.20ns)   --->   "%data_V_15_load_3 = load i8 %data_V_15_addr_1"   --->   Operation 268 'load' 'data_V_15_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 269 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 1.69>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%mean_V_addr_2 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln44"   --->   Operation 270 'getelementptr' 'mean_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 271 [2/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_2"   --->   Operation 271 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 272 [1/2] (1.20ns)   --->   "%data_V_0_load_3 = load i8 %data_V_0_addr_1"   --->   Operation 272 'load' 'data_V_0_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 273 [1/2] (1.20ns)   --->   "%data_V_1_load_3 = load i8 %data_V_1_addr_1"   --->   Operation 273 'load' 'data_V_1_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 274 [1/2] (1.20ns)   --->   "%data_V_2_load_3 = load i8 %data_V_2_addr_1"   --->   Operation 274 'load' 'data_V_2_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 275 [1/2] (1.20ns)   --->   "%data_V_3_load_3 = load i8 %data_V_3_addr_1"   --->   Operation 275 'load' 'data_V_3_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 276 [1/2] (1.20ns)   --->   "%data_V_4_load_3 = load i8 %data_V_4_addr_1"   --->   Operation 276 'load' 'data_V_4_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 277 [1/2] (1.20ns)   --->   "%data_V_5_load_3 = load i8 %data_V_5_addr_1"   --->   Operation 277 'load' 'data_V_5_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 278 [1/2] (1.20ns)   --->   "%data_V_6_load_3 = load i8 %data_V_6_addr_1"   --->   Operation 278 'load' 'data_V_6_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 279 [1/2] (1.20ns)   --->   "%data_V_7_load_3 = load i8 %data_V_7_addr_1"   --->   Operation 279 'load' 'data_V_7_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 280 [1/2] (1.20ns)   --->   "%data_V_8_load_3 = load i8 %data_V_8_addr_1"   --->   Operation 280 'load' 'data_V_8_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 281 [1/2] (1.20ns)   --->   "%data_V_9_load_3 = load i8 %data_V_9_addr_1"   --->   Operation 281 'load' 'data_V_9_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 282 [1/2] (1.20ns)   --->   "%data_V_10_load_3 = load i8 %data_V_10_addr_1"   --->   Operation 282 'load' 'data_V_10_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 283 [1/2] (1.20ns)   --->   "%data_V_11_load_3 = load i8 %data_V_11_addr_1"   --->   Operation 283 'load' 'data_V_11_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 284 [1/2] (1.20ns)   --->   "%data_V_12_load_3 = load i8 %data_V_12_addr_1"   --->   Operation 284 'load' 'data_V_12_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 285 [1/2] (1.20ns)   --->   "%data_V_13_load_3 = load i8 %data_V_13_addr_1"   --->   Operation 285 'load' 'data_V_13_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 286 [1/2] (1.20ns)   --->   "%data_V_14_load_3 = load i8 %data_V_14_addr_1"   --->   Operation 286 'load' 'data_V_14_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 287 [1/2] (1.20ns)   --->   "%data_V_15_load_3 = load i8 %data_V_15_addr_1"   --->   Operation 287 'load' 'data_V_15_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_13 : Operation 288 [1/1] (0.49ns)   --->   "%tmp_2 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i64, i128 %data_V_0_load_3, i128 %data_V_1_load_3, i128 %data_V_2_load_3, i128 %data_V_3_load_3, i128 %data_V_4_load_3, i128 %data_V_5_load_3, i128 %data_V_6_load_3, i128 %data_V_7_load_3, i128 %data_V_8_load_3, i128 %data_V_9_load_3, i128 %data_V_10_load_3, i128 %data_V_11_load_3, i128 %data_V_12_load_3, i128 %data_V_13_load_3, i128 %data_V_14_load_3, i128 %data_V_15_load_3, i64 %zext_ln692"   --->   Operation 288 'mux' 'tmp_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 2.22>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_151" [./dut.cpp:24]   --->   Operation 289 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_2"   --->   Operation 290 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 291 'zext' 'mean_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %tmp_2, i128 %mean_V_load_cast"   --->   Operation 292 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (0.61ns)   --->   "%switch_ln692 = switch i4 %trunc_ln692, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14"   --->   Operation 293 'switch' 'switch_ln692' <Predicate = true> <Delay = 0.61>

State 15 <SV = 7> <Delay = 1.20>
ST_15 : Operation 294 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_14_addr_1"   --->   Operation 294 'store' 'store_ln692' <Predicate = (trunc_ln692 == 14)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 295 'br' 'br_ln692' <Predicate = (trunc_ln692 == 14)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_13_addr_1"   --->   Operation 296 'store' 'store_ln692' <Predicate = (trunc_ln692 == 13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 297 'br' 'br_ln692' <Predicate = (trunc_ln692 == 13)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_12_addr_1"   --->   Operation 298 'store' 'store_ln692' <Predicate = (trunc_ln692 == 12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 299 'br' 'br_ln692' <Predicate = (trunc_ln692 == 12)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_11_addr_1"   --->   Operation 300 'store' 'store_ln692' <Predicate = (trunc_ln692 == 11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 301 'br' 'br_ln692' <Predicate = (trunc_ln692 == 11)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_10_addr_1"   --->   Operation 302 'store' 'store_ln692' <Predicate = (trunc_ln692 == 10)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 303 'br' 'br_ln692' <Predicate = (trunc_ln692 == 10)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_9_addr_1"   --->   Operation 304 'store' 'store_ln692' <Predicate = (trunc_ln692 == 9)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 305 'br' 'br_ln692' <Predicate = (trunc_ln692 == 9)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_8_addr_1"   --->   Operation 306 'store' 'store_ln692' <Predicate = (trunc_ln692 == 8)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 307 'br' 'br_ln692' <Predicate = (trunc_ln692 == 8)> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_7_addr_1"   --->   Operation 308 'store' 'store_ln692' <Predicate = (trunc_ln692 == 7)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 309 'br' 'br_ln692' <Predicate = (trunc_ln692 == 7)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_6_addr_1"   --->   Operation 310 'store' 'store_ln692' <Predicate = (trunc_ln692 == 6)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 311 'br' 'br_ln692' <Predicate = (trunc_ln692 == 6)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_5_addr_1"   --->   Operation 312 'store' 'store_ln692' <Predicate = (trunc_ln692 == 5)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 313 'br' 'br_ln692' <Predicate = (trunc_ln692 == 5)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_4_addr_1"   --->   Operation 314 'store' 'store_ln692' <Predicate = (trunc_ln692 == 4)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 315 'br' 'br_ln692' <Predicate = (trunc_ln692 == 4)> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_3_addr_1"   --->   Operation 316 'store' 'store_ln692' <Predicate = (trunc_ln692 == 3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 317 'br' 'br_ln692' <Predicate = (trunc_ln692 == 3)> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_2_addr_1"   --->   Operation 318 'store' 'store_ln692' <Predicate = (trunc_ln692 == 2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 319 'br' 'br_ln692' <Predicate = (trunc_ln692 == 2)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_1_addr_1"   --->   Operation 320 'store' 'store_ln692' <Predicate = (trunc_ln692 == 1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 321 'br' 'br_ln692' <Predicate = (trunc_ln692 == 1)> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_0_addr_1"   --->   Operation 322 'store' 'store_ln692' <Predicate = (trunc_ln692 == 0)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 323 'br' 'br_ln692' <Predicate = (trunc_ln692 == 0)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (1.20ns)   --->   "%store_ln692 = store i128 %sub_ln692, i8 %data_V_15_addr_1"   --->   Operation 324 'store' 'store_ln692' <Predicate = (trunc_ln692 == 15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln692 = br void %.split10594"   --->   Operation 325 'br' 'br_ln692' <Predicate = (trunc_ln692 == 15)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 326 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 0.70>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%i_7 = phi i7 %add_ln47, void, i7 0, void %.preheader31.preheader" [./dut.cpp:47]   --->   Operation 327 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (0.70ns)   --->   "%add_ln47 = add i7 %i_7, i7 1" [./dut.cpp:47]   --->   Operation 328 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %i_7" [./dut.cpp:50]   --->   Operation 329 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i7 %i_7" [./dut.cpp:50]   --->   Operation 330 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %i_7" [./dut.cpp:50]   --->   Operation 331 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0" [./dut.cpp:47]   --->   Operation 332 'bitconcatenate' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_eq  i7 %i_7, i7 64" [./dut.cpp:47]   --->   Operation 333 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split8, void %.preheader.preheader" [./dut.cpp:47]   --->   Operation 335 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_155" [./dut.cpp:24]   --->   Operation 336 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.38ns)   --->   "%br_ln48 = br void" [./dut.cpp:48]   --->   Operation 337 'br' 'br_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_17 : Operation 338 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 338 'br' 'br_ln208' <Predicate = (icmp_ln47)> <Delay = 0.38>

State 18 <SV = 5> <Delay = 0.74>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%j_7 = phi i7 %add_ln48, void, i7 0, void %.split8" [./dut.cpp:48]   --->   Operation 339 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %j_7, i7 1" [./dut.cpp:48]   --->   Operation 340 'add' 'add_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i7 %j_7" [./dut.cpp:50]   --->   Operation 341 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i7 %j_7" [./dut.cpp:50]   --->   Operation 342 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.74ns)   --->   "%add_ln50 = add i12 %tmp_15_cast, i12 %zext_ln50_3" [./dut.cpp:50]   --->   Operation 343 'add' 'add_ln50' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i12 %add_ln50" [./dut.cpp:50]   --->   Operation 344 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln50_4" [./dut.cpp:50]   --->   Operation 345 'getelementptr' 'cov_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i7 %j_7" [./dut.cpp:54]   --->   Operation 346 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_17_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln54, i6 0" [./dut.cpp:54]   --->   Operation 347 'bitconcatenate' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (0.74ns)   --->   "%add_ln54 = add i12 %tmp_17_cast, i12 %zext_ln50_1" [./dut.cpp:54]   --->   Operation 348 'add' 'add_ln54' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %add_ln54" [./dut.cpp:54]   --->   Operation 349 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%cov_V_addr_4 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln54" [./dut.cpp:54]   --->   Operation 350 'getelementptr' 'cov_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.59ns)   --->   "%icmp_ln48 = icmp_eq  i7 %j_7, i7 64" [./dut.cpp:48]   --->   Operation 351 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 352 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split6, void" [./dut.cpp:48]   --->   Operation 353 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_470" [./dut.cpp:24]   --->   Operation 354 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.38ns)   --->   "%br_ln51 = br void" [./dut.cpp:51]   --->   Operation 355 'br' 'br_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader31"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 2.15>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln51, void %.split4, i7 0, void %.split6" [./dut.cpp:51]   --->   Operation 357 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%conv3_i21_1512 = phi i128 %add_ln691_17, void %.split4, i128 0, void %.split6"   --->   Operation 358 'phi' 'conv3_i21_1512' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k, i32 6" [./dut.cpp:51]   --->   Operation 359 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 360 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp, void %.split4, void" [./dut.cpp:51]   --->   Operation 361 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.70ns)   --->   "%add_ln51 = add i7 %k, i7 16" [./dut.cpp:51]   --->   Operation 362 'add' 'add_ln51' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %k, i32 4, i32 5"   --->   Operation 363 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln3, i6 0"   --->   Operation 364 'bitconcatenate' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.70ns)   --->   "%add_ln215 = add i8 %tmp_6, i8 %zext_ln50"   --->   Operation 365 'add' 'add_ln215' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %add_ln215"   --->   Operation 366 'zext' 'zext_ln215' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%data_V_0_addr_2 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln215"   --->   Operation 367 'getelementptr' 'data_V_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.70ns)   --->   "%add_ln215_2 = add i8 %tmp_6, i8 %zext_ln50_2"   --->   Operation 368 'add' 'add_ln215_2' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %add_ln215_2"   --->   Operation 369 'zext' 'zext_ln215_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%data_V_0_addr_3 = getelementptr i128 %data_V_0, i64 0, i64 %zext_ln215_2"   --->   Operation 370 'getelementptr' 'data_V_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%data_V_1_addr_2 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln215"   --->   Operation 371 'getelementptr' 'data_V_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%data_V_1_addr_3 = getelementptr i128 %data_V_1, i64 0, i64 %zext_ln215_2"   --->   Operation 372 'getelementptr' 'data_V_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%data_V_2_addr_2 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln215"   --->   Operation 373 'getelementptr' 'data_V_2_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%data_V_2_addr_3 = getelementptr i128 %data_V_2, i64 0, i64 %zext_ln215_2"   --->   Operation 374 'getelementptr' 'data_V_2_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%data_V_3_addr_2 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln215"   --->   Operation 375 'getelementptr' 'data_V_3_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%data_V_3_addr_3 = getelementptr i128 %data_V_3, i64 0, i64 %zext_ln215_2"   --->   Operation 376 'getelementptr' 'data_V_3_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%data_V_6_addr_2 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln215"   --->   Operation 377 'getelementptr' 'data_V_6_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%data_V_6_addr_3 = getelementptr i128 %data_V_6, i64 0, i64 %zext_ln215_2"   --->   Operation 378 'getelementptr' 'data_V_6_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%data_V_7_addr_2 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln215"   --->   Operation 379 'getelementptr' 'data_V_7_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%data_V_7_addr_3 = getelementptr i128 %data_V_7, i64 0, i64 %zext_ln215_2"   --->   Operation 380 'getelementptr' 'data_V_7_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%data_V_8_addr_2 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln215"   --->   Operation 381 'getelementptr' 'data_V_8_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%data_V_8_addr_3 = getelementptr i128 %data_V_8, i64 0, i64 %zext_ln215_2"   --->   Operation 382 'getelementptr' 'data_V_8_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%data_V_9_addr_2 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln215"   --->   Operation 383 'getelementptr' 'data_V_9_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%data_V_9_addr_3 = getelementptr i128 %data_V_9, i64 0, i64 %zext_ln215_2"   --->   Operation 384 'getelementptr' 'data_V_9_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%data_V_10_addr_2 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln215"   --->   Operation 385 'getelementptr' 'data_V_10_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%data_V_10_addr_3 = getelementptr i128 %data_V_10, i64 0, i64 %zext_ln215_2"   --->   Operation 386 'getelementptr' 'data_V_10_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "%data_V_11_addr_2 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln215"   --->   Operation 387 'getelementptr' 'data_V_11_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%data_V_11_addr_3 = getelementptr i128 %data_V_11, i64 0, i64 %zext_ln215_2"   --->   Operation 388 'getelementptr' 'data_V_11_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%data_V_14_addr_2 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln215"   --->   Operation 389 'getelementptr' 'data_V_14_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%data_V_14_addr_3 = getelementptr i128 %data_V_14, i64 0, i64 %zext_ln215_2"   --->   Operation 390 'getelementptr' 'data_V_14_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%data_V_15_addr_2 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln215"   --->   Operation 391 'getelementptr' 'data_V_15_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%data_V_15_addr_3 = getelementptr i128 %data_V_15, i64 0, i64 %zext_ln215_2"   --->   Operation 392 'getelementptr' 'data_V_15_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 393 [2/2] (1.20ns)   --->   "%data_V_0_load = load i8 %data_V_0_addr_2"   --->   Operation 393 'load' 'data_V_0_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 394 [2/2] (1.20ns)   --->   "%data_V_0_load_1 = load i8 %data_V_0_addr_3"   --->   Operation 394 'load' 'data_V_0_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 395 [2/2] (1.20ns)   --->   "%data_V_1_load = load i8 %data_V_1_addr_2"   --->   Operation 395 'load' 'data_V_1_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 396 [2/2] (1.20ns)   --->   "%data_V_1_load_1 = load i8 %data_V_1_addr_3"   --->   Operation 396 'load' 'data_V_1_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 397 [2/2] (1.20ns)   --->   "%data_V_2_load = load i8 %data_V_2_addr_2"   --->   Operation 397 'load' 'data_V_2_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 398 [2/2] (1.20ns)   --->   "%data_V_2_load_1 = load i8 %data_V_2_addr_3"   --->   Operation 398 'load' 'data_V_2_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 399 [2/2] (1.20ns)   --->   "%data_V_3_load = load i8 %data_V_3_addr_2"   --->   Operation 399 'load' 'data_V_3_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 400 [2/2] (1.20ns)   --->   "%data_V_3_load_1 = load i8 %data_V_3_addr_3"   --->   Operation 400 'load' 'data_V_3_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 401 [2/2] (1.20ns)   --->   "%data_V_6_load = load i8 %data_V_6_addr_2"   --->   Operation 401 'load' 'data_V_6_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 402 [2/2] (1.20ns)   --->   "%data_V_6_load_1 = load i8 %data_V_6_addr_3"   --->   Operation 402 'load' 'data_V_6_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 403 [2/2] (1.20ns)   --->   "%data_V_7_load = load i8 %data_V_7_addr_2"   --->   Operation 403 'load' 'data_V_7_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 404 [2/2] (1.20ns)   --->   "%data_V_7_load_1 = load i8 %data_V_7_addr_3"   --->   Operation 404 'load' 'data_V_7_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 405 [2/2] (1.20ns)   --->   "%data_V_8_load = load i8 %data_V_8_addr_2"   --->   Operation 405 'load' 'data_V_8_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 406 [2/2] (1.20ns)   --->   "%data_V_8_load_1 = load i8 %data_V_8_addr_3"   --->   Operation 406 'load' 'data_V_8_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 407 [2/2] (1.20ns)   --->   "%data_V_9_load = load i8 %data_V_9_addr_2"   --->   Operation 407 'load' 'data_V_9_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 408 [2/2] (1.20ns)   --->   "%data_V_9_load_1 = load i8 %data_V_9_addr_3"   --->   Operation 408 'load' 'data_V_9_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 409 [2/2] (1.20ns)   --->   "%data_V_10_load = load i8 %data_V_10_addr_2"   --->   Operation 409 'load' 'data_V_10_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 410 [2/2] (1.20ns)   --->   "%data_V_10_load_1 = load i8 %data_V_10_addr_3"   --->   Operation 410 'load' 'data_V_10_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 411 [2/2] (1.20ns)   --->   "%data_V_11_load = load i8 %data_V_11_addr_2"   --->   Operation 411 'load' 'data_V_11_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 412 [2/2] (1.20ns)   --->   "%data_V_11_load_1 = load i8 %data_V_11_addr_3"   --->   Operation 412 'load' 'data_V_11_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 413 [2/2] (1.20ns)   --->   "%data_V_14_load = load i8 %data_V_14_addr_2"   --->   Operation 413 'load' 'data_V_14_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 414 [2/2] (1.20ns)   --->   "%data_V_14_load_1 = load i8 %data_V_14_addr_3"   --->   Operation 414 'load' 'data_V_14_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 415 [2/2] (1.20ns)   --->   "%data_V_15_load = load i8 %data_V_15_addr_2"   --->   Operation 415 'load' 'data_V_15_load' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 416 [2/2] (1.20ns)   --->   "%data_V_15_load_1 = load i8 %data_V_15_addr_3"   --->   Operation 416 'load' 'data_V_15_load_1' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %conv3_i21_1512"   --->   Operation 417 'zext' 'zext_ln693' <Predicate = (tmp)> <Delay = 0.00>
ST_19 : Operation 418 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 418 'mul' 'mul_ln693' <Predicate = (tmp)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 1.20>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%data_V_4_addr_2 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln215"   --->   Operation 419 'getelementptr' 'data_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%data_V_4_addr_3 = getelementptr i128 %data_V_4, i64 0, i64 %zext_ln215_2"   --->   Operation 420 'getelementptr' 'data_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%data_V_5_addr_2 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln215"   --->   Operation 421 'getelementptr' 'data_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%data_V_5_addr_3 = getelementptr i128 %data_V_5, i64 0, i64 %zext_ln215_2"   --->   Operation 422 'getelementptr' 'data_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%data_V_12_addr_2 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln215"   --->   Operation 423 'getelementptr' 'data_V_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%data_V_12_addr_3 = getelementptr i128 %data_V_12, i64 0, i64 %zext_ln215_2"   --->   Operation 424 'getelementptr' 'data_V_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%data_V_13_addr_2 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln215"   --->   Operation 425 'getelementptr' 'data_V_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%data_V_13_addr_3 = getelementptr i128 %data_V_13, i64 0, i64 %zext_ln215_2"   --->   Operation 426 'getelementptr' 'data_V_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/2] (1.20ns)   --->   "%data_V_0_load = load i8 %data_V_0_addr_2"   --->   Operation 427 'load' 'data_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 428 [1/2] (1.20ns)   --->   "%data_V_0_load_1 = load i8 %data_V_0_addr_3"   --->   Operation 428 'load' 'data_V_0_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 429 [1/2] (1.20ns)   --->   "%data_V_1_load = load i8 %data_V_1_addr_2"   --->   Operation 429 'load' 'data_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 430 [1/2] (1.20ns)   --->   "%data_V_1_load_1 = load i8 %data_V_1_addr_3"   --->   Operation 430 'load' 'data_V_1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 431 [1/2] (1.20ns)   --->   "%data_V_2_load = load i8 %data_V_2_addr_2"   --->   Operation 431 'load' 'data_V_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 432 [1/2] (1.20ns)   --->   "%data_V_2_load_1 = load i8 %data_V_2_addr_3"   --->   Operation 432 'load' 'data_V_2_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 433 [1/2] (1.20ns)   --->   "%data_V_3_load = load i8 %data_V_3_addr_2"   --->   Operation 433 'load' 'data_V_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 434 [1/2] (1.20ns)   --->   "%data_V_3_load_1 = load i8 %data_V_3_addr_3"   --->   Operation 434 'load' 'data_V_3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 435 [2/2] (1.20ns)   --->   "%data_V_4_load = load i8 %data_V_4_addr_2"   --->   Operation 435 'load' 'data_V_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 436 [2/2] (1.20ns)   --->   "%data_V_4_load_1 = load i8 %data_V_4_addr_3"   --->   Operation 436 'load' 'data_V_4_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 437 [2/2] (1.20ns)   --->   "%data_V_5_load = load i8 %data_V_5_addr_2"   --->   Operation 437 'load' 'data_V_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 438 [2/2] (1.20ns)   --->   "%data_V_5_load_1 = load i8 %data_V_5_addr_3"   --->   Operation 438 'load' 'data_V_5_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 439 [1/2] (1.20ns)   --->   "%data_V_6_load = load i8 %data_V_6_addr_2"   --->   Operation 439 'load' 'data_V_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 440 [1/2] (1.20ns)   --->   "%data_V_6_load_1 = load i8 %data_V_6_addr_3"   --->   Operation 440 'load' 'data_V_6_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 441 [1/2] (1.20ns)   --->   "%data_V_7_load = load i8 %data_V_7_addr_2"   --->   Operation 441 'load' 'data_V_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 442 [1/2] (1.20ns)   --->   "%data_V_7_load_1 = load i8 %data_V_7_addr_3"   --->   Operation 442 'load' 'data_V_7_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 443 [1/2] (1.20ns)   --->   "%data_V_8_load = load i8 %data_V_8_addr_2"   --->   Operation 443 'load' 'data_V_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 444 [1/2] (1.20ns)   --->   "%data_V_8_load_1 = load i8 %data_V_8_addr_3"   --->   Operation 444 'load' 'data_V_8_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 445 [1/2] (1.20ns)   --->   "%data_V_9_load = load i8 %data_V_9_addr_2"   --->   Operation 445 'load' 'data_V_9_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 446 [1/2] (1.20ns)   --->   "%data_V_9_load_1 = load i8 %data_V_9_addr_3"   --->   Operation 446 'load' 'data_V_9_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 447 [1/2] (1.20ns)   --->   "%data_V_10_load = load i8 %data_V_10_addr_2"   --->   Operation 447 'load' 'data_V_10_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 448 [1/2] (1.20ns)   --->   "%data_V_10_load_1 = load i8 %data_V_10_addr_3"   --->   Operation 448 'load' 'data_V_10_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 449 [1/2] (1.20ns)   --->   "%data_V_11_load = load i8 %data_V_11_addr_2"   --->   Operation 449 'load' 'data_V_11_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 450 [1/2] (1.20ns)   --->   "%data_V_11_load_1 = load i8 %data_V_11_addr_3"   --->   Operation 450 'load' 'data_V_11_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 451 [2/2] (1.20ns)   --->   "%data_V_12_load = load i8 %data_V_12_addr_2"   --->   Operation 451 'load' 'data_V_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 452 [2/2] (1.20ns)   --->   "%data_V_12_load_1 = load i8 %data_V_12_addr_3"   --->   Operation 452 'load' 'data_V_12_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 453 [2/2] (1.20ns)   --->   "%data_V_13_load = load i8 %data_V_13_addr_2"   --->   Operation 453 'load' 'data_V_13_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 454 [2/2] (1.20ns)   --->   "%data_V_13_load_1 = load i8 %data_V_13_addr_3"   --->   Operation 454 'load' 'data_V_13_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 455 [1/2] (1.20ns)   --->   "%data_V_14_load = load i8 %data_V_14_addr_2"   --->   Operation 455 'load' 'data_V_14_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 456 [1/2] (1.20ns)   --->   "%data_V_14_load_1 = load i8 %data_V_14_addr_3"   --->   Operation 456 'load' 'data_V_14_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 457 [1/2] (1.20ns)   --->   "%data_V_15_load = load i8 %data_V_15_addr_2"   --->   Operation 457 'load' 'data_V_15_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 458 [1/2] (1.20ns)   --->   "%data_V_15_load_1 = load i8 %data_V_15_addr_3"   --->   Operation 458 'load' 'data_V_15_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 21 <SV = 8> <Delay = 2.15>
ST_21 : Operation 459 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load"   --->   Operation 459 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [5/5] (2.15ns)   --->   "%mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load"   --->   Operation 460 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 461 [5/5] (2.15ns)   --->   "%mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load"   --->   Operation 461 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 462 [5/5] (2.15ns)   --->   "%mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load"   --->   Operation 462 'mul' 'mul_ln691_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 463 [1/2] (1.20ns)   --->   "%data_V_4_load = load i8 %data_V_4_addr_2"   --->   Operation 463 'load' 'data_V_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 464 [1/2] (1.20ns)   --->   "%data_V_4_load_1 = load i8 %data_V_4_addr_3"   --->   Operation 464 'load' 'data_V_4_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 465 [1/2] (1.20ns)   --->   "%data_V_5_load = load i8 %data_V_5_addr_2"   --->   Operation 465 'load' 'data_V_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 466 [1/2] (1.20ns)   --->   "%data_V_5_load_1 = load i8 %data_V_5_addr_3"   --->   Operation 466 'load' 'data_V_5_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 467 [5/5] (2.15ns)   --->   "%mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load"   --->   Operation 467 'mul' 'mul_ln691_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 468 [5/5] (2.15ns)   --->   "%mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load"   --->   Operation 468 'mul' 'mul_ln691_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 469 [5/5] (2.15ns)   --->   "%mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load"   --->   Operation 469 'mul' 'mul_ln691_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 470 [5/5] (2.15ns)   --->   "%mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load"   --->   Operation 470 'mul' 'mul_ln691_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 471 [5/5] (2.15ns)   --->   "%mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load"   --->   Operation 471 'mul' 'mul_ln691_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 472 [5/5] (2.15ns)   --->   "%mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load"   --->   Operation 472 'mul' 'mul_ln691_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 473 [1/2] (1.20ns)   --->   "%data_V_12_load = load i8 %data_V_12_addr_2"   --->   Operation 473 'load' 'data_V_12_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 474 [1/2] (1.20ns)   --->   "%data_V_12_load_1 = load i8 %data_V_12_addr_3"   --->   Operation 474 'load' 'data_V_12_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 475 [1/2] (1.20ns)   --->   "%data_V_13_load = load i8 %data_V_13_addr_2"   --->   Operation 475 'load' 'data_V_13_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 476 [1/2] (1.20ns)   --->   "%data_V_13_load_1 = load i8 %data_V_13_addr_3"   --->   Operation 476 'load' 'data_V_13_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_21 : Operation 477 [5/5] (2.15ns)   --->   "%mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load"   --->   Operation 477 'mul' 'mul_ln691_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [5/5] (2.15ns)   --->   "%mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load"   --->   Operation 478 'mul' 'mul_ln691_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 2.15>
ST_22 : Operation 479 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load"   --->   Operation 479 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [4/5] (2.15ns)   --->   "%mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load"   --->   Operation 480 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 481 [4/5] (2.15ns)   --->   "%mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load"   --->   Operation 481 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 482 [4/5] (2.15ns)   --->   "%mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load"   --->   Operation 482 'mul' 'mul_ln691_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 483 [5/5] (2.15ns)   --->   "%mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load"   --->   Operation 483 'mul' 'mul_ln691_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 484 [5/5] (2.15ns)   --->   "%mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load"   --->   Operation 484 'mul' 'mul_ln691_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 485 [4/5] (2.15ns)   --->   "%mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load"   --->   Operation 485 'mul' 'mul_ln691_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 486 [4/5] (2.15ns)   --->   "%mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load"   --->   Operation 486 'mul' 'mul_ln691_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 487 [4/5] (2.15ns)   --->   "%mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load"   --->   Operation 487 'mul' 'mul_ln691_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 488 [4/5] (2.15ns)   --->   "%mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load"   --->   Operation 488 'mul' 'mul_ln691_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 489 [4/5] (2.15ns)   --->   "%mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load"   --->   Operation 489 'mul' 'mul_ln691_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 490 [4/5] (2.15ns)   --->   "%mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load"   --->   Operation 490 'mul' 'mul_ln691_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [5/5] (2.15ns)   --->   "%mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load"   --->   Operation 491 'mul' 'mul_ln691_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 492 [5/5] (2.15ns)   --->   "%mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load"   --->   Operation 492 'mul' 'mul_ln691_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 493 [4/5] (2.15ns)   --->   "%mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load"   --->   Operation 493 'mul' 'mul_ln691_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 494 [4/5] (2.15ns)   --->   "%mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load"   --->   Operation 494 'mul' 'mul_ln691_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 2.15>
ST_23 : Operation 495 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load"   --->   Operation 495 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 496 [3/5] (2.15ns)   --->   "%mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load"   --->   Operation 496 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 497 [3/5] (2.15ns)   --->   "%mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load"   --->   Operation 497 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [3/5] (2.15ns)   --->   "%mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load"   --->   Operation 498 'mul' 'mul_ln691_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 499 [4/5] (2.15ns)   --->   "%mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load"   --->   Operation 499 'mul' 'mul_ln691_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [4/5] (2.15ns)   --->   "%mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load"   --->   Operation 500 'mul' 'mul_ln691_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [3/5] (2.15ns)   --->   "%mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load"   --->   Operation 501 'mul' 'mul_ln691_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [3/5] (2.15ns)   --->   "%mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load"   --->   Operation 502 'mul' 'mul_ln691_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 503 [3/5] (2.15ns)   --->   "%mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load"   --->   Operation 503 'mul' 'mul_ln691_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 504 [3/5] (2.15ns)   --->   "%mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load"   --->   Operation 504 'mul' 'mul_ln691_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 505 [3/5] (2.15ns)   --->   "%mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load"   --->   Operation 505 'mul' 'mul_ln691_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 506 [3/5] (2.15ns)   --->   "%mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load"   --->   Operation 506 'mul' 'mul_ln691_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 507 [4/5] (2.15ns)   --->   "%mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load"   --->   Operation 507 'mul' 'mul_ln691_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 508 [4/5] (2.15ns)   --->   "%mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load"   --->   Operation 508 'mul' 'mul_ln691_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 509 [3/5] (2.15ns)   --->   "%mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load"   --->   Operation 509 'mul' 'mul_ln691_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 510 [3/5] (2.15ns)   --->   "%mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load"   --->   Operation 510 'mul' 'mul_ln691_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 2.15>
ST_24 : Operation 511 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load"   --->   Operation 511 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 512 [2/5] (2.15ns)   --->   "%mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load"   --->   Operation 512 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 513 [2/5] (2.15ns)   --->   "%mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load"   --->   Operation 513 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 514 [2/5] (2.15ns)   --->   "%mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load"   --->   Operation 514 'mul' 'mul_ln691_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [3/5] (2.15ns)   --->   "%mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load"   --->   Operation 515 'mul' 'mul_ln691_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 516 [3/5] (2.15ns)   --->   "%mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load"   --->   Operation 516 'mul' 'mul_ln691_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 517 [2/5] (2.15ns)   --->   "%mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load"   --->   Operation 517 'mul' 'mul_ln691_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 518 [2/5] (2.15ns)   --->   "%mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load"   --->   Operation 518 'mul' 'mul_ln691_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 519 [2/5] (2.15ns)   --->   "%mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load"   --->   Operation 519 'mul' 'mul_ln691_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 520 [2/5] (2.15ns)   --->   "%mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load"   --->   Operation 520 'mul' 'mul_ln691_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 521 [2/5] (2.15ns)   --->   "%mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load"   --->   Operation 521 'mul' 'mul_ln691_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 522 [2/5] (2.15ns)   --->   "%mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load"   --->   Operation 522 'mul' 'mul_ln691_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 523 [3/5] (2.15ns)   --->   "%mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load"   --->   Operation 523 'mul' 'mul_ln691_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 524 [3/5] (2.15ns)   --->   "%mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load"   --->   Operation 524 'mul' 'mul_ln691_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 525 [2/5] (2.15ns)   --->   "%mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load"   --->   Operation 525 'mul' 'mul_ln691_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 526 [2/5] (2.15ns)   --->   "%mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load"   --->   Operation 526 'mul' 'mul_ln691_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 2.15>
ST_25 : Operation 527 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_0_load_1, i128 %data_V_0_load"   --->   Operation 527 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 528 [1/5] (2.15ns)   --->   "%mul_ln691_1 = mul i128 %data_V_1_load_1, i128 %data_V_1_load"   --->   Operation 528 'mul' 'mul_ln691_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 529 [1/5] (2.15ns)   --->   "%mul_ln691_2 = mul i128 %data_V_2_load_1, i128 %data_V_2_load"   --->   Operation 529 'mul' 'mul_ln691_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 530 [1/5] (2.15ns)   --->   "%mul_ln691_3 = mul i128 %data_V_3_load_1, i128 %data_V_3_load"   --->   Operation 530 'mul' 'mul_ln691_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 531 [2/5] (2.15ns)   --->   "%mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load"   --->   Operation 531 'mul' 'mul_ln691_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 532 [2/5] (2.15ns)   --->   "%mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load"   --->   Operation 532 'mul' 'mul_ln691_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 533 [1/5] (2.15ns)   --->   "%mul_ln691_6 = mul i128 %data_V_6_load_1, i128 %data_V_6_load"   --->   Operation 533 'mul' 'mul_ln691_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 534 [1/5] (2.15ns)   --->   "%mul_ln691_7 = mul i128 %data_V_7_load_1, i128 %data_V_7_load"   --->   Operation 534 'mul' 'mul_ln691_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 535 [1/5] (2.15ns)   --->   "%mul_ln691_8 = mul i128 %data_V_8_load_1, i128 %data_V_8_load"   --->   Operation 535 'mul' 'mul_ln691_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 536 [1/5] (2.15ns)   --->   "%mul_ln691_9 = mul i128 %data_V_9_load_1, i128 %data_V_9_load"   --->   Operation 536 'mul' 'mul_ln691_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 537 [1/5] (2.15ns)   --->   "%mul_ln691_10 = mul i128 %data_V_10_load_1, i128 %data_V_10_load"   --->   Operation 537 'mul' 'mul_ln691_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 538 [1/5] (2.15ns)   --->   "%mul_ln691_11 = mul i128 %data_V_11_load_1, i128 %data_V_11_load"   --->   Operation 538 'mul' 'mul_ln691_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 539 [2/5] (2.15ns)   --->   "%mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load"   --->   Operation 539 'mul' 'mul_ln691_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 540 [2/5] (2.15ns)   --->   "%mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load"   --->   Operation 540 'mul' 'mul_ln691_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 541 [1/5] (2.15ns)   --->   "%mul_ln691_14 = mul i128 %data_V_14_load_1, i128 %data_V_14_load"   --->   Operation 541 'mul' 'mul_ln691_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 542 [1/5] (2.15ns)   --->   "%mul_ln691_15 = mul i128 %data_V_15_load_1, i128 %data_V_15_load"   --->   Operation 542 'mul' 'mul_ln691_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 2.15>
ST_26 : Operation 543 [1/5] (2.15ns)   --->   "%mul_ln691_4 = mul i128 %data_V_4_load_1, i128 %data_V_4_load"   --->   Operation 543 'mul' 'mul_ln691_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 544 [1/5] (2.15ns)   --->   "%mul_ln691_5 = mul i128 %data_V_5_load_1, i128 %data_V_5_load"   --->   Operation 544 'mul' 'mul_ln691_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 545 [1/5] (2.15ns)   --->   "%mul_ln691_12 = mul i128 %data_V_12_load_1, i128 %data_V_12_load"   --->   Operation 545 'mul' 'mul_ln691_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 546 [1/5] (2.15ns)   --->   "%mul_ln691_13 = mul i128 %data_V_13_load_1, i128 %data_V_13_load"   --->   Operation 546 'mul' 'mul_ln691_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 547 [1/1] (1.49ns)   --->   "%add_ln691_2 = add i128 %mul_ln691, i128 %mul_ln691_1"   --->   Operation 547 'add' 'add_ln691_2' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 548 [1/1] (1.49ns)   --->   "%add_ln691_3 = add i128 %mul_ln691_2, i128 %mul_ln691_3"   --->   Operation 548 'add' 'add_ln691_3' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 549 [1/1] (1.49ns)   --->   "%add_ln691_6 = add i128 %mul_ln691_6, i128 %mul_ln691_7"   --->   Operation 549 'add' 'add_ln691_6' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 550 [1/1] (1.49ns)   --->   "%add_ln691_9 = add i128 %mul_ln691_8, i128 %mul_ln691_9"   --->   Operation 550 'add' 'add_ln691_9' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 551 [1/1] (1.49ns)   --->   "%add_ln691_10 = add i128 %mul_ln691_10, i128 %mul_ln691_11"   --->   Operation 551 'add' 'add_ln691_10' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 552 [1/1] (1.49ns)   --->   "%add_ln691_13 = add i128 %mul_ln691_14, i128 %mul_ln691_15"   --->   Operation 552 'add' 'add_ln691_13' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 2.13>
ST_27 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_4 = add i128 %add_ln691_3, i128 %add_ln691_2"   --->   Operation 553 'add' 'add_ln691_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_5 = add i128 %mul_ln691_4, i128 %mul_ln691_5"   --->   Operation 554 'add' 'add_ln691_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 555 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln691_7 = add i128 %add_ln691_6, i128 %add_ln691_5"   --->   Operation 555 'add' 'add_ln691_7' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 556 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln691_8 = add i128 %add_ln691_7, i128 %add_ln691_4"   --->   Operation 556 'add' 'add_ln691_8' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_11 = add i128 %add_ln691_10, i128 %add_ln691_9"   --->   Operation 557 'add' 'add_ln691_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_12 = add i128 %mul_ln691_12, i128 %mul_ln691_13"   --->   Operation 558 'add' 'add_ln691_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 559 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln691_14 = add i128 %add_ln691_13, i128 %add_ln691_12"   --->   Operation 559 'add' 'add_ln691_14' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 560 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln691_15 = add i128 %add_ln691_14, i128 %add_ln691_11"   --->   Operation 560 'add' 'add_ln691_15' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 28 <SV = 15> <Delay = 1.06>
ST_28 : Operation 561 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_947" [./dut.cpp:24]   --->   Operation 561 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln691_16 = add i128 %add_ln691_15, i128 %add_ln691_8"   --->   Operation 562 'add' 'add_ln691_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_28 : Operation 563 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln691_17 = add i128 %conv3_i21_1512, i128 %add_ln691_16"   --->   Operation 563 'add' 'add_ln691_17' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 564 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 2.15>
ST_29 : Operation 565 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 565 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 8> <Delay = 2.15>
ST_30 : Operation 566 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 566 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 2.15>
ST_31 : Operation 567 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 567 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 2.15>
ST_32 : Operation 568 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 568 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln693_2 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 569 'partselect' 'trunc_ln693_2' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 1.64>
ST_33 : Operation 570 [1/1] (1.64ns)   --->   "%store_ln693 = store i119 %trunc_ln693_2, i12 %cov_V_addr"   --->   Operation 570 'store' 'store_ln693' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 34 <SV = 12> <Delay = 1.64>
ST_34 : Operation 571 [1/1] (1.64ns)   --->   "%store_ln54 = store i119 %trunc_ln693_2, i12 %cov_V_addr_4" [./dut.cpp:54]   --->   Operation 571 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_34 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 572 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 5> <Delay = 0.70>
ST_35 : Operation 573 [1/1] (0.00ns)   --->   "%i_8 = phi i7 %add_ln57, void, i7 0, void %.preheader.preheader" [./dut.cpp:57]   --->   Operation 573 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 574 [1/1] (0.70ns)   --->   "%add_ln57 = add i7 %i_8, i7 1" [./dut.cpp:57]   --->   Operation 574 'add' 'add_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = trunc i7 %i_8"   --->   Operation 575 'trunc' 'trunc_ln208_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208_1, i6 0" [./dut.cpp:57]   --->   Operation 576 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 577 [1/1] (0.59ns)   --->   "%icmp_ln57 = icmp_eq  i7 %i_8, i7 64" [./dut.cpp:57]   --->   Operation 577 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 578 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 578 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.split2, void" [./dut.cpp:57]   --->   Operation 579 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 580 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_927" [./dut.cpp:24]   --->   Operation 580 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 581 [1/1] (0.38ns)   --->   "%br_ln58 = br void" [./dut.cpp:58]   --->   Operation 581 'br' 'br_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_35 : Operation 582 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [./dut.cpp:62]   --->   Operation 582 'ret' 'ret_ln62' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 36 <SV = 6> <Delay = 2.39>
ST_36 : Operation 583 [1/1] (0.00ns)   --->   "%j_8 = phi i7 %add_ln58, void %.split, i7 0, void %.split2" [./dut.cpp:58]   --->   Operation 583 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 584 [1/1] (0.70ns)   --->   "%add_ln58 = add i7 %j_8, i7 1" [./dut.cpp:58]   --->   Operation 584 'add' 'add_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i7 %j_8"   --->   Operation 585 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 586 [1/1] (0.74ns)   --->   "%add_ln208_1 = add i12 %tmp_16_cast, i12 %zext_ln208_2"   --->   Operation 586 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i12 %add_ln208_1"   --->   Operation 587 'zext' 'zext_ln208_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 588 [1/1] (0.00ns)   --->   "%cov_V_addr_3 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_3"   --->   Operation 588 'getelementptr' 'cov_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 589 [1/1] (0.59ns)   --->   "%icmp_ln58 = icmp_eq  i7 %j_8, i7 64" [./dut.cpp:58]   --->   Operation 589 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 590 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 590 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split, void" [./dut.cpp:58]   --->   Operation 591 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 592 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_3"   --->   Operation 592 'load' 'cov_V_load' <Predicate = (!icmp_ln58)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_36 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 593 'br' 'br_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 37 <SV = 7> <Delay = 1.64>
ST_37 : Operation 594 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_3"   --->   Operation 594 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 38 <SV = 8> <Delay = 1.64>
ST_38 : Operation 595 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1443" [./dut.cpp:24]   --->   Operation 595 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 596 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_3" [./dut.cpp:59]   --->   Operation 596 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 597 [1/1] (1.64ns)   --->   "%store_ln59 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:59]   --->   Operation 597 'store' 'store_ln59' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_38 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 598 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [23]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [23]  (0 ns)
	'add' operation ('add_ln29', ./dut.cpp:29) [24]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:30) with incoming values : ('add_ln30', ./dut.cpp:30) [37]  (0 ns)
	'add' operation ('add_ln208') [64]  (0.745 ns)
	'getelementptr' operation ('xout_addr') [66]  (0 ns)
	'load' operation ('xout_load') on array 'xout' [67]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load') on array 'xout' [67]  (1.65 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln31', ./dut.cpp:31) of variable 'trunc_ln208' on array 'data.V[0]', ./dut.cpp:26 [113]  (1.2 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:35) with incoming values : ('add_ln35', ./dut.cpp:35) [125]  (0 ns)
	'add' operation ('add_ln35', ./dut.cpp:35) [126]  (0.706 ns)

 <State 8>: 1.9ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:38) with incoming values : ('add_ln38', ./dut.cpp:38) [137]  (0 ns)
	'add' operation ('add_ln691_18') [149]  (0.705 ns)
	'getelementptr' operation ('data_V_0_addr_4') [151]  (0 ns)
	'load' operation ('data_V_0_load_2') on array 'data.V[0]', ./dut.cpp:26 [167]  (1.2 ns)

 <State 9>: 1.69ns
The critical path consists of the following:
	'load' operation ('data_V_0_load_2') on array 'data.V[0]', ./dut.cpp:26 [167]  (1.2 ns)
	'mux' operation ('tmp_1') [183]  (0.493 ns)

 <State 10>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln691') [184]  (1.5 ns)

 <State 11>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:43) with incoming values : ('add_ln43', ./dut.cpp:43) [193]  (0 ns)
	'add' operation ('add_ln43', ./dut.cpp:43) [194]  (0.706 ns)

 <State 12>: 1.9ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:44) with incoming values : ('add_ln44', ./dut.cpp:44) [206]  (0 ns)
	'add' operation ('add_ln692') [210]  (0.705 ns)
	'getelementptr' operation ('data_V_0_addr_1') [212]  (0 ns)
	'load' operation ('data_V_0_load_3') on array 'data.V[0]', ./dut.cpp:26 [236]  (1.2 ns)

 <State 13>: 1.69ns
The critical path consists of the following:
	'load' operation ('data_V_0_load_3') on array 'data.V[0]', ./dut.cpp:26 [236]  (1.2 ns)
	'mux' operation ('tmp_2') [252]  (0.493 ns)

 <State 14>: 2.23ns
The critical path consists of the following:
	'load' operation ('mean_V_load') on array 'mean.V', ./dut.cpp:25 [234]  (0.73 ns)
	'sub' operation ('sub_ln692') [253]  (1.5 ns)

 <State 15>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V[13]', ./dut.cpp:26 [259]  (1.2 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:47) with incoming values : ('add_ln47', ./dut.cpp:47) [310]  (0 ns)
	'add' operation ('add_ln47', ./dut.cpp:47) [311]  (0.706 ns)

 <State 18>: 0.745ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:48) with incoming values : ('add_ln48', ./dut.cpp:48) [323]  (0 ns)
	'add' operation ('add_ln50', ./dut.cpp:50) [327]  (0.745 ns)

 <State 19>: 2.16ns
The critical path consists of the following:
	'phi' operation ('conv3_i21_1512') with incoming values : ('add_ln691_17') [343]  (0 ns)
	'mul' operation ('mul_ln693') [455]  (2.16 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('data_V_0_load') on array 'data.V[0]', ./dut.cpp:26 [388]  (1.2 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [390]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [390]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [390]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [390]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [390]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691_4') [402]  (2.16 ns)

 <State 27>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln691_5') [439]  (0 ns)
	'add' operation ('add_ln691_7') [441]  (1.07 ns)
	'add' operation ('add_ln691_8') [442]  (1.07 ns)

 <State 28>: 1.07ns
The critical path consists of the following:
	'add' operation ('add_ln691_16') [450]  (0 ns)
	'add' operation ('add_ln691_17') [451]  (1.07 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [455]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [455]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [455]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [455]  (2.16 ns)

 <State 33>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_2' on array 'cov.V', ./dut.cpp:27 [457]  (1.65 ns)

 <State 34>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln54', ./dut.cpp:54) of variable 'trunc_ln693_2' on array 'cov.V', ./dut.cpp:27 [458]  (1.65 ns)

 <State 35>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:57) with incoming values : ('add_ln57', ./dut.cpp:57) [465]  (0 ns)
	'add' operation ('add_ln57', ./dut.cpp:57) [466]  (0.706 ns)

 <State 36>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:58) with incoming values : ('add_ln58', ./dut.cpp:58) [476]  (0 ns)
	'add' operation ('add_ln208_1') [479]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_3') [481]  (0 ns)
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:27 [487]  (1.65 ns)

 <State 37>: 1.65ns
The critical path consists of the following:
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:27 [487]  (1.65 ns)

 <State 38>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:59) [488]  (0 ns)
	'store' operation ('store_ln59', ./dut.cpp:59) of variable 'cov_V_load' on array 'xin' [489]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
