{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526348429038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526348429038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:40:28 2018 " "Processing started: Mon May 14 22:40:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526348429038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526348429038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526348429039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526348429308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behav " "Found design unit 1: toplevel-behav" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429725 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348429725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/register16bits/register16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/register16bits/register16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16bits-behav " "Found design unit 1: register16bits-behav" {  } { { "../register16bits/register16bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/register16bits/register16bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429728 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16bits " "Found entity 1: register16bits" {  } { { "../register16bits/register16bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/register16bits/register16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348429728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/count8bits/count8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/count8bits/count8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8bits-behav " "Found design unit 1: count8bits-behav" {  } { { "../count8bits/count8bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/count8bits/count8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429732 ""} { "Info" "ISGN_ENTITY_NAME" "1 count8bits " "Found entity 1: count8bits" {  } { { "../count8bits/count8bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/count8bits/count8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348429732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits0/countbits0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits0/countbits0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits0-behav " "Found design unit 1: countBits0-behav" {  } { { "../countBits0/countBits0.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits0/countBits0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429736 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits0 " "Found entity 1: countBits0" {  } { { "../countBits0/countBits0.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits0/countBits0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348429736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits1/countbits1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits1/countbits1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits1-behav " "Found design unit 1: countBits1-behav" {  } { { "../countBits1/countBits1.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits1/countBits1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429739 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits1 " "Found entity 1: countBits1" {  } { { "../countBits1/countBits1.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits1/countBits1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348429739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348429739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526348429766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8bits count8bits:contador_interno " "Elaborating entity \"count8bits\" for hierarchy \"count8bits:contador_interno\"" {  } { { "toplevel.vhd" "contador_interno" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348429784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits0 countBits0:contador_bits_0 " "Elaborating entity \"countBits0\" for hierarchy \"countBits0:contador_bits_0\"" {  } { { "toplevel.vhd" "contador_bits_0" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348429787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits1 countBits1:contador_bits_1 " "Elaborating entity \"countBits1\" for hierarchy \"countBits1:contador_bits_1\"" {  } { { "toplevel.vhd" "contador_bits_1" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348429789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits register16bits:state " "Elaborating entity \"register16bits\" for hierarchy \"register16bits:state\"" {  } { { "toplevel.vhd" "state" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348429790 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[0\] " "Converted tri-state buffer \"state_input\[0\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[1\] " "Converted tri-state buffer \"state_input\[1\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[2\] " "Converted tri-state buffer \"state_input\[2\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[3\] " "Converted tri-state buffer \"state_input\[3\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[4\] " "Converted tri-state buffer \"state_input\[4\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[5\] " "Converted tri-state buffer \"state_input\[5\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[6\] " "Converted tri-state buffer \"state_input\[6\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[7\] " "Converted tri-state buffer \"state_input\[7\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[8\] " "Converted tri-state buffer \"state_input\[8\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[9\] " "Converted tri-state buffer \"state_input\[9\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348429892 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1526348429892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526348430425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526348430425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526348430491 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526348430491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526348430491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526348430491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526348430534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:40:30 2018 " "Processing ended: Mon May 14 22:40:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526348430534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526348430534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526348430534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526348430534 ""}
