<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3396" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3396{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3396{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3396{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3396{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_3396{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_3396{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3396{left:69px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3396{left:69px;bottom:1020px;letter-spacing:-0.18px;word-spacing:-1.12px;}
#t9_3396{left:69px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_3396{left:69px;bottom:987px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tb_3396{left:69px;bottom:928px;letter-spacing:0.13px;}
#tc_3396{left:151px;bottom:928px;letter-spacing:0.14px;word-spacing:0.01px;}
#td_3396{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#te_3396{left:69px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tf_3396{left:69px;bottom:861px;}
#tg_3396{left:95px;bottom:865px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#th_3396{left:352px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3396{left:95px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tj_3396{left:95px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3396{left:69px;bottom:805px;}
#tl_3396{left:95px;bottom:808px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_3396{left:357px;bottom:808px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_3396{left:95px;bottom:791px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#to_3396{left:69px;bottom:756px;}
#tp_3396{left:95px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3396{left:439px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3396{left:95px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#ts_3396{left:95px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_3396{left:69px;bottom:699px;}
#tu_3396{left:95px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3396{left:476px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3396{left:95px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tx_3396{left:95px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3396{left:95px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3396{left:69px;bottom:626px;}
#t10_3396{left:95px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#t11_3396{left:357px;bottom:629px;letter-spacing:-0.13px;word-spacing:-0.92px;}
#t12_3396{left:95px;bottom:613px;letter-spacing:-0.13px;}
#t13_3396{left:69px;bottom:586px;}
#t14_3396{left:95px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#t15_3396{left:357px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.92px;}
#t16_3396{left:95px;bottom:573px;letter-spacing:-0.13px;}
#t17_3396{left:69px;bottom:546px;}
#t18_3396{left:95px;bottom:550px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t19_3396{left:351px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3396{left:95px;bottom:533px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1b_3396{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3396{left:69px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1d_3396{left:69px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_3396{left:69px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1f_3396{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.42px;}

.s1_3396{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3396{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3396{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3396{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3396{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3396{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3396{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3396" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3396Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3396" style="-webkit-user-select: none;"><object width="935" height="1210" data="3396/3396.svg" type="image/svg+xml" id="pdf3396" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3396" class="t s1_3396">11-12 </span><span id="t2_3396" class="t s1_3396">Vol. 3A </span>
<span id="t3_3396" class="t s2_3396">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3396" class="t s3_3396">11.5 </span><span id="t5_3396" class="t s3_3396">HANDLING LOCAL INTERRUPTS </span>
<span id="t6_3396" class="t s4_3396">The following sections describe facilities that are provided in the local APIC for handling local interrupts. These </span>
<span id="t7_3396" class="t s4_3396">include: the processor’s LINT0 and LINT1 pins, the APIC timer, the performance-monitoring counters, Intel </span>
<span id="t8_3396" class="t s4_3396">Processor Trace, the thermal sensor, and the internal APIC error detector. Local interrupt handling facilities include: </span>
<span id="t9_3396" class="t s4_3396">the LVT, the error status register (ESR), the divide configuration register (DCR), and the initial count and current </span>
<span id="ta_3396" class="t s4_3396">count registers. </span>
<span id="tb_3396" class="t s5_3396">11.5.1 </span><span id="tc_3396" class="t s5_3396">Local Vector Table </span>
<span id="td_3396" class="t s4_3396">The local vector table (LVT) allows software to specify the manner in which the local interrupts are delivered to the </span>
<span id="te_3396" class="t s4_3396">processor core. It consists of the following 32-bit APIC registers (see Figure 11-8), one for each local interrupt: </span>
<span id="tf_3396" class="t s6_3396">• </span><span id="tg_3396" class="t s7_3396">LVT CMCI Register (FEE0 02F0H) </span><span id="th_3396" class="t s4_3396">— Specifies interrupt delivery when an overflow condition of corrected </span>
<span id="ti_3396" class="t s4_3396">machine check error count reaching a threshold value occurred in a machine check bank supporting CMCI (see </span>
<span id="tj_3396" class="t s4_3396">Section 16.5.1, “CMCI Local APIC Interface”). </span>
<span id="tk_3396" class="t s6_3396">• </span><span id="tl_3396" class="t s7_3396">LVT Timer Register (FEE0 0320H) </span><span id="tm_3396" class="t s4_3396">— Specifies interrupt delivery when the APIC timer signals an interrupt </span>
<span id="tn_3396" class="t s4_3396">(see Section 11.5.4, “APIC Timer”). </span>
<span id="to_3396" class="t s6_3396">• </span><span id="tp_3396" class="t s7_3396">LVT Thermal Monitor Register (FEE0 0330H) </span><span id="tq_3396" class="t s4_3396">— Specifies interrupt delivery when the thermal sensor </span>
<span id="tr_3396" class="t s4_3396">generates an interrupt (see Section 15.8.2, “Thermal Monitor”). This LVT entry is implementation specific, not </span>
<span id="ts_3396" class="t s4_3396">architectural. If implemented, it will always be at base address FEE0 0330H. </span>
<span id="tt_3396" class="t s6_3396">• </span><span id="tu_3396" class="t s7_3396">LVT Performance Counter Register (FEE0 0340H) </span><span id="tv_3396" class="t s4_3396">— Specifies interrupt delivery when a performance </span>
<span id="tw_3396" class="t s4_3396">counter generates an interrupt on overflow (see Section 20.6.3.5.8, “Generating an Interrupt on Overflow”) or </span>
<span id="tx_3396" class="t s4_3396">when Intel PT signals a ToPA PMI (see Section 33.2.7.2). This LVT entry is implementation specific, not archi- </span>
<span id="ty_3396" class="t s4_3396">tectural. If implemented, it is not guaranteed to be at base address FEE0 0340H. </span>
<span id="tz_3396" class="t s6_3396">• </span><span id="t10_3396" class="t s7_3396">LVT LINT0 Register (FEE0 0350H) </span><span id="t11_3396" class="t s4_3396">— Specifies interrupt delivery when an interrupt is signaled at the LINT0 </span>
<span id="t12_3396" class="t s4_3396">pin. </span>
<span id="t13_3396" class="t s6_3396">• </span><span id="t14_3396" class="t s7_3396">LVT LINT1 Register (FEE0 0360H) </span><span id="t15_3396" class="t s4_3396">— Specifies interrupt delivery when an interrupt is signaled at the LINT1 </span>
<span id="t16_3396" class="t s4_3396">pin. </span>
<span id="t17_3396" class="t s6_3396">• </span><span id="t18_3396" class="t s7_3396">LVT Error Register (FEE0 0370H) </span><span id="t19_3396" class="t s4_3396">— Specifies interrupt delivery when the APIC detects an internal error </span>
<span id="t1a_3396" class="t s4_3396">(see Section 11.5.3, “Error Handling”). </span>
<span id="t1b_3396" class="t s4_3396">The LVT performance counter register and its associated interrupt were introduced in the P6 processors and are </span>
<span id="t1c_3396" class="t s4_3396">also present in the Pentium 4 and Intel Xeon processors. The LVT thermal monitor register and its associated inter- </span>
<span id="t1d_3396" class="t s4_3396">rupt were introduced in the Pentium 4 and Intel Xeon processors. The LVT CMCI register and its associated inter- </span>
<span id="t1e_3396" class="t s4_3396">rupt were introduced in the Intel Xeon 5500 processors. </span>
<span id="t1f_3396" class="t s4_3396">As shown in Figure 11-8, some of these fields and flags are not available (and reserved) for some entries. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
