
*** Running vivado
    with args -log Matrix.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Matrix.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Matrix.tcl -notrace
Command: synth_design -top Matrix -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6788
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Matrix' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/Matrix.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/MAC.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_mult' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_mult.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fp_mult' (1#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_adder' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fp_adder' (2#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (3#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/MAC.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/Matrix.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Matrix' (4#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/Matrix.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'Matrix'
WARNING: [Synth 8-327] inferring latch for variable 'eOut_reg' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_adder.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
                 iSTATE2 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
                 iSTATE5 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Matrix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 9     
	   3 Input    4 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 117   
	   3 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 33    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 99    
	   8 Input    9 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 234   
	   2 Input    3 Bit        Muxes := 21    
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 145   
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    99|
|3     |LUT2   |   135|
|4     |LUT3   |   237|
|5     |LUT4   |   565|
|6     |LUT5   |   378|
|7     |LUT6   |   960|
|8     |MUXF7  |     9|
|9     |FDRE   |   227|
|10    |LD     |    36|
|11    |IBUF   |   146|
|12    |OBUF   |    73|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  2866|
|2     |  m_c00   |MAC         |   508|
|3     |    addC  |fp_adder_22 |   213|
|4     |    multC |fp_mult_23  |   251|
|5     |  m_c01   |MAC_0       |   451|
|6     |    addC  |fp_adder_20 |   182|
|7     |    multC |fp_mult_21  |   234|
|8     |  m_c02   |MAC_1       |   417|
|9     |    addC  |fp_adder_18 |   166|
|10    |    multC |fp_mult_19  |   225|
|11    |  m_c10   |MAC_2       |   303|
|12    |    addC  |fp_adder_16 |   234|
|13    |    multC |fp_mult_17  |    19|
|14    |  m_c11   |MAC_3       |   286|
|15    |    addC  |fp_adder_14 |   206|
|16    |    multC |fp_mult_15  |    39|
|17    |  m_c12   |MAC_4       |   261|
|18    |    addC  |fp_adder_12 |   192|
|19    |    multC |fp_mult_13  |    37|
|20    |  m_c20   |MAC_5       |    99|
|21    |    addC  |fp_adder_10 |    66|
|22    |    multC |fp_mult_11  |     7|
|23    |  m_c21   |MAC_6       |   113|
|24    |    addC  |fp_adder_8  |    59|
|25    |    multC |fp_mult_9   |    29|
|26    |  m_c22   |MAC_7       |    88|
|27    |    addC  |fp_adder    |    45|
|28    |    multC |fp_mult     |    27|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.977 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1014.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1014.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.runs/synth_1/Matrix.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Matrix_utilization_synth.rpt -pb Matrix_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  9 22:13:56 2023...
