// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.258000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=21,HLS_SYN_FF=1004,HLS_SYN_LUT=2165,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [127:0] x_V;
output  [7:0] y_0_V;
output   y_0_V_ap_vld;
output  [7:0] y_1_V;
output   y_1_V_ap_vld;
output  [7:0] y_2_V;
output   y_2_V_ap_vld;
output  [7:0] y_3_V;
output   y_3_V_ap_vld;
output  [7:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] x_V_preg;
reg   [127:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [7:0] tmp_1_fu_187_p4;
reg  signed [7:0] tmp_1_reg_1446;
reg  signed [7:0] tmp_1_reg_1446_pp0_iter1_reg;
reg  signed [7:0] tmp_1_reg_1446_pp0_iter2_reg;
wire  signed [16:0] sext_ln1117_1_fu_197_p1;
reg  signed [16:0] sext_ln1117_1_reg_1461;
wire  signed [7:0] tmp_2_fu_201_p4;
reg  signed [7:0] tmp_2_reg_1466;
reg  signed [7:0] tmp_2_reg_1466_pp0_iter1_reg;
reg  signed [7:0] tmp_2_reg_1466_pp0_iter2_reg;
wire  signed [22:0] sext_ln1192_1_fu_211_p1;
reg  signed [22:0] sext_ln1192_1_reg_1476;
reg  signed [22:0] sext_ln1192_1_reg_1476_pp0_iter1_reg;
wire  signed [15:0] sext_ln1118_2_fu_245_p1;
reg  signed [15:0] sext_ln1118_2_reg_1482;
wire   [21:0] ret_V_fu_267_p2;
reg   [21:0] ret_V_reg_1487;
wire  signed [7:0] p_Val2_11_fu_273_p4;
reg  signed [7:0] p_Val2_11_reg_1492;
wire  signed [15:0] sext_ln1118_13_fu_283_p1;
reg  signed [15:0] sext_ln1118_13_reg_1506;
reg  signed [7:0] tmp_4_reg_1512;
reg  signed [7:0] tmp_4_reg_1512_pp0_iter1_reg;
reg  signed [7:0] tmp_5_reg_1521;
reg  signed [7:0] tmp_5_reg_1521_pp0_iter1_reg;
wire   [15:0] mul_ln1118_fu_307_p2;
reg  signed [15:0] mul_ln1118_reg_1533;
wire  signed [22:0] mul_ln1192_10_fu_1296_p2;
reg  signed [22:0] mul_ln1192_10_reg_1538;
wire  signed [8:0] r_V_4_fu_377_p3;
reg  signed [8:0] r_V_4_reg_1543;
wire  signed [16:0] r_V_38_fu_388_p2;
reg  signed [16:0] r_V_38_reg_1548;
wire  signed [22:0] grp_fu_1302_p3;
reg  signed [22:0] add_ln1192_reg_1553;
wire   [15:0] r_V_6_fu_397_p2;
reg  signed [15:0] r_V_6_reg_1558;
wire  signed [22:0] mul_ln1192_3_fu_1309_p2;
reg  signed [22:0] mul_ln1192_3_reg_1563;
wire  signed [16:0] sext_ln1116_5_fu_436_p1;
reg  signed [16:0] sext_ln1116_5_reg_1568;
wire  signed [22:0] mul_ln728_fu_1315_p2;
reg  signed [22:0] mul_ln728_reg_1573;
wire  signed [10:0] r_V_41_fu_453_p2;
reg  signed [10:0] r_V_41_reg_1578;
wire  signed [17:0] mul_ln728_1_fu_1321_p2;
reg  signed [17:0] mul_ln728_1_reg_1583;
wire  signed [21:0] mul_ln728_2_fu_1327_p2;
reg  signed [21:0] mul_ln728_2_reg_1588;
wire  signed [21:0] mul_ln728_3_fu_1333_p2;
reg  signed [21:0] mul_ln728_3_reg_1593;
wire  signed [17:0] grp_fu_1339_p3;
reg  signed [17:0] mul_ln1192_4_reg_1598;
wire  signed [17:0] grp_fu_1347_p3;
reg  signed [17:0] mul_ln1192_5_reg_1603;
wire   [12:0] r_V_43_fu_503_p2;
reg   [12:0] r_V_43_reg_1608;
wire  signed [15:0] sext_ln1118_24_fu_509_p1;
reg  signed [15:0] sext_ln1118_24_reg_1613;
wire  signed [22:0] grp_fu_1355_p3;
reg  signed [22:0] sub_ln1192_7_reg_1618;
wire   [22:0] add_ln1192_12_fu_566_p2;
reg   [22:0] add_ln1192_12_reg_1623;
wire  signed [20:0] rhs_V_18_fu_577_p3;
reg  signed [20:0] rhs_V_18_reg_1628;
wire  signed [17:0] mul_ln728_6_fu_1378_p2;
reg  signed [17:0] mul_ln728_6_reg_1633;
wire   [22:0] ret_V_9_fu_623_p2;
reg   [22:0] ret_V_9_reg_1638;
wire  signed [21:0] mul_ln728_7_fu_1384_p2;
reg  signed [21:0] mul_ln728_7_reg_1643;
wire  signed [21:0] mul_ln728_8_fu_1390_p2;
reg  signed [21:0] mul_ln728_8_reg_1648;
(* use_dsp48 = "no" *) wire   [22:0] sub_ln1192_1_fu_704_p2;
reg   [22:0] sub_ln1192_1_reg_1653;
wire   [17:0] r_V_39_fu_727_p2;
reg   [17:0] r_V_39_reg_1658;
reg   [7:0] trunc_ln708_1_reg_1663;
wire   [22:0] add_ln1192_9_fu_891_p2;
reg   [22:0] add_ln1192_9_reg_1668;
wire  signed [12:0] sext_ln1192_15_fu_897_p1;
reg  signed [12:0] sext_ln1192_15_reg_1673;
wire  signed [17:0] mul_ln1192_7_fu_1431_p2;
reg  signed [17:0] mul_ln1192_7_reg_1678;
wire   [15:0] r_V_44_fu_913_p2;
reg   [15:0] r_V_44_reg_1683;
reg   [7:0] trunc_ln708_3_reg_1688;
reg   [7:0] trunc_ln708_4_reg_1693;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [7:0] trunc_ln1117_fu_183_p1;
wire   [8:0] r_V_fu_215_p3;
wire  signed [7:0] r_V_35_fu_227_p0;
wire  signed [8:0] r_V_35_fu_227_p1;
wire   [16:0] r_V_35_fu_227_p2;
wire  signed [7:0] r_V_36_fu_249_p0;
wire  signed [15:0] sext_ln1116_1_fu_241_p1;
wire  signed [7:0] r_V_36_fu_249_p1;
wire   [15:0] r_V_36_fu_249_p2;
wire   [20:0] rhs_V_1_fu_255_p3;
wire  signed [21:0] sext_ln728_fu_263_p1;
wire   [21:0] rhs_V_fu_233_p3;
wire  signed [7:0] mul_ln1118_fu_307_p0;
wire  signed [7:0] mul_ln1118_fu_307_p1;
wire  signed [7:0] r_V_25_fu_313_p0;
wire  signed [7:0] r_V_25_fu_313_p1;
wire  signed [15:0] r_V_25_fu_313_p2;
wire  signed [9:0] r_V_11_fu_335_p3;
wire  signed [10:0] sext_ln1118_6_fu_346_p1;
wire  signed [10:0] sext_ln1118_4_fu_332_p1;
wire  signed [10:0] r_V_37_fu_350_p2;
wire   [20:0] rhs_V_2_fu_359_p3;
wire  signed [22:0] sext_ln703_fu_356_p1;
wire  signed [22:0] sext_ln728_1_fu_367_p1;
wire  signed [7:0] r_V_38_fu_388_p0;
wire  signed [8:0] r_V_38_fu_388_p1;
wire  signed [7:0] r_V_6_fu_397_p0;
wire  signed [15:0] sext_ln1117_fu_326_p1;
wire  signed [7:0] r_V_6_fu_397_p1;
wire  signed [7:0] r_V_12_fu_415_p0;
wire  signed [17:0] sext_ln1118_15_fu_405_p1;
wire  signed [9:0] r_V_12_fu_415_p1;
wire  signed [17:0] r_V_12_fu_415_p2;
wire  signed [8:0] r_V_13_fu_425_p3;
wire  signed [7:0] r_V_14_fu_440_p0;
wire  signed [8:0] r_V_14_fu_440_p1;
wire  signed [16:0] r_V_14_fu_440_p2;
wire  signed [7:0] r_V_42_fu_463_p0;
wire  signed [7:0] r_V_42_fu_463_p1;
wire  signed [15:0] r_V_42_fu_463_p2;
wire  signed [10:0] r_V_26_fu_478_p3;
wire   [11:0] shl_ln1118_6_fu_492_p3;
wire  signed [12:0] sext_ln1118_23_fu_499_p1;
wire  signed [12:0] sext_ln1118_5_fu_342_p1;
wire  signed [7:0] r_V_20_fu_515_p0;
wire  signed [8:0] r_V_20_fu_515_p1;
wire  signed [16:0] r_V_20_fu_515_p2;
wire  signed [17:0] mul_ln1192_11_fu_1371_p2;
wire  signed [22:0] grp_fu_1363_p3;
wire   [22:0] shl_ln1192_6_fu_542_p3;
wire  signed [20:0] rhs_V_16_fu_554_p3;
(* use_dsp48 = "no" *) wire   [22:0] sub_ln1192_12_fu_549_p2;
wire  signed [22:0] sext_ln1192_20_fu_562_p1;
wire  signed [7:0] r_V_46_fu_572_p0;
wire  signed [7:0] r_V_46_fu_572_p1;
wire   [15:0] r_V_46_fu_572_p2;
wire   [20:0] ret_V_7_fu_589_p2;
wire  signed [11:0] sext_ln1118_21_fu_485_p1;
wire  signed [11:0] sext_ln1118_3_fu_329_p1;
wire   [20:0] ret_V_8_fu_595_p2;
wire   [11:0] r_V_49_fu_601_p2;
wire   [21:0] rhs_V_24_fu_611_p3;
wire  signed [22:0] sext_ln703_1_fu_607_p1;
wire  signed [22:0] sext_ln728_6_fu_619_p1;
wire  signed [7:0] r_V_31_fu_629_p0;
wire  signed [7:0] r_V_31_fu_629_p1;
wire  signed [15:0] r_V_31_fu_629_p2;
wire  signed [7:0] r_V_33_fu_642_p0;
wire  signed [7:0] r_V_33_fu_642_p1;
wire  signed [15:0] r_V_33_fu_642_p2;
wire   [21:0] rhs_V_3_fu_667_p3;
wire  signed [22:0] sext_ln1192_3_fu_674_p1;
wire   [10:0] r_V_47_fu_686_p3;
wire  signed [17:0] grp_fu_1404_p3;
wire  signed [22:0] grp_fu_1396_p3;
wire   [22:0] shl_ln_fu_697_p3;
wire  signed [9:0] r_V_8_fu_712_p3;
wire  signed [7:0] r_V_39_fu_727_p0;
wire  signed [17:0] sext_ln1118_1_fu_655_p1;
wire  signed [9:0] r_V_39_fu_727_p1;
wire   [27:0] rhs_V_7_fu_740_p3;
wire   [27:0] shl_ln1192_1_fu_733_p3;
wire   [27:0] sub_ln1192_3_fu_747_p2;
wire   [27:0] rhs_V_8_fu_753_p3;
wire   [26:0] rhs_V_9_fu_766_p3;
wire   [27:0] add_ln1192_5_fu_760_p2;
wire  signed [27:0] sext_ln1192_9_fu_773_p1;
wire   [26:0] rhs_V_10_fu_783_p3;
wire   [27:0] sub_ln1192_4_fu_777_p2;
wire  signed [27:0] sext_ln1192_10_fu_790_p1;
wire   [27:0] add_ln1192_6_fu_794_p2;
wire   [27:0] shl_ln1192_2_fu_800_p3;
wire   [27:0] add_ln1192_7_fu_807_p2;
wire   [27:0] shl_ln1192_3_fu_816_p3;
wire   [27:0] sub_ln1192_5_fu_823_p2;
wire   [27:0] rhs_V_11_fu_829_p3;
wire   [27:0] sub_ln1192_6_fu_836_p2;
wire   [27:0] ret_V_3_fu_842_p2;
wire  signed [9:0] shl_ln1118_7_fu_861_p3;
wire  signed [17:0] grp_fu_1413_p3;
wire   [22:0] rhs_V_13_fu_872_p3;
wire  signed [17:0] grp_fu_1422_p3;
(* use_dsp48 = "no" *) wire   [22:0] sub_ln1192_8_fu_879_p2;
wire   [22:0] rhs_V_14_fu_884_p3;
wire  signed [7:0] r_V_23_fu_903_p1;
wire  signed [12:0] r_V_23_fu_903_p2;
wire  signed [7:0] r_V_44_fu_913_p0;
wire  signed [7:0] r_V_44_fu_913_p1;
wire  signed [7:0] r_V_45_fu_918_p0;
wire  signed [8:0] r_V_45_fu_918_p1;
wire   [16:0] r_V_45_fu_918_p2;
wire   [21:0] rhs_V_17_fu_923_p3;
wire  signed [22:0] sext_ln1192_21_fu_931_p1;
wire   [22:0] sub_ln1192_13_fu_935_p2;
wire  signed [22:0] sext_ln1192_22_fu_940_p1;
wire   [22:0] add_ln1192_13_fu_943_p2;
wire   [22:0] rhs_V_19_fu_949_p3;
wire   [20:0] rhs_V_20_fu_962_p3;
wire   [22:0] add_ln1192_14_fu_956_p2;
wire  signed [22:0] sext_ln1192_23_fu_969_p1;
wire   [20:0] rhs_V_21_fu_979_p3;
wire   [22:0] add_ln1192_15_fu_973_p2;
wire  signed [22:0] sext_ln1192_24_fu_986_p1;
wire  signed [10:0] r_V_48_fu_996_p3;
wire   [20:0] rhs_V_22_fu_1007_p3;
wire   [22:0] sub_ln1192_14_fu_990_p2;
wire  signed [22:0] sext_ln1192_25_fu_1014_p1;
wire   [17:0] rhs_V_23_fu_1024_p3;
wire   [22:0] sub_ln1192_15_fu_1018_p2;
wire  signed [22:0] sext_ln1192_26_fu_1031_p1;
wire   [22:0] sub_ln1192_16_fu_1035_p2;
wire   [22:0] ret_V_6_fu_1041_p2;
wire   [26:0] rhs_V_25_fu_1064_p3;
wire   [27:0] lhs_V_fu_1057_p3;
wire  signed [27:0] sext_ln1192_27_fu_1071_p1;
wire  signed [11:0] sext_ln1118_8_fu_693_p1;
wire  signed [11:0] sext_ln700_fu_658_p1;
wire   [11:0] r_V_50_fu_1081_p2;
wire   [26:0] rhs_V_26_fu_1087_p3;
wire   [27:0] add_ln1192_18_fu_1075_p2;
wire  signed [27:0] sext_ln1192_28_fu_1095_p1;
wire   [26:0] rhs_V_27_fu_1105_p3;
wire   [27:0] sub_ln1192_17_fu_1099_p2;
wire  signed [27:0] sext_ln1192_29_fu_1112_p1;
wire  signed [17:0] grp_fu_1437_p3;
wire   [27:0] add_ln1192_19_fu_1116_p2;
wire   [27:0] shl_ln1192_7_fu_1122_p3;
wire   [27:0] sub_ln1192_18_fu_1129_p2;
wire   [27:0] ret_V_10_fu_1135_p2;
wire   [21:0] rhs_V_4_fu_1151_p3;
wire  signed [22:0] sext_ln1192_6_fu_1158_p1;
wire   [22:0] add_ln1192_2_fu_1162_p2;
wire   [22:0] rhs_V_5_fu_1170_p3;
wire   [11:0] shl_ln1118_5_fu_1183_p3;
wire  signed [12:0] sext_ln1118_9_fu_1167_p1;
wire  signed [12:0] sext_ln1118_12_fu_1190_p1;
wire   [12:0] r_V_40_fu_1194_p2;
wire   [22:0] add_ln1192_3_fu_1177_p2;
wire   [22:0] rhs_V_6_fu_1200_p3;
wire   [22:0] sub_ln1192_2_fu_1208_p2;
wire   [22:0] ret_V_2_fu_1214_p2;
wire   [22:0] shl_ln1192_4_fu_1231_p3;
wire   [20:0] rhs_V_15_fu_1243_p3;
wire   [22:0] sub_ln1192_9_fu_1238_p2;
wire  signed [22:0] sext_ln1192_17_fu_1250_p1;
wire  signed [7:0] mul_ln1192_8_fu_1260_p1;
wire   [12:0] mul_ln1192_8_fu_1260_p2;
wire   [22:0] sub_ln1192_10_fu_1254_p2;
wire   [22:0] shl_ln1192_5_fu_1265_p3;
wire   [22:0] add_ln1192_10_fu_1273_p2;
wire   [22:0] ret_V_4_fu_1279_p2;
wire  signed [7:0] grp_fu_1302_p0;
wire   [22:0] grp_fu_1302_p2;
wire  signed [7:0] mul_ln728_fu_1315_p0;
wire  signed [22:0] sext_ln728_3_fu_450_p1;
wire  signed [7:0] mul_ln728_1_fu_1321_p0;
wire  signed [15:0] mul_ln728_2_fu_1327_p1;
wire  signed [21:0] sext_ln1118_18_fu_468_p1;
wire  signed [15:0] mul_ln728_3_fu_1333_p1;
wire  signed [7:0] grp_fu_1339_p0;
wire  signed [10:0] grp_fu_1339_p1;
wire  signed [10:0] grp_fu_1347_p0;
wire  signed [7:0] grp_fu_1347_p2;
wire  signed [17:0] sext_ln728_4_fu_489_p1;
wire  signed [7:0] grp_fu_1355_p0;
wire   [22:0] grp_fu_1355_p2;
wire  signed [7:0] mul_ln1192_11_fu_1371_p0;
wire  signed [7:0] mul_ln728_6_fu_1378_p0;
wire  signed [7:0] mul_ln728_7_fu_1384_p0;
wire  signed [21:0] sext_ln1118_34_fu_639_p1;
wire  signed [7:0] mul_ln728_8_fu_1390_p0;
wire  signed [7:0] grp_fu_1396_p0;
wire   [22:0] grp_fu_1396_p2;
wire  signed [10:0] grp_fu_1404_p0;
wire  signed [7:0] grp_fu_1404_p2;
wire  signed [7:0] grp_fu_1413_p2;
wire  signed [17:0] sext_ln1192_13_fu_858_p1;
wire  signed [7:0] grp_fu_1422_p2;
wire  signed [7:0] mul_ln1192_7_fu_1431_p0;
wire  signed [7:0] grp_fu_1437_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_V_preg = 128'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_8s_16s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_8s_16s_23_1_1_U1(
    .din0(tmp_2_fu_201_p4),
    .din1(r_V_25_fu_313_p2),
    .dout(mul_ln1192_10_fu_1296_p2)
);

myproject_mac_muladd_8s_17s_23ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_muladd_8s_17s_23ns_23_1_1_U2(
    .din0(grp_fu_1302_p0),
    .din1(r_V_38_fu_388_p2),
    .din2(grp_fu_1302_p2),
    .dout(grp_fu_1302_p3)
);

myproject_mul_mul_8s_18s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_8s_18s_23_1_1_U3(
    .din0(tmp_1_reg_1446),
    .din1(r_V_12_fu_415_p2),
    .dout(mul_ln1192_3_fu_1309_p2)
);

myproject_mul_mul_8s_17s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_8s_17s_23_1_1_U4(
    .din0(mul_ln728_fu_1315_p0),
    .din1(r_V_14_fu_440_p2),
    .dout(mul_ln728_fu_1315_p2)
);

myproject_mul_mul_8s_11s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_8s_11s_18_1_1_U5(
    .din0(mul_ln728_1_fu_1321_p0),
    .din1(r_V_41_fu_453_p2),
    .dout(mul_ln728_1_fu_1321_p2)
);

myproject_mul_mul_8s_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8s_16s_22_1_1_U6(
    .din0(tmp_1_reg_1446),
    .din1(mul_ln728_2_fu_1327_p1),
    .dout(mul_ln728_2_fu_1327_p2)
);

myproject_mul_mul_8s_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8s_16s_22_1_1_U7(
    .din0(tmp_4_reg_1512),
    .din1(mul_ln728_3_fu_1333_p1),
    .dout(mul_ln728_3_fu_1333_p2)
);

myproject_am_addmul_8s_11s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
myproject_am_addmul_8s_11s_8s_18_1_1_U8(
    .din0(grp_fu_1339_p0),
    .din1(grp_fu_1339_p1),
    .din2(tmp_1_reg_1446),
    .dout(grp_fu_1339_p3)
);

myproject_am_submul_11s_9s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
myproject_am_submul_11s_9s_8s_18_1_1_U9(
    .din0(grp_fu_1347_p0),
    .din1(r_V_13_fu_425_p3),
    .din2(grp_fu_1347_p2),
    .dout(grp_fu_1347_p3)
);

myproject_mac_mul_sub_8s_17s_23ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_mul_sub_8s_17s_23ns_23_1_1_U10(
    .din0(grp_fu_1355_p0),
    .din1(r_V_20_fu_515_p2),
    .din2(grp_fu_1355_p2),
    .dout(grp_fu_1355_p3)
);

myproject_mac_mulsub_8s_16s_23s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_mulsub_8s_16s_23s_23_1_1_U11(
    .din0(p_Val2_11_reg_1492),
    .din1(mul_ln1118_reg_1533),
    .din2(mul_ln1192_10_reg_1538),
    .dout(grp_fu_1363_p3)
);

myproject_mul_mul_8s_11s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_8s_11s_18_1_1_U12(
    .din0(mul_ln1192_11_fu_1371_p0),
    .din1(r_V_26_fu_478_p3),
    .dout(mul_ln1192_11_fu_1371_p2)
);

myproject_mul_mul_8s_11s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_8s_11s_18_1_1_U13(
    .din0(mul_ln728_6_fu_1378_p0),
    .din1(r_V_37_fu_350_p2),
    .dout(mul_ln728_6_fu_1378_p2)
);

myproject_mul_mul_8s_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8s_16s_22_1_1_U14(
    .din0(mul_ln728_7_fu_1384_p0),
    .din1(r_V_31_fu_629_p2),
    .dout(mul_ln728_7_fu_1384_p2)
);

myproject_mul_mul_8s_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8s_16s_22_1_1_U15(
    .din0(mul_ln728_8_fu_1390_p0),
    .din1(r_V_33_fu_642_p2),
    .dout(mul_ln728_8_fu_1390_p2)
);

myproject_mac_mulsub_8s_16s_23ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_mulsub_8s_16s_23ns_23_1_1_U16(
    .din0(grp_fu_1396_p0),
    .din1(r_V_6_reg_1558),
    .din2(grp_fu_1396_p2),
    .dout(grp_fu_1396_p3)
);

myproject_am_addmul_11s_9s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
myproject_am_addmul_11s_9s_8s_18_1_1_U17(
    .din0(grp_fu_1404_p0),
    .din1(r_V_4_reg_1543),
    .din2(grp_fu_1404_p2),
    .dout(grp_fu_1404_p3)
);

myproject_am_submul_10s_8s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
myproject_am_submul_10s_8s_8s_18_1_1_U18(
    .din0(shl_ln1118_7_fu_861_p3),
    .din1(tmp_1_reg_1446_pp0_iter1_reg),
    .din2(grp_fu_1413_p2),
    .dout(grp_fu_1413_p3)
);

myproject_am_submul_10s_8s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
myproject_am_submul_10s_8s_8s_18_1_1_U19(
    .din0(r_V_8_fu_712_p3),
    .din1(tmp_2_reg_1466_pp0_iter1_reg),
    .din2(grp_fu_1422_p2),
    .dout(grp_fu_1422_p3)
);

myproject_mul_mul_8s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_8s_13s_18_1_1_U20(
    .din0(mul_ln1192_7_fu_1431_p0),
    .din1(r_V_23_fu_903_p2),
    .dout(mul_ln1192_7_fu_1431_p2)
);

myproject_am_submul_11s_8s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
myproject_am_submul_11s_8s_8s_18_1_1_U21(
    .din0(r_V_48_fu_996_p3),
    .din1(tmp_5_reg_1521_pp0_iter1_reg),
    .din2(grp_fu_1437_p2),
    .dout(grp_fu_1437_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 128'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_12_reg_1623 <= add_ln1192_12_fu_566_p2;
        mul_ln1118_reg_1533 <= mul_ln1118_fu_307_p2;
        mul_ln1192_10_reg_1538 <= mul_ln1192_10_fu_1296_p2;
        mul_ln1192_3_reg_1563 <= mul_ln1192_3_fu_1309_p2;
        mul_ln728_1_reg_1583 <= mul_ln728_1_fu_1321_p2;
        mul_ln728_2_reg_1588 <= mul_ln728_2_fu_1327_p2;
        mul_ln728_3_reg_1593 <= mul_ln728_3_fu_1333_p2;
        mul_ln728_6_reg_1633 <= mul_ln728_6_fu_1378_p2;
        mul_ln728_7_reg_1643 <= mul_ln728_7_fu_1384_p2;
        mul_ln728_8_reg_1648 <= mul_ln728_8_fu_1390_p2;
        mul_ln728_reg_1573 <= mul_ln728_fu_1315_p2;
        p_Val2_11_reg_1492 <= {{x_V_in_sig[119:112]}};
        r_V_38_reg_1548[16 : 1] <= r_V_38_fu_388_p2[16 : 1];
        r_V_41_reg_1578 <= r_V_41_fu_453_p2;
        r_V_43_reg_1608[12 : 2] <= r_V_43_fu_503_p2[12 : 2];
        r_V_4_reg_1543[8 : 1] <= r_V_4_fu_377_p3[8 : 1];
        r_V_6_reg_1558 <= r_V_6_fu_397_p2;
        ret_V_9_reg_1638[22 : 5] <= ret_V_9_fu_623_p2[22 : 5];
        ret_V_reg_1487[21 : 5] <= ret_V_fu_267_p2[21 : 5];
        rhs_V_18_reg_1628[20 : 5] <= rhs_V_18_fu_577_p3[20 : 5];
        sext_ln1116_5_reg_1568[16 : 1] <= sext_ln1116_5_fu_436_p1[16 : 1];
        sext_ln1117_1_reg_1461 <= sext_ln1117_1_fu_197_p1;
        sext_ln1118_13_reg_1506 <= sext_ln1118_13_fu_283_p1;
        sext_ln1118_24_reg_1613 <= sext_ln1118_24_fu_509_p1;
        sext_ln1118_2_reg_1482 <= sext_ln1118_2_fu_245_p1;
        sext_ln1192_1_reg_1476 <= sext_ln1192_1_fu_211_p1;
        sext_ln1192_1_reg_1476_pp0_iter1_reg <= sext_ln1192_1_reg_1476;
        tmp_1_reg_1446 <= {{x_V_in_sig[127:120]}};
        tmp_1_reg_1446_pp0_iter1_reg <= tmp_1_reg_1446;
        tmp_2_reg_1466 <= {{x_V_in_sig[23:16]}};
        tmp_2_reg_1466_pp0_iter1_reg <= tmp_2_reg_1466;
        tmp_4_reg_1512 <= {{x_V_in_sig[39:32]}};
        tmp_4_reg_1512_pp0_iter1_reg <= tmp_4_reg_1512;
        tmp_5_reg_1521 <= {{x_V_in_sig[31:24]}};
        tmp_5_reg_1521_pp0_iter1_reg <= tmp_5_reg_1521;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_9_reg_1668 <= add_ln1192_9_fu_891_p2;
        mul_ln1192_7_reg_1678 <= mul_ln1192_7_fu_1431_p2;
        r_V_39_reg_1658[17 : 2] <= r_V_39_fu_727_p2[17 : 2];
        r_V_44_reg_1683 <= r_V_44_fu_913_p2;
        sext_ln1192_15_reg_1673 <= sext_ln1192_15_fu_897_p1;
        sub_ln1192_1_reg_1653 <= sub_ln1192_1_fu_704_p2;
        tmp_1_reg_1446_pp0_iter2_reg <= tmp_1_reg_1446_pp0_iter1_reg;
        tmp_2_reg_1466_pp0_iter2_reg <= tmp_2_reg_1466_pp0_iter1_reg;
        trunc_ln708_1_reg_1663 <= {{ret_V_3_fu_842_p2[27:20]}};
        trunc_ln708_3_reg_1688 <= {{ret_V_6_fu_1041_p2[22:15]}};
        trunc_ln708_4_reg_1693 <= {{ret_V_10_fu_1135_p2[27:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_reg_1553 <= grp_fu_1302_p3;
        mul_ln1192_4_reg_1598 <= grp_fu_1339_p3;
        mul_ln1192_5_reg_1603 <= grp_fu_1347_p3;
        sub_ln1192_7_reg_1618 <= grp_fu_1355_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1273_p2 = (sub_ln1192_10_fu_1254_p2 + shl_ln1192_5_fu_1265_p3);

assign add_ln1192_12_fu_566_p2 = ($signed(sub_ln1192_12_fu_549_p2) + $signed(sext_ln1192_20_fu_562_p1));

assign add_ln1192_13_fu_943_p2 = ($signed(sub_ln1192_13_fu_935_p2) + $signed(sext_ln1192_22_fu_940_p1));

assign add_ln1192_14_fu_956_p2 = (add_ln1192_13_fu_943_p2 + rhs_V_19_fu_949_p3);

assign add_ln1192_15_fu_973_p2 = ($signed(add_ln1192_14_fu_956_p2) + $signed(sext_ln1192_23_fu_969_p1));

assign add_ln1192_18_fu_1075_p2 = ($signed(lhs_V_fu_1057_p3) + $signed(sext_ln1192_27_fu_1071_p1));

assign add_ln1192_19_fu_1116_p2 = ($signed(sub_ln1192_17_fu_1099_p2) + $signed(sext_ln1192_29_fu_1112_p1));

assign add_ln1192_2_fu_1162_p2 = ($signed(sub_ln1192_1_reg_1653) + $signed(sext_ln1192_6_fu_1158_p1));

assign add_ln1192_3_fu_1177_p2 = (add_ln1192_2_fu_1162_p2 + rhs_V_5_fu_1170_p3);

assign add_ln1192_5_fu_760_p2 = (sub_ln1192_3_fu_747_p2 + rhs_V_8_fu_753_p3);

assign add_ln1192_6_fu_794_p2 = ($signed(sub_ln1192_4_fu_777_p2) + $signed(sext_ln1192_10_fu_790_p1));

assign add_ln1192_7_fu_807_p2 = (add_ln1192_6_fu_794_p2 + shl_ln1192_2_fu_800_p3);

assign add_ln1192_9_fu_891_p2 = (sub_ln1192_8_fu_879_p2 + rhs_V_14_fu_884_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1302_p0 = sext_ln1192_1_reg_1476;

assign grp_fu_1302_p2 = ($signed(sext_ln703_fu_356_p1) + $signed(sext_ln728_1_fu_367_p1));

assign grp_fu_1339_p0 = sext_ln1118_3_fu_329_p1;

assign grp_fu_1339_p1 = sext_ln1118_21_fu_485_p1;

assign grp_fu_1347_p0 = sext_ln1118_21_fu_485_p1;

assign grp_fu_1347_p2 = sext_ln728_4_fu_489_p1;

assign grp_fu_1355_p0 = sext_ln728_3_fu_450_p1;

assign grp_fu_1355_p2 = {{p_Val2_11_reg_1492}, {15'd0}};

assign grp_fu_1396_p0 = sext_ln1192_1_reg_1476_pp0_iter1_reg;

assign grp_fu_1396_p2 = ($signed(add_ln1192_reg_1553) + $signed(sext_ln1192_3_fu_674_p1));

assign grp_fu_1404_p0 = sext_ln1118_8_fu_693_p1;

assign grp_fu_1404_p2 = sext_ln1118_1_fu_655_p1;

assign grp_fu_1413_p2 = sext_ln1192_13_fu_858_p1;

assign grp_fu_1422_p2 = sext_ln1192_13_fu_858_p1;

assign grp_fu_1437_p2 = sext_ln1192_13_fu_858_p1;

assign lhs_V_fu_1057_p3 = {{ret_V_9_reg_1638}, {5'd0}};

assign mul_ln1118_fu_307_p0 = sext_ln1118_13_fu_283_p1;

assign mul_ln1118_fu_307_p1 = sext_ln1116_1_fu_241_p1;

assign mul_ln1118_fu_307_p2 = ($signed(mul_ln1118_fu_307_p0) * $signed(mul_ln1118_fu_307_p1));

assign mul_ln1192_11_fu_1371_p0 = sext_ln1118_15_fu_405_p1;

assign mul_ln1192_7_fu_1431_p0 = sext_ln1192_13_fu_858_p1;

assign mul_ln1192_8_fu_1260_p1 = sext_ln1192_15_reg_1673;

assign mul_ln1192_8_fu_1260_p2 = ($signed({{1'b0}, {13'd58}}) * $signed(mul_ln1192_8_fu_1260_p1));

assign mul_ln728_1_fu_1321_p0 = sext_ln1118_15_fu_405_p1;

assign mul_ln728_2_fu_1327_p1 = sext_ln1118_18_fu_468_p1;

assign mul_ln728_3_fu_1333_p1 = sext_ln1118_18_fu_468_p1;

assign mul_ln728_6_fu_1378_p0 = sext_ln728_4_fu_489_p1;

assign mul_ln728_7_fu_1384_p0 = sext_ln1118_34_fu_639_p1;

assign mul_ln728_8_fu_1390_p0 = sext_ln1118_34_fu_639_p1;

assign mul_ln728_fu_1315_p0 = sext_ln728_3_fu_450_p1;

assign p_Val2_11_fu_273_p4 = {{x_V_in_sig[119:112]}};

assign r_V_11_fu_335_p3 = {{p_Val2_11_reg_1492}, {2'd0}};

assign r_V_12_fu_415_p0 = sext_ln1118_15_fu_405_p1;

assign r_V_12_fu_415_p1 = r_V_11_fu_335_p3;

assign r_V_12_fu_415_p2 = ($signed(r_V_12_fu_415_p0) * $signed(r_V_12_fu_415_p1));

assign r_V_13_fu_425_p3 = {{p_Val2_11_reg_1492}, {1'd0}};

assign r_V_14_fu_440_p0 = p_Val2_11_reg_1492;

assign r_V_14_fu_440_p1 = sext_ln1116_5_fu_436_p1;

assign r_V_14_fu_440_p2 = ($signed(r_V_14_fu_440_p0) * $signed(r_V_14_fu_440_p1));

assign r_V_20_fu_515_p0 = tmp_5_reg_1521;

assign r_V_20_fu_515_p1 = sext_ln1116_5_fu_436_p1;

assign r_V_20_fu_515_p2 = ($signed(r_V_20_fu_515_p0) * $signed(r_V_20_fu_515_p1));

assign r_V_23_fu_903_p1 = tmp_5_reg_1521_pp0_iter1_reg;

assign r_V_23_fu_903_p2 = ($signed({{1'b0}, {13'd11}}) * $signed(r_V_23_fu_903_p1));

assign r_V_25_fu_313_p0 = sext_ln1118_13_fu_283_p1;

assign r_V_25_fu_313_p1 = sext_ln1118_13_fu_283_p1;

assign r_V_25_fu_313_p2 = ($signed(r_V_25_fu_313_p0) * $signed(r_V_25_fu_313_p1));

assign r_V_26_fu_478_p3 = {{p_Val2_11_reg_1492}, {3'd0}};

assign r_V_31_fu_629_p0 = sext_ln1117_fu_326_p1;

assign r_V_31_fu_629_p1 = sext_ln1118_24_fu_509_p1;

assign r_V_31_fu_629_p2 = ($signed(r_V_31_fu_629_p0) * $signed(r_V_31_fu_629_p1));

assign r_V_33_fu_642_p0 = sext_ln1118_24_fu_509_p1;

assign r_V_33_fu_642_p1 = sext_ln1118_24_fu_509_p1;

assign r_V_33_fu_642_p2 = ($signed(r_V_33_fu_642_p0) * $signed(r_V_33_fu_642_p1));

assign r_V_35_fu_227_p0 = tmp_1_fu_187_p4;

assign r_V_35_fu_227_p1 = r_V_fu_215_p3;

assign r_V_35_fu_227_p2 = ($signed(r_V_35_fu_227_p0) * $signed(r_V_35_fu_227_p1));

assign r_V_36_fu_249_p0 = sext_ln1116_1_fu_241_p1;

assign r_V_36_fu_249_p1 = tmp_2_fu_201_p4;

assign r_V_36_fu_249_p2 = ($signed(r_V_36_fu_249_p0) * $signed(r_V_36_fu_249_p1));

assign r_V_37_fu_350_p2 = ($signed(sext_ln1118_6_fu_346_p1) - $signed(sext_ln1118_4_fu_332_p1));

assign r_V_38_fu_388_p0 = sext_ln1117_1_reg_1461;

assign r_V_38_fu_388_p1 = r_V_4_fu_377_p3;

assign r_V_38_fu_388_p2 = ($signed(r_V_38_fu_388_p0) * $signed(r_V_38_fu_388_p1));

assign r_V_39_fu_727_p0 = sext_ln1118_1_fu_655_p1;

assign r_V_39_fu_727_p1 = r_V_8_fu_712_p3;

assign r_V_39_fu_727_p2 = ($signed(r_V_39_fu_727_p0) * $signed(r_V_39_fu_727_p1));

assign r_V_40_fu_1194_p2 = ($signed(sext_ln1118_9_fu_1167_p1) + $signed(sext_ln1118_12_fu_1190_p1));

assign r_V_41_fu_453_p2 = ($signed(sext_ln1118_4_fu_332_p1) + $signed(sext_ln1118_6_fu_346_p1));

assign r_V_42_fu_463_p0 = sext_ln1117_fu_326_p1;

assign r_V_42_fu_463_p1 = sext_ln1118_13_reg_1506;

assign r_V_42_fu_463_p2 = ($signed(r_V_42_fu_463_p0) * $signed(r_V_42_fu_463_p1));

assign r_V_43_fu_503_p2 = ($signed(sext_ln1118_23_fu_499_p1) - $signed(sext_ln1118_5_fu_342_p1));

assign r_V_44_fu_913_p0 = sext_ln1118_24_reg_1613;

assign r_V_44_fu_913_p1 = tmp_4_reg_1512_pp0_iter1_reg;

assign r_V_44_fu_913_p2 = ($signed(r_V_44_fu_913_p0) * $signed(r_V_44_fu_913_p1));

assign r_V_45_fu_918_p0 = tmp_2_reg_1466_pp0_iter1_reg;

assign r_V_45_fu_918_p1 = sext_ln1116_5_reg_1568;

assign r_V_45_fu_918_p2 = ($signed(r_V_45_fu_918_p0) * $signed(r_V_45_fu_918_p1));

assign r_V_46_fu_572_p0 = sext_ln1118_13_reg_1506;

assign r_V_46_fu_572_p1 = sext_ln1118_24_fu_509_p1;

assign r_V_46_fu_572_p2 = ($signed(r_V_46_fu_572_p0) * $signed(r_V_46_fu_572_p1));

assign r_V_47_fu_686_p3 = {{tmp_1_reg_1446_pp0_iter1_reg}, {3'd0}};

assign r_V_48_fu_996_p3 = {{tmp_5_reg_1521_pp0_iter1_reg}, {3'd0}};

assign r_V_49_fu_601_p2 = ($signed(sext_ln1118_21_fu_485_p1) - $signed(sext_ln1118_3_fu_329_p1));

assign r_V_4_fu_377_p3 = {{tmp_1_reg_1446}, {1'd0}};

assign r_V_50_fu_1081_p2 = ($signed(sext_ln1118_8_fu_693_p1) - $signed(sext_ln700_fu_658_p1));

assign r_V_6_fu_397_p0 = sext_ln1117_fu_326_p1;

assign r_V_6_fu_397_p1 = sext_ln1118_2_reg_1482;

assign r_V_6_fu_397_p2 = ($signed(r_V_6_fu_397_p0) * $signed(r_V_6_fu_397_p1));

assign r_V_8_fu_712_p3 = {{tmp_2_reg_1466_pp0_iter1_reg}, {2'd0}};

assign r_V_fu_215_p3 = {{trunc_ln1117_fu_183_p1}, {1'd0}};

assign ret_V_10_fu_1135_p2 = ($signed(28'd254803968) + $signed(sub_ln1192_18_fu_1129_p2));

assign ret_V_2_fu_1214_p2 = ($signed(23'd7667712) + $signed(sub_ln1192_2_fu_1208_p2));

assign ret_V_3_fu_842_p2 = ($signed(28'd241172480) + $signed(sub_ln1192_6_fu_836_p2));

assign ret_V_4_fu_1279_p2 = ($signed(23'd8060928) + $signed(add_ln1192_10_fu_1273_p2));

assign ret_V_6_fu_1041_p2 = ($signed(23'd7897088) + $signed(sub_ln1192_16_fu_1035_p2));

assign ret_V_7_fu_589_p2 = ($signed(21'd0) - $signed(rhs_V_16_fu_554_p3));

assign ret_V_8_fu_595_p2 = ($signed(ret_V_7_fu_589_p2) - $signed(rhs_V_18_fu_577_p3));

assign ret_V_9_fu_623_p2 = ($signed(sext_ln703_1_fu_607_p1) + $signed(sext_ln728_6_fu_619_p1));

assign ret_V_fu_267_p2 = ($signed(sext_ln728_fu_263_p1) - $signed(rhs_V_fu_233_p3));

assign rhs_V_10_fu_783_p3 = {{mul_ln728_3_reg_1593}, {5'd0}};

assign rhs_V_11_fu_829_p3 = {{r_V_43_reg_1608}, {15'd0}};

assign rhs_V_13_fu_872_p3 = {{grp_fu_1413_p3}, {5'd0}};

assign rhs_V_14_fu_884_p3 = {{grp_fu_1422_p3}, {5'd0}};

assign rhs_V_15_fu_1243_p3 = {{r_V_44_reg_1683}, {5'd0}};

assign rhs_V_16_fu_554_p3 = {{r_V_42_fu_463_p2}, {5'd0}};

assign rhs_V_17_fu_923_p3 = {{r_V_45_fu_918_p2}, {5'd0}};

assign rhs_V_18_fu_577_p3 = {{r_V_46_fu_572_p2}, {5'd0}};

assign rhs_V_19_fu_949_p3 = {{mul_ln728_6_reg_1633}, {5'd0}};

assign rhs_V_1_fu_255_p3 = {{r_V_36_fu_249_p2}, {5'd0}};

assign rhs_V_20_fu_962_p3 = {{r_V_41_reg_1578}, {10'd0}};

assign rhs_V_21_fu_979_p3 = {{tmp_1_reg_1446_pp0_iter1_reg}, {13'd0}};

assign rhs_V_22_fu_1007_p3 = {{tmp_5_reg_1521_pp0_iter1_reg}, {13'd0}};

assign rhs_V_23_fu_1024_p3 = {{tmp_4_reg_1512_pp0_iter1_reg}, {10'd0}};

assign rhs_V_24_fu_611_p3 = {{r_V_49_fu_601_p2}, {10'd0}};

assign rhs_V_25_fu_1064_p3 = {{mul_ln728_7_reg_1643}, {5'd0}};

assign rhs_V_26_fu_1087_p3 = {{r_V_50_fu_1081_p2}, {15'd0}};

assign rhs_V_27_fu_1105_p3 = {{mul_ln728_8_reg_1648}, {5'd0}};

assign rhs_V_2_fu_359_p3 = {{r_V_37_fu_350_p2}, {10'd0}};

assign rhs_V_3_fu_667_p3 = {{r_V_38_reg_1548}, {5'd0}};

assign rhs_V_4_fu_1151_p3 = {{tmp_1_reg_1446_pp0_iter2_reg}, {14'd0}};

assign rhs_V_5_fu_1170_p3 = {{r_V_39_reg_1658}, {5'd0}};

assign rhs_V_6_fu_1200_p3 = {{r_V_40_fu_1194_p2}, {10'd0}};

assign rhs_V_7_fu_740_p3 = {{mul_ln728_reg_1573}, {5'd0}};

assign rhs_V_8_fu_753_p3 = {{mul_ln728_1_reg_1583}, {10'd0}};

assign rhs_V_9_fu_766_p3 = {{mul_ln728_2_reg_1588}, {5'd0}};

assign rhs_V_fu_233_p3 = {{r_V_35_fu_227_p2}, {5'd0}};

assign sext_ln1116_1_fu_241_p1 = trunc_ln1117_fu_183_p1;

assign sext_ln1116_5_fu_436_p1 = r_V_13_fu_425_p3;

assign sext_ln1117_1_fu_197_p1 = tmp_1_fu_187_p4;

assign sext_ln1117_fu_326_p1 = tmp_1_reg_1446;

assign sext_ln1118_12_fu_1190_p1 = $signed(shl_ln1118_5_fu_1183_p3);

assign sext_ln1118_13_fu_283_p1 = p_Val2_11_fu_273_p4;

assign sext_ln1118_15_fu_405_p1 = p_Val2_11_reg_1492;

assign sext_ln1118_18_fu_468_p1 = r_V_42_fu_463_p2;

assign sext_ln1118_1_fu_655_p1 = tmp_2_reg_1466_pp0_iter1_reg;

assign sext_ln1118_21_fu_485_p1 = r_V_26_fu_478_p3;

assign sext_ln1118_23_fu_499_p1 = $signed(shl_ln1118_6_fu_492_p3);

assign sext_ln1118_24_fu_509_p1 = tmp_5_reg_1521;

assign sext_ln1118_2_fu_245_p1 = tmp_2_fu_201_p4;

assign sext_ln1118_34_fu_639_p1 = tmp_5_reg_1521;

assign sext_ln1118_3_fu_329_p1 = p_Val2_11_reg_1492;

assign sext_ln1118_4_fu_332_p1 = p_Val2_11_reg_1492;

assign sext_ln1118_5_fu_342_p1 = r_V_11_fu_335_p3;

assign sext_ln1118_6_fu_346_p1 = r_V_11_fu_335_p3;

assign sext_ln1118_8_fu_693_p1 = $signed(r_V_47_fu_686_p3);

assign sext_ln1118_9_fu_1167_p1 = tmp_2_reg_1466_pp0_iter2_reg;

assign sext_ln1192_10_fu_790_p1 = $signed(rhs_V_10_fu_783_p3);

assign sext_ln1192_13_fu_858_p1 = tmp_5_reg_1521_pp0_iter1_reg;

assign sext_ln1192_15_fu_897_p1 = tmp_5_reg_1521_pp0_iter1_reg;

assign sext_ln1192_17_fu_1250_p1 = $signed(rhs_V_15_fu_1243_p3);

assign sext_ln1192_1_fu_211_p1 = tmp_2_fu_201_p4;

assign sext_ln1192_20_fu_562_p1 = rhs_V_16_fu_554_p3;

assign sext_ln1192_21_fu_931_p1 = $signed(rhs_V_17_fu_923_p3);

assign sext_ln1192_22_fu_940_p1 = rhs_V_18_reg_1628;

assign sext_ln1192_23_fu_969_p1 = $signed(rhs_V_20_fu_962_p3);

assign sext_ln1192_24_fu_986_p1 = $signed(rhs_V_21_fu_979_p3);

assign sext_ln1192_25_fu_1014_p1 = $signed(rhs_V_22_fu_1007_p3);

assign sext_ln1192_26_fu_1031_p1 = $signed(rhs_V_23_fu_1024_p3);

assign sext_ln1192_27_fu_1071_p1 = $signed(rhs_V_25_fu_1064_p3);

assign sext_ln1192_28_fu_1095_p1 = $signed(rhs_V_26_fu_1087_p3);

assign sext_ln1192_29_fu_1112_p1 = $signed(rhs_V_27_fu_1105_p3);

assign sext_ln1192_3_fu_674_p1 = $signed(rhs_V_3_fu_667_p3);

assign sext_ln1192_6_fu_1158_p1 = $signed(rhs_V_4_fu_1151_p3);

assign sext_ln1192_9_fu_773_p1 = $signed(rhs_V_9_fu_766_p3);

assign sext_ln700_fu_658_p1 = tmp_1_reg_1446_pp0_iter1_reg;

assign sext_ln703_1_fu_607_p1 = $signed(ret_V_8_fu_595_p2);

assign sext_ln703_fu_356_p1 = $signed(ret_V_reg_1487);

assign sext_ln728_1_fu_367_p1 = $signed(rhs_V_2_fu_359_p3);

assign sext_ln728_3_fu_450_p1 = tmp_4_reg_1512;

assign sext_ln728_4_fu_489_p1 = tmp_4_reg_1512;

assign sext_ln728_6_fu_619_p1 = $signed(rhs_V_24_fu_611_p3);

assign sext_ln728_fu_263_p1 = $signed(rhs_V_1_fu_255_p3);

assign shl_ln1118_5_fu_1183_p3 = {{tmp_2_reg_1466_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_6_fu_492_p3 = {{p_Val2_11_reg_1492}, {4'd0}};

assign shl_ln1118_7_fu_861_p3 = {{tmp_1_reg_1446_pp0_iter1_reg}, {2'd0}};

assign shl_ln1192_1_fu_733_p3 = {{mul_ln1192_3_reg_1563}, {5'd0}};

assign shl_ln1192_2_fu_800_p3 = {{mul_ln1192_4_reg_1598}, {10'd0}};

assign shl_ln1192_3_fu_816_p3 = {{mul_ln1192_5_reg_1603}, {10'd0}};

assign shl_ln1192_4_fu_1231_p3 = {{mul_ln1192_7_reg_1678}, {5'd0}};

assign shl_ln1192_5_fu_1265_p3 = {{mul_ln1192_8_fu_1260_p2}, {10'd0}};

assign shl_ln1192_6_fu_542_p3 = {{mul_ln1192_11_fu_1371_p2}, {5'd0}};

assign shl_ln1192_7_fu_1122_p3 = {{grp_fu_1437_p3}, {10'd0}};

assign shl_ln_fu_697_p3 = {{grp_fu_1404_p3}, {5'd0}};

assign sub_ln1192_10_fu_1254_p2 = ($signed(sub_ln1192_9_fu_1238_p2) - $signed(sext_ln1192_17_fu_1250_p1));

assign sub_ln1192_12_fu_549_p2 = ($signed(grp_fu_1363_p3) - $signed(shl_ln1192_6_fu_542_p3));

assign sub_ln1192_13_fu_935_p2 = ($signed(add_ln1192_12_reg_1623) - $signed(sext_ln1192_21_fu_931_p1));

assign sub_ln1192_14_fu_990_p2 = ($signed(add_ln1192_15_fu_973_p2) - $signed(sext_ln1192_24_fu_986_p1));

assign sub_ln1192_15_fu_1018_p2 = ($signed(sub_ln1192_14_fu_990_p2) - $signed(sext_ln1192_25_fu_1014_p1));

assign sub_ln1192_16_fu_1035_p2 = ($signed(sub_ln1192_15_fu_1018_p2) - $signed(sext_ln1192_26_fu_1031_p1));

assign sub_ln1192_17_fu_1099_p2 = ($signed(add_ln1192_18_fu_1075_p2) - $signed(sext_ln1192_28_fu_1095_p1));

assign sub_ln1192_18_fu_1129_p2 = (add_ln1192_19_fu_1116_p2 - shl_ln1192_7_fu_1122_p3);

assign sub_ln1192_1_fu_704_p2 = ($signed(grp_fu_1396_p3) - $signed(shl_ln_fu_697_p3));

assign sub_ln1192_2_fu_1208_p2 = (add_ln1192_3_fu_1177_p2 - rhs_V_6_fu_1200_p3);

assign sub_ln1192_3_fu_747_p2 = (rhs_V_7_fu_740_p3 - shl_ln1192_1_fu_733_p3);

assign sub_ln1192_4_fu_777_p2 = ($signed(add_ln1192_5_fu_760_p2) - $signed(sext_ln1192_9_fu_773_p1));

assign sub_ln1192_5_fu_823_p2 = (add_ln1192_7_fu_807_p2 - shl_ln1192_3_fu_816_p3);

assign sub_ln1192_6_fu_836_p2 = (sub_ln1192_5_fu_823_p2 - rhs_V_11_fu_829_p3);

assign sub_ln1192_8_fu_879_p2 = ($signed(sub_ln1192_7_reg_1618) - $signed(rhs_V_13_fu_872_p3));

assign sub_ln1192_9_fu_1238_p2 = (add_ln1192_9_reg_1668 - shl_ln1192_4_fu_1231_p3);

assign tmp_1_fu_187_p4 = {{x_V_in_sig[127:120]}};

assign tmp_2_fu_201_p4 = {{x_V_in_sig[23:16]}};

assign trunc_ln1117_fu_183_p1 = x_V_in_sig[7:0];

assign y_0_V = {{ret_V_2_fu_1214_p2[22:15]}};

assign y_1_V = trunc_ln708_1_reg_1663;

assign y_2_V = {{ret_V_4_fu_1279_p2[22:15]}};

assign y_3_V = trunc_ln708_3_reg_1688;

assign y_4_V = trunc_ln708_4_reg_1693;

always @ (posedge ap_clk) begin
    ret_V_reg_1487[4:0] <= 5'b00000;
    r_V_4_reg_1543[0] <= 1'b0;
    r_V_38_reg_1548[0] <= 1'b0;
    sext_ln1116_5_reg_1568[0] <= 1'b0;
    r_V_43_reg_1608[1:0] <= 2'b00;
    rhs_V_18_reg_1628[4:0] <= 5'b00000;
    ret_V_9_reg_1638[4:0] <= 5'b00000;
    r_V_39_reg_1658[1:0] <= 2'b00;
end

endmodule //myproject
