INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital/gra_design_xxw/gra_design_xxw.srcs/sim_1/new/tb_PLL_60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PLL_60
