#include "Ifx_Types.h"
#include "IfxCpu_reg.h"
#include "IfxMtu.h"
#include "IfxScuRcu.h"
#include "Ifx_Cfg_Trap.h"
#include "IfxDts_Dts.h"

#define DPR_GRANULARITY                 8                           /* Data Protection Range granularity in bytes   */
#define CPR_GRANULARITY                 32                          /* Code Protection Range granularity in bytes   */
/* Data Protection Ranges */
#define DATA_PROTECTION_RANGE_0         0
#define DATA_PROTECTION_RANGE_1         1
#define DATA_PROTECTION_RANGE_2         2
#define DATA_PROTECTION_RANGE_3         3
#define DATA_PROTECTION_RANGE_4         4
#define DATA_PROTECTION_RANGE_5         5
#define DATA_PROTECTION_RANGE_6         6
#define DATA_PROTECTION_RANGE_7         7
#define DATA_PROTECTION_RANGE_8         8
#define DATA_PROTECTION_RANGE_9         9
#define DATA_PROTECTION_RANGE_10        10
#define DATA_PROTECTION_RANGE_11        11
#define DATA_PROTECTION_RANGE_12        12
#define DATA_PROTECTION_RANGE_13        13
#define DATA_PROTECTION_RANGE_14        14
#define DATA_PROTECTION_RANGE_15        15
#define DATA_PROTECTION_RANGE_16        16
#define DATA_PROTECTION_RANGE_17        17
/* Code Protection Ranges */
#define CODE_PROTECTION_RANGE_0         0
#define CODE_PROTECTION_RANGE_1         1
#define CODE_PROTECTION_RANGE_2         2
#define CODE_PROTECTION_RANGE_3         3
#define CODE_PROTECTION_RANGE_4         4
#define CODE_PROTECTION_RANGE_5         5
#define CODE_PROTECTION_RANGE_6         6
#define CODE_PROTECTION_RANGE_7         7
#define CODE_PROTECTION_RANGE_8         8
#define CODE_PROTECTION_RANGE_9         9
/* Protection Sets */
#define PROTECTION_SET_0                0
#define PROTECTION_SET_1                1
#define PROTECTION_SET_2                2
#define PROTECTION_SET_3                3
#define PROTECTION_SET_4                4
#define PROTECTION_SET_5                5
#define FIRST_ADDR                      0x00000000U
#define LAST_ADDR                       0xFFFFFFFFU
#define MBIST_TEST_RANGE_ENABLE         0x1U                                /* Enable range mode                        */
#define MBIST_TEST_LOWER_RANGE_LIMIT    0x00U                               /* Lower address range limit                */
#define MBIST_TEST_HIGHER_RANGE_LIMIT   0xFFU                               /* Higher address range limit               */
#define MTU_CLEAR_FAULTSTS_OPERR0_MSK   0x3E                                /* Mask for clearing bit 0 of OPERR bit-field in MCi_FAULTSTS (i=0-95) register        */
#define MIN_TEMP_LIMIT                  -40                                 /* Lower temperature limit              */
#define MAX_TEMP_LIMIT                  140U                                /* Upper temperature limit              */
#define RESET_SRC                       APPLICATION_RESET                   /* Macro used to set the type of software reset */
#define APPLICATION_RESET               IfxScuRcu_ResetType_application
#define SYSTEM_RESET                    IfxScuRcu_ResetType_system

typedef enum
{
    NO_ERR = 0xEFEFU,
    McuSm_IfxSmu_Alarm_CPU0_Lockstep_ComparatorError                              = 0,
    McuSm_IfxSmu_Alarm_CPU0_Buslevel_MpuViolation                                 = 1,
    McuSm_IfxSmu_Alarm_CPU0_PFI0_PFLASH0_ReadPathError                            = 2,
    McuSm_IfxSmu_Alarm_CPU0_PCACHETAG_UncorrectableErrorDetection                 = 4,
    McuSm_IfxSmu_Alarm_CPU0_PCACHETAG_MiscellaneousErrorDetection                 = 5,
    McuSm_IfxSmu_Alarm_CPU0_PSPRPCACHE_SingleBitErrorCorrection                   = 6,
    McuSm_IfxSmu_Alarm_CPU0_PSPRPCACHE_UncorrectableErrorDetection                = 7,
    McuSm_IfxSmu_Alarm_CPU0_PSPRPCACHE_MiscellaneousErrorDetection                = 8,
    McuSm_IfxSmu_Alarm_CPU0_DSPRDCACHEDLMU_SingleBitErrorCorrection               = 9,
    McuSm_IfxSmu_Alarm_CPU0_DSPRDCACHEDLMU_UncorrectableErrorDetection            = 10,
    McuSm_IfxSmu_Alarm_CPU0_DSPRDCACHEDLMU_MiscelleniousErrorDetection            = 11,
    McuSm_IfxSmu_Alarm_CPU0_DCACHETAG_SingleBitErrorCorrection                    = 12,
    McuSm_IfxSmu_Alarm_CPU0_DCACHETAG_UncorrectableErrorDetection                 = 13,
    McuSm_IfxSmu_Alarm_CPU0_DCACHETAG_MiscellaneousErrorDetection                 = 14,
    McuSm_IfxSmu_Alarm_CPU0_CPU_InstructionFetchSriInterfaceEdcError              = 22,
    McuSm_IfxSmu_Alarm_CPU0_CPU_DataSriInterfaceLoadStoreEdcError                 = 23,
    McuSm_IfxSmu_Alarm_CPU0_CPU_ExceptionInterruptTrap                            = 24,
    McuSm_IfxSmu_Alarm_CPU1_Lockstep_ComparatorError                              = 32,
    McuSm_IfxSmu_Alarm_CPU1_Buslevel_MpuViolation                                 = 33,
    McuSm_IfxSmu_Alarm_CPU1_PFI1_PFLASH1_ReadPathError                            = 34,
    McuSm_IfxSmu_Alarm_CPU1_PCACHETAG_UncorrectableErrorDetection                 = 36,
    McuSm_IfxSmu_Alarm_CPU1_PCACHETAG_MiscellaneousErrorDetection                 = 37,
    McuSm_IfxSmu_Alarm_CPU1_PSPRPCACHE_SingleBitErrorCorrection                   = 38,
    McuSm_IfxSmu_Alarm_CPU1_PSPRPCACHE_UncorrectableErrorDetection                = 39,
    McuSm_IfxSmu_Alarm_CPU1_PSPRPCACHE_MiscellaneousErrorDetection                = 40,
    McuSm_IfxSmu_Alarm_CPU1_DSPRDCACHEDLMU_SingleBitErrorCorrection               = 41,
    McuSm_IfxSmu_Alarm_CPU1_DSPRDCACHEDLMU_UncorrectableErrorDetection            = 42,
    McuSm_IfxSmu_Alarm_CPU1_DSPRDCACHEDLMU_MiscellaneousErrorDetection            = 43,
    McuSm_IfxSmu_Alarm_CPU1_DCACHETAG_SingleBitErrorCorrection                    = 44,
    McuSm_IfxSmu_Alarm_CPU1_DCACHETAG_UncorrectableErrorDetection                 = 45,
    McuSm_IfxSmu_Alarm_CPU1_DCACHETAG_MiscellaneousErrorDetection                 = 46,
    McuSm_IfxSmu_Alarm_CPU1_CPU_InstructionFetchSriInterfaceEdcError              = 54,
    McuSm_IfxSmu_Alarm_CPU1_CPU_DataSriInterfaceLoadStoreEdcError                 = 55,
    McuSm_IfxSmu_Alarm_CPU1_CPU_ExceptionInterruptTrap                            = 56,
    McuSm_IfxSmu_Alarm_CPU2_Lockstep_ComparatorError                              = 64,
    McuSm_IfxSmu_Alarm_CPU2_Buslevel_MpuViolation                                 = 65,
    McuSm_IfxSmu_Alarm_CPU2_PFI2_PFLASH2_ReadPathError                            = 66,
    McuSm_IfxSmu_Alarm_CPU2_PCACHETAG_UncorrectableErrorDetection                 = 68,
    McuSm_IfxSmu_Alarm_CPU2_PCACHETAG_MiscellaneousErrorDetection                 = 69,
    McuSm_IfxSmu_Alarm_CPU2_PSPRPCACHE_SingleBitErrorCorrection                   = 70,
    McuSm_IfxSmu_Alarm_CPU2_PSPRPCACHE_UncorrectableErrorDetection                = 71,
    McuSm_IfxSmu_Alarm_CPU2_PSPRPCACHE_MiscellaneousErrorDetection                = 72,
    McuSm_IfxSmu_Alarm_CPU2_DSPRDCACHEDLMU_SingleBitErrorCorrection               = 73,
    McuSm_IfxSmu_Alarm_CPU2_DSPRDCACHEDLMU_UncorrectableErrorDetection            = 74,
    McuSm_IfxSmu_Alarm_CPU2_DSPRDCACHEDLMU_MiscellaneousErrorDetection            = 75,
    McuSm_IfxSmu_Alarm_CPU2_DCACHETAG_SingleBitErrorCorrection                    = 76,
    McuSm_IfxSmu_Alarm_CPU2_DCACHETAG_UncorrectableErrorDetection                 = 77,
    McuSm_IfxSmu_Alarm_CPU2_DCACHETAG_MiscellaneousErrorDetection                 = 78,
    McuSm_IfxSmu_Alarm_CPU2_CPU_InstructionFetchSriInterfaceEdcError              = 86,
    McuSm_IfxSmu_Alarm_CPU2_CPU_DataSriInterfaceLoadStoreEdcError                 = 87,
    McuSm_IfxSmu_Alarm_CPU2_CPU_ExceptionInterruptTrap                            = 88,
    McuSm_IfxSmu_Alarm_CPU3_Lockstep_ComparatorError                              = 96,
    McuSm_IfxSmu_Alarm_CPU3_Buslevel_MpuViolation                                 = 97,
    McuSm_IfxSmu_Alarm_CPU3_PFI3_PFLASH3_ReadPathError                            = 98,
    McuSm_IfxSmu_Alarm_CPU3_PCACHETAG_UncorrectableErrorDetection                 = 100,
    McuSm_IfxSmu_Alarm_CPU3_PCACHETAG_MiscellaneousErrorDetection                 = 101,
    McuSm_IfxSmu_Alarm_CPU3_PSPRPCACHE_SingleBitErrorCorrection                   = 102,
    McuSm_IfxSmu_Alarm_CPU3_PSPRPCACHE_UncorrectableErrorDetection                = 103,
    McuSm_IfxSmu_Alarm_CPU3_PSPRPCACHE_MiscellaneousErrorDetection                = 104,
    McuSm_IfxSmu_Alarm_CPU3_DSPRDCACHEDLMU_SingleBitErrorCorrection               = 105,
    McuSm_IfxSmu_Alarm_CPU3_DSPRDCACHEDLMU_UncorrectableErrorDetection            = 106,
    McuSm_IfxSmu_Alarm_CPU3_DSPRDCACHEDLMU_MiscellaneousErrorDetection            = 107,
    McuSm_IfxSmu_Alarm_CPU3_DCACHETAG_SingleBitErrorCorrection                    = 108,
    McuSm_IfxSmu_Alarm_CPU3_DCACHETAG_UncorrectableErrorDetection                 = 109,
    McuSm_IfxSmu_Alarm_CPU3_DCACHETAG_MiscellaneousErrorDetection                 = 110,
    McuSm_IfxSmu_Alarm_CPU3_CPU_InstructionFetchSriInterfaceEdcError              = 118,
    McuSm_IfxSmu_Alarm_CPU3_CPU_DataSriInterfaceLoadStoreEdcError                 = 119,
    McuSm_IfxSmu_Alarm_CPU3_CPU_ExceptionInterruptTrap                            = 120,
    McuSm_IfxSmu_Alarm_MTU_Safety_FfUncorrectableErrorDetected                    = 192,
    McuSm_IfxSmu_Alarm_IOM_Safety_FfUncorrectableErrorDetected                    = 193,
    McuSm_IfxSmu_Alarm_IR_Safety_FfUncorrectableErrorDetected                     = 194,
    McuSm_IfxSmu_Alarm_EMEM_Safety_FfUncorrectableErrorDetected                   = 195,
    McuSm_IfxSmu_Alarm_SCU_Safety_FfUncorrectableErrorDetected                    = 196,
    McuSm_IfxSmu_Alarm_PMS_Safety_FfUncorrectableErrorDetected                    = 197,
    McuSm_IfxSmu_Alarm_DMA_Safety_FfUncorrectableErrorDetected                    = 198,
    McuSm_IfxSmu_Alarm_SMU_core_Safety_FfUncorrectableErrorDetected               = 199,
    McuSm_IfxSmu_Alarm_SYS_PLL_PER_PLL_Safety_FfUncorrectableErrorDetected        = 200,
    McuSm_IfxSmu_Alarm_GTM_GTM_SingleBitErrorCorrection                           = 202,
    McuSm_IfxSmu_Alarm_GTM_GTM_UncorrectableErrorDetection                        = 203,
    McuSm_IfxSmu_Alarm_GTM_GTM_MiscellaneousErrorDetection                        = 204,
    McuSm_IfxSmu_Alarm_ERAY_ERAY_SingleBitErrorCorrection                         = 205,
    McuSm_IfxSmu_Alarm_ERAY_ERAY_UncorrectableErrorDetection                      = 206,
    McuSm_IfxSmu_Alarm_ERAY_ERAY_MiscellaneousErrorDetection                      = 207,
    McuSm_IfxSmu_Alarm_CAN_CAN_SingleBitErrorCorrection                           = 208,
    McuSm_IfxSmu_Alarm_CAN_CAN_UncorrectableErrorDetection                        = 209,
    McuSm_IfxSmu_Alarm_CAN_CAN_MiscellaneousErrorDetection                        = 210,
    McuSm_IfxSmu_Alarm_Misc_MISC_SingleBitErrorCorrection                         = 211,
    McuSm_IfxSmu_Alarm_Misc_MISC_UncorrectableErrorDetection                      = 212,
    McuSm_IfxSmu_Alarm_Misc_MISC_MiscellaneousErrorDetection                      = 213,
    McuSm_IfxSmu_Alarm_CERBERUS_Safety_FfUncorrectableErrorDetected               = 215,
    McuSm_IfxSmu_Alarm_CCU_Safety_FfCorrectableErrorDetected                      = 216,
    McuSm_IfxSmu_Alarm_CCU_Safety_FfUncorrectableErrorDetected                    = 217,
    McuSm_IfxSmu_Alarm_LMU_FSI_RAM_LMUDMU_SingleBitErrorCorrection                = 224,
    McuSm_IfxSmu_Alarm_LMU_FSI_RAM_LMUDMU_UncorrectableErrorDetection             = 225,
    McuSm_IfxSmu_Alarm_LMU_FSI_RAM_LMUDMU_MiscellaneousErrorDetection             = 226,
    McuSm_IfxSmu_Alarm_LMU_Lockstep_ComparatorError                               = 236,
    McuSm_IfxSmu_Alarm_LMU_Lockstep_ControlError                                  = 237,
    McuSm_IfxSmu_Alarm_LMU_ECC_Error                                              = 238,
    McuSm_IfxSmu_Alarm_LMU_Buslevel_MpuError                                      = 239,
    McuSm_IfxSmu_Alarm_LMU_EDC_ReadPhaseError                                     = 240,
    McuSm_IfxSmu_Alarm_XBAR0_SRI_BusErrorEvent                                    = 241,
    McuSm_IfxSmu_Alarm_XBAR1_SRI_BusErrorEvent                                    = 242,
    McuSm_IfxSmu_Alarm_XBAR2_SRI_BusErrorEvent                                    = 243,
    McuSm_IfxSmu_Alarm_SPB_BusErrorEvent                                          = 244,
    McuSm_IfxSmu_Alarm_BBB_BusErrorEvent                                          = 245,
    McuSm_IfxSmu_Alarm_FSI_PFlash_SingleBitError                                  = 246,
    McuSm_IfxSmu_Alarm_FSI_PFlash_DoubleBitError                                  = 247,
    McuSm_IfxSmu_Alarm_FSI_Single_BitCorrectionTrackingBufferFull                 = 248,
    McuSm_IfxSmu_Alarm_FSI_Double_BitCorrectionTrackingBufferFull                 = 249,
    McuSm_IfxSmu_Alarm_FSI_Multiple_BitErrorDetectionTrackingBufferFull           = 250,
    McuSm_IfxSmu_Alarm_FSI_Zero_BitErrorTrackingBufferFull                        = 251,
    McuSm_IfxSmu_Alarm_FSI_PFlash_EccError                                        = 252,
    McuSm_IfxSmu_Alarm_FSI_PFlash_EdcError                                        = 253,
    McuSm_IfxSmu_Alarm_FSI_CPUFLASHCON_ConfigurationError                         = 254,
    McuSm_IfxSmu_Alarm_FSI_Flash_StoredConfigurationError                         = 255,
    McuSm_IfxSmu_Alarm_SCU_OS_CClockFrequencyOutOfRange                           = 256,
    McuSm_IfxSmu_Alarm_CCU_Backup_ClockOutOfRangeAlarm                            = 257,
    McuSm_IfxSmu_Alarm_CCU_Backup_ClockAliveAlarm                                 = 258,
    McuSm_IfxSmu_Alarm_SCU_System_PllDcoLossOfLockEvent                           = 259,
    McuSm_IfxSmu_Alarm_SCU_Peripheral_PllDcoLossOfLockEvent                       = 260,
    McuSm_IfxSmu_Alarm_SCU_LBIST_Alarm                                            = 261,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm0                             = 262,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm1                             = 263,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm2                             = 264,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm3                             = 265,
    McuSm_IfxSmu_Alarm_SCU_CPU0_WatchdogTimeOut                                   = 266,
    McuSm_IfxSmu_Alarm_SCU_CPU1_WatchdogTimeOut                                   = 267,
    McuSm_IfxSmu_Alarm_SCU_CPU2_WatchdogTimeOut                                   = 268,
    McuSm_IfxSmu_Alarm_SCU_CPU3_WatchdogTimeOut                                   = 269,
    McuSm_IfxSmu_Alarm_SCU_Safety_WatchdogTimeOut                                 = 272,
    McuSm_IfxSmu_Alarm_SCU_Watchdog_TimeOut                                       = 273,
    McuSm_IfxSmu_Alarm_SCU_Lockstep_DualRailError                                 = 274,
    McuSm_IfxSmu_Alarm_SCU_External_EmergencyStopSignalEvent                      = 275,
    McuSm_IfxSmu_Alarm_SCU_Pad_HeatingAlarm                                       = 276,
    McuSm_IfxSmu_Alarm_SCU_LBIST_TestModeAlarm                                    = 277,
    McuSm_IfxSmu_Alarm_IR_EDC_ConfigurationDataPathError                          = 278,
    McuSm_IfxSmu_Alarm_DMA_DMASRI_EccError                                        = 279,
    McuSm_IfxSmu_Alarm_IOM_Pin_MismatchIndication                                 = 281,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm4                             = 282,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm5                             = 283,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm6                             = 284,
    McuSm_IfxSmu_Alarm_SCU_External_RequestUnitAlarm7                             = 285,
    McuSm_IfxSmu_Alarm_DTS_core_Under_TemperatureAlarm                            = 286,
    McuSm_IfxSmu_Alarm_DTS_core_Over_TemperatureAlarm                             = 287,
    McuSm_IfxSmu_Alarm_DTS_Temperature_Overflow                                   = 288,
    McuSm_IfxSmu_Alarm_DTS_Temperature_Underflow                                  = 289,
    McuSm_IfxSmu_Alarm_EVR_Overvoltage_Alarm                                      = 291,
    McuSm_IfxSmu_Alarm_EVR_Undervoltage_Alarm                                     = 293,
    McuSm_IfxSmu_Alarm_EVR_Short_ToLowHightAlarm                                  = 303,
    McuSm_IfxSmu_Alarm_HSM_Overvoltage_Alarm                                      = 304,
    McuSm_IfxSmu_Alarm_HSM_Undervoltage_Alarm                                     = 305,
    McuSm_IfxSmu_Alarm_EMEM_Unexpected_WriteToEmemAlarm                           = 308,
    McuSm_IfxSmu_Alarm_EMEM_SEP_ControlLogicAlarm                                 = 309,
    McuSm_IfxSmu_Alarm_EMEM_Lockstep_ControlLogicInputAlarm                       = 310,
    McuSm_IfxSmu_Alarm_Software_Alarm0                                            = 320,
    McuSm_IfxSmu_Alarm_Software_Alarm1                                            = 321,
    McuSm_IfxSmu_Alarm_Software_Alarm2                                            = 322,
    McuSm_IfxSmu_Alarm_Software_Alarm3                                            = 323,
    McuSm_IfxSmu_Alarm_Software_Alarm4                                            = 324,
    McuSm_IfxSmu_Alarm_Software_Alarm5                                            = 325,
    McuSm_IfxSmu_Alarm_Software_Alarm6                                            = 326,
    McuSm_IfxSmu_Alarm_Software_Alarm7                                            = 327,
    McuSm_IfxSmu_Alarm_Software_Alarm8                                            = 328,
    McuSm_IfxSmu_Alarm_Software_Alarm9                                            = 329,
    McuSm_IfxSmu_Alarm_Software_Alarm10                                           = 330,
    McuSm_IfxSmu_Alarm_Software_Alarm11                                           = 331,
    McuSm_IfxSmu_Alarm_Software_Alarm12                                           = 332,
    McuSm_IfxSmu_Alarm_Software_Alarm13                                           = 333,
    McuSm_IfxSmu_Alarm_Software_Alarm14                                           = 334,
    McuSm_IfxSmu_Alarm_Software_Alarm15                                           = 335,
    McuSm_IfxSmu_Alarm_SMU_Timer0_TimeOut                                         = 336,
    McuSm_IfxSmu_Alarm_SMU_Timer1_TimeOut                                         = 337,
    McuSm_IfxSmu_Alarm_SMU_Error_PinFaultStateActivation                          = 338,
    McuSm_IfxSmu_Alarm_SMU_Safety_FfCorrectableErrorDetected                      = 340,
    McuSm_IfxSmu_Alarm_SMU_Safety_FfUncorrectableErrorDetected                    = 341,
    McuSm_IfxSmu_Alarm_SMU_Access_EnableErrorDetected                             = 342,
    McuSm_IfxSmu_Alarm_LMU_EDC_AddressPhaseError                                  = 352,
    McuSm_IfxSmu_Alarm_LMU_EDC_WritePhaseError                                    = 353,
    McuSm_IfxSmu_Alarm_XBAR_EDC_AddressPhaseError                                 = 354,
    McuSm_IfxSmu_Alarm_XBAR_EDC_WritePhaseError                                   = 355,
    McuSm_IfxSmu_Alarm_DMU_EDC_AddressPhaseError                                  = 356,
    McuSm_IfxSmu_Alarm_DMU_EDC_WritePhaseError                                    = 357,
    McuSm_IfxSmu_Alarm_SFI_BBB_EDC_AddressPhaseError                              = 358,
    McuSm_IfxSmu_Alarm_SFI_BBB_EDC_WritePhaseError                                = 359,
    McuSm_IfxSmu_Alarm_SRI_EDC_ReadPhaseError                                     = 360,
    McuSm_IfxSmu_Alarm_SFI_SPB_EDC_ReadPhaseError                                 = 361,
    McuSm_IfxSmu_Alarm_HSSL_HSSL0EDC_ReadPhaseError                               = 362,
    McuSm_IfxSmu_Alarm_CONVERTER_Phase_SyncronizerError                           = 364,
    McuSm_IfxSmu_Alarm_XBAR_SOTA_SwapError                                        = 365,
    TRAP0 = 366U,
    TRAP1 = 367U,
    TRAP2 = 368U,
    TRAP3 = 369U,
    TRAP4 = 370U,
    TRAP5 = 371U,
    TRAP6 = 372U,
    TRAP7 = 373U,
    PMSEVER_INITFAIL = 374U,
    PMSEVER_INITCHECKFAIL = 375U,
    LBIST_FAIL = 376U,
    PLL_INITFAIL = 377U,
    MONBIST_FAIL = 378U,
    STACKOVERFLOW = 379U,
    MALLOCERROR = 380U,
    MBIST_FAIL = 381U
}McuSm_ResetReason_t;

typedef struct
{
        McuSm_ResetReason_t reason;
        uint32              information;
}McuSm_History_t;

extern uint8 g_isMeasureAvailable;  /* Variable to store availability of new measurements */
extern volatile Ifx_CSA McuSm_CSA_capture[IFXCPU_NUM_MODULES][CSA_CAPTURE_LIMIT];
extern volatile uint32 McuSm_STACK_capture[IFXCPU_NUM_MODULES][STACK_CAPTURE_LIMIT][STACK_CAPTURE_SIZE];
extern volatile Ifx_CPU_PIETR McuSm_PIETR_capture[IFXCPU_NUM_MODULES];
extern volatile Ifx_CPU_PIEAR McuSm_PIEAR_capture[IFXCPU_NUM_MODULES];
extern volatile Ifx_CPU_DIETR McuSm_DIETR_capture[IFXCPU_NUM_MODULES];
extern volatile Ifx_CPU_DIEAR McuSm_DIEAR_capture[IFXCPU_NUM_MODULES];
extern volatile Ifx_CPU_DATR McuSm_DATR_capture[IFXCPU_NUM_MODULES];
extern volatile Ifx_CPU_DEADD McuSm_DEADD_capture[IFXCPU_NUM_MODULES];
extern volatile Ifx_SMU_AG McuSm_AG_capture[IFXCPU_NUM_MODULES][12];
extern volatile uint32 McuSm_LastResetReason;
extern volatile uint32 McuSm_LastResetInformation;
extern volatile McuSm_ResetReason_t McuSm_ResetReasonListCounter[400u];

IFX_INLINE void McuSm_SetActiveProtectionSet(uint8 protectionSet);
extern void McuSm_InitializeDts(void);
extern void McuSm_InitializeBusMpu(void);
extern void McuSm_EnableBusMpu(void);
extern void McuSm_InitializeDataProtectionRange(uint32 lowerBoundAddress, uint32 upperBoundAddress, uint8 range);
extern void McuSm_InitializeCodeProtectionRange(uint32 lowerBoundAddress, uint32 upperBoundAddress, uint8 range);
extern void McuSm_EnableDataRead(uint8 protectionSet, uint8 range);
extern void McuSm_EnableDataWrite(uint8 protectionSet, uint8 range);
extern void McuSm_EnableCodeExecution(uint8 protectionSet, uint8 range);
extern void McuSm_MbistManager(void);
extern void McuSm_MbistTest(IfxMtu_MbistSel mbistSel);
extern uint32 McuSm_GetMbistErrors(IfxMtu_MbistSel mbistSel);
extern void McuSm_ClearMbistErrors(IfxMtu_MbistSel mbistSel);
extern void McuSm_PerformResetHook(uint32 resetReason, uint32 resetInformation);
extern void McuSm_CsaCapture(void);
extern void McuSm_PIEAR_PIETR_Capture(void);
extern void McuSm_DIEAR_DIETR_Capture(void);
extern void McuSm_DATR_DEADD_Capture(void);
extern void McuSm_AG_Capture(void);
extern void McuSm_TRAP0(IfxCpu_Trap trapInfon);
extern void McuSm_TRAP1(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP2(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP3(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP4(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP5(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP6_CPU0(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP6_CPU1(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP6_CPU2(IfxCpu_Trap trapInfo);
extern void McuSm_TRAP7(IfxCpu_Trap trapInfo);

IFX_INLINE void McuSm_SetActiveProtectionSet(uint8 protectionSet)
{
    Ifx_CPU_PSW PSWRegisterValue;
    PSWRegisterValue.U = __mfcr(CPU_PSW);               /* Get the Program Status Word (PSW) register value         */
    PSWRegisterValue.B.PRS = protectionSet;             /* Set the PRS bit-field to enable the Protection Set        */
    __mtcr(CPU_PSW, PSWRegisterValue.U);                /* Set the Program Status Word (PSW) register               */
}
