**Meeting Held on: 27/02/2024**

**The C code should undergo the simulation of normal GCC X86 Compiler and riscv compiler** (**SPIKE Simulation**) 

**AS PER THE REQUIREMENT OUTPUT OF GCC (F1) SHOULD BE EQUAL = TO OUTPUT OF RISCV GCC (F2)**

![pj3dnwcq](https://github.com/Neeraj-p-purad/VSDSQUDRON-MINI/assets/160604281/556de599-8590-4988-9380-d92fd7087d67)

**Step - 1: To Run the code in the normal GCC Compiler**
            **To compile the code: gcc sum1ton.c -o sum1ton**
            **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

            
**Step - 2: To Run the code in the RISC-V GCC Compiler**

 **To compile the code: riscv64-unknown-elf-gcc -o sum1ton sum1ton.c**
  **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

  ![WhatsApp Image 2024-02-29 at 13 39 56_7a0a5c4c](https://github.com/Neeraj-p-purad/VSDSQUDRON-MINI/assets/160604281/712ba234-0842-41a3-bace-3f882414ee6c)

![WhatsApp Image 2024-02-29 at 13 39 57_eec45fb1](https://github.com/Neeraj-p-purad/VSDSQUDRON-MINI/assets/160604281/56f0c6d7-a907-45dc-8f79-b9e7d5bf5a62)

![WhatsApp Image 2024-02-29 at 13 39 57_82b67402](https://github.com/Neeraj-p-purad/VSDSQUDRON-MINI/assets/160604281/3235664f-fc17-4eba-ba5a-ce54610b1824)

  
