; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_relu_threshold_backward_21(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = shl i32 %7, 5, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 2, !dbg !12
  %11 = and i32 %10, 12, !dbg !12
  %12 = and i32 %10, 28, !dbg !12
  %13 = lshr i32 %9, 2, !dbg !12
  %14 = and i32 %13, 31, !dbg !12
  %15 = or disjoint i32 %8, %12, !dbg !13
  %16 = or disjoint i32 %8, %14, !dbg !13
  %17 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !14
  %18 = shl i32 %17, 4, !dbg !15
  %19 = lshr i32 %9, 3, !dbg !16
  %20 = and i32 %19, 15, !dbg !16
  %21 = or disjoint i32 %18, %20, !dbg !17
  %22 = or disjoint i32 %18, %11, !dbg !17
  %23 = icmp slt i32 %21, 16, !dbg !18
  %24 = icmp slt i32 %22, 16, !dbg !18
  %.frozen = freeze i32 %15, !dbg !19
  %25 = sdiv i32 %.frozen, 1024, !dbg !19
  %26 = mul i32 %25, 1024, !dbg !20
  %.decomposed = sub i32 %.frozen, %26, !dbg !20
  %27 = shl i32 %21, 10, !dbg !21
  %28 = add i32 %27, %.decomposed, !dbg !22
  %29 = shl i32 %25, 14, !dbg !23
  %30 = add i32 %28, %29, !dbg !24
  %31 = sext i32 %30 to i64, !dbg !25
  %32 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !25
  %33 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %32, i1 %23) #2, !dbg !26
  %34 = extractvalue { i32, i32, i32, i32 } %33, 0, !dbg !26
  %35 = extractvalue { i32, i32, i32, i32 } %33, 1, !dbg !26
  %36 = extractvalue { i32, i32, i32, i32 } %33, 2, !dbg !26
  %37 = extractvalue { i32, i32, i32, i32 } %33, 3, !dbg !26
  %38 = sext i32 %.decomposed to i64, !dbg !27
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !27
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #2, !dbg !28
  %41 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !28
  %42 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !28
  %43 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !28
  %44 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !28
  %45 = shl i32 %16, 4, !dbg !29
  %46 = add i32 %22, %45, !dbg !30
  %47 = sext i32 %46 to i64, !dbg !31
  %48 = getelementptr float, ptr addrspace(1) %2, i64 %47, !dbg !31
  %49 = shl i32 %9, 6, !dbg !32
  %50 = and i32 %49, 448, !dbg !32
  %51 = or disjoint i32 %50, %20, !dbg !32
  %52 = and i32 %10, 508, !dbg !32
  %53 = lshr exact i32 %50, 2, !dbg !32
  %54 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %53, !dbg !32
  %55 = getelementptr float, ptr addrspace(3) %54, i32 %51, !dbg !32
  %56 = or disjoint i32 %51, 16, !dbg !32
  %57 = lshr i32 %56, 4, !dbg !32
  %58 = getelementptr float, ptr addrspace(3) @global_smem, i32 %57, !dbg !32
  %59 = getelementptr float, ptr addrspace(3) %58, i32 %56, !dbg !32
  %60 = or disjoint i32 %51, 32, !dbg !32
  %61 = lshr i32 %60, 4, !dbg !32
  %62 = getelementptr float, ptr addrspace(3) @global_smem, i32 %61, !dbg !32
  %63 = getelementptr float, ptr addrspace(3) %62, i32 %60, !dbg !32
  %64 = or disjoint i32 %51, 48, !dbg !32
  %65 = lshr i32 %64, 4, !dbg !32
  %66 = getelementptr float, ptr addrspace(3) @global_smem, i32 %65, !dbg !32
  %67 = getelementptr float, ptr addrspace(3) %66, i32 %64, !dbg !32
  %68 = lshr i32 %52, 4, !dbg !32
  %69 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %68, !dbg !32
  %70 = getelementptr inbounds float, ptr addrspace(3) %69, i32 %52, !dbg !32
  %71 = or disjoint i32 %52, 1, !dbg !32
  %72 = getelementptr inbounds float, ptr addrspace(3) %69, i32 %71, !dbg !32
  %73 = or disjoint i32 %52, 2, !dbg !32
  %74 = getelementptr inbounds float, ptr addrspace(3) %69, i32 %73, !dbg !32
  %75 = or disjoint i32 %52, 3, !dbg !32
  %76 = getelementptr inbounds float, ptr addrspace(3) %69, i32 %75, !dbg !32
  %77 = getelementptr i1, ptr addrspace(1) %3, i64 %31, !dbg !33
  %78 = insertelement <4 x i32> poison, i32 %34, i64 0, !dbg !26
  %79 = insertelement <4 x i32> %78, i32 %35, i64 1, !dbg !26
  %80 = insertelement <4 x i32> %79, i32 %36, i64 2, !dbg !26
  %81 = insertelement <4 x i32> %80, i32 %37, i64 3, !dbg !26
  %82 = bitcast <4 x i32> %81 to <4 x float>, !dbg !26
  %83 = insertelement <4 x i32> poison, i32 %41, i64 0, !dbg !28
  %84 = insertelement <4 x i32> %83, i32 %42, i64 1, !dbg !28
  %85 = insertelement <4 x i32> %84, i32 %43, i64 2, !dbg !28
  %86 = insertelement <4 x i32> %85, i32 %44, i64 3, !dbg !28
  %87 = bitcast <4 x i32> %86 to <4 x float>, !dbg !28
  %88 = fadd <4 x float> %82, %87, !dbg !34
  %89 = fcmp olt <4 x float> %88, zeroinitializer, !dbg !35
  %90 = select <4 x i1> %89, <4 x float> zeroinitializer, <4 x float> %88, !dbg !39
  %91 = fcmp ole <4 x float> %90, zeroinitializer, !dbg !40
  %92 = extractelement <4 x float> %90, i64 0, !dbg !32
  %93 = bitcast float %92 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %55, <1 x i32> %93, i1 true) #2, !dbg !32
  %94 = extractelement <4 x float> %90, i64 1, !dbg !32
  %95 = bitcast float %94 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %59, <1 x i32> %95, i1 true) #2, !dbg !32
  %96 = extractelement <4 x float> %90, i64 2, !dbg !32
  %97 = bitcast float %96 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %63, <1 x i32> %97, i1 true) #2, !dbg !32
  %98 = extractelement <4 x float> %90, i64 3, !dbg !32
  %99 = bitcast float %98 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %67, <1 x i32> %99, i1 true) #2, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %100 = load i32, ptr addrspace(3) %70, align 4, !dbg !32
  %101 = load i32, ptr addrspace(3) %72, align 4, !dbg !32
  %102 = load i32, ptr addrspace(3) %74, align 4, !dbg !32
  %103 = load i32, ptr addrspace(3) %76, align 4, !dbg !32
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %100, i32 %101, i32 %102, i32 %103, ptr addrspace(1) %48, i1 %24) #2, !dbg !32
  %104 = zext <4 x i1> %91 to <4 x i8>, !dbg !41
  %105 = bitcast <4 x i8> %104 to i32, !dbg !41
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %105, ptr addrspace(1) %77, i1 %23) #2, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cterwfigi6x6ywi3kom4lubk2gbfhw55xszw6rrduitz7rwxepyk.py", directory: "inductor_cache/te")
!4 = !{ptr @triton_poi_fused_convolution_relu_threshold_backward_21, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_relu_threshold_backward_21, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_relu_threshold_backward_21", linkageName: "triton_poi_fused_convolution_relu_threshold_backward_21", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 40, scope: !7)
!22 = !DILocation(line: 32, column: 35, scope: !7)
!23 = !DILocation(line: 32, column: 51, scope: !7)
!24 = !DILocation(line: 32, column: 45, scope: !7)
!25 = !DILocation(line: 32, column: 30, scope: !7)
!26 = !DILocation(line: 32, column: 56, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 39, column: 33, scope: !7)
!30 = !DILocation(line: 39, column: 30, scope: !7)
!31 = !DILocation(line: 39, column: 25, scope: !7)
!32 = !DILocation(line: 39, column: 44, scope: !7)
!33 = !DILocation(line: 40, column: 25, scope: !7)
!34 = !DILocation(line: 34, column: 18, scope: !7)
!35 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !38)
!36 = distinct !DILexicalBlockFile(scope: !7, file: !37, discriminator: 0)
!37 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!38 = !DILocation(line: 36, column: 40, scope: !7)
!39 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !38)
!40 = !DILocation(line: 38, column: 19, scope: !7)
!41 = !DILocation(line: 40, column: 57, scope: !7)
!42 = !DILocation(line: 40, column: 4, scope: !7)
