<profile>

<section name = "Vitis HLS Report for 'dma_master_test_Pipeline_VITIS_LOOP_120_2'" level="0">
<item name = "Date">Thu Apr 27 23:04:43 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dma-master-test</item>
<item name = "Solution">dma-master-test (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.107 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 104, 60.000 ns, 1.040 us, 6, 104, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_120_2">4, 102, 5, 2, 1, 1 ~ 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 125, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 262, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln120_fu_131_p2">+, 0, 0, 38, 31, 1</column>
<column name="and_ln122_fu_151_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln120_fu_120_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="success_index_4_fu_169_p3">select, 0, 0, 32, 1, 32</column>
<column name="t_final_2_fu_157_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln122_fu_145_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_final_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_x">9, 2, 31, 62</column>
<column name="success_index_1_fu_56">9, 2, 31, 62</column>
<column name="success_index_fu_48">9, 2, 32, 64</column>
<column name="t_final_fu_52">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln122_reg_244">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln120_reg_222">1, 0, 1, 0</column>
<column name="success_index_1_fu_56">31, 0, 31, 0</column>
<column name="success_index_fu_48">32, 0, 32, 0</column>
<column name="t_final_1_reg_231">32, 0, 32, 0</column>
<column name="t_final_2_reg_249">32, 0, 32, 0</column>
<column name="t_final_fu_52">32, 0, 32, 0</column>
<column name="t_final_load_1_reg_238">32, 0, 32, 0</column>
<column name="x_reg_216">31, 0, 31, 0</column>
<column name="x_reg_216_pp0_iter1_reg">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1411_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1411_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1411_p_opcode">out, 5, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1411_p_dout0">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1411_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1415_p_din0">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1415_p_din1">out, 32, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1415_p_opcode">out, 5, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1415_p_dout0">in, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="grp_fu_1415_p_ce">out, 1, ap_ctrl_hs, dma_master_test_Pipeline_VITIS_LOOP_120_2, return value</column>
<column name="trunc_ln1">in, 31, ap_none, trunc_ln1, scalar</column>
<column name="t_finals_address0">out, 6, ap_memory, t_finals, array</column>
<column name="t_finals_ce0">out, 1, ap_memory, t_finals, array</column>
<column name="t_finals_q0">in, 32, ap_memory, t_finals, array</column>
<column name="t_final_out">out, 32, ap_vld, t_final_out, pointer</column>
<column name="t_final_out_ap_vld">out, 1, ap_vld, t_final_out, pointer</column>
<column name="success_index_out">out, 32, ap_vld, success_index_out, pointer</column>
<column name="success_index_out_ap_vld">out, 1, ap_vld, success_index_out, pointer</column>
</table>
</item>
</section>
</profile>
