<stg><name>layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2></name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:6 %sum_cache = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_0_val_read, i6 0

]]></Node>
<StgValue><ssdm name="sum_cache"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:7 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_1_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:8 %shl_ln128_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_2_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln128_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:9 %shl_ln128_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_3_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln128_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:10 %shl_ln128_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_4_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln128_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:11 %add_ln128_1 = add i22 %shl_ln, i22 %sum_cache

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:12 %add_ln128_2 = add i22 %shl_ln128_2, i22 %shl_ln128_3

]]></Node>
<StgValue><ssdm name="add_ln128_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:13 %add_ln128_3 = add i22 %add_ln128_2, i22 %shl_ln128_1

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:14 %add_ln128 = add i22 %add_ln128_3, i22 %add_ln128_1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="37" op_0_bw="22">
<![CDATA[
entry_ifconv:15 %sext_ln73 = sext i22 %add_ln128

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry_ifconv:16 %mul_ln73 = mul i37 %sext_ln73, i37 13107

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="21" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %mean = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %mul_ln73, i32 16, i32 36

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="21">
<![CDATA[
entry_ifconv:18 %sext_ln130 = sext i21 %mean

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:19 %sub_ln134 = sub i22 %sum_cache, i22 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="38" op_0_bw="22">
<![CDATA[
entry_ifconv:20 %sext_ln135 = sext i22 %sub_ln134

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry_ifconv:21 %mul_ln135 = mul i38 %sext_ln135, i38 %sext_ln135

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:22 %diff_5 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135, i32 16, i32 37

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:23 %sub_ln134_1 = sub i22 %shl_ln, i22 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln134_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="38" op_0_bw="22">
<![CDATA[
entry_ifconv:24 %sext_ln135_1 = sext i22 %sub_ln134_1

]]></Node>
<StgValue><ssdm name="sext_ln135_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry_ifconv:25 %mul_ln135_1 = mul i38 %sext_ln135_1, i38 %sext_ln135_1

]]></Node>
<StgValue><ssdm name="mul_ln135_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %diff = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_1, i32 16, i32 37

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:27 %sub_ln134_2 = sub i22 %shl_ln128_1, i22 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln134_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="38" op_0_bw="22">
<![CDATA[
entry_ifconv:28 %sext_ln135_2 = sext i22 %sub_ln134_2

]]></Node>
<StgValue><ssdm name="sext_ln135_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry_ifconv:29 %mul_ln135_2 = mul i38 %sext_ln135_2, i38 %sext_ln135_2

]]></Node>
<StgValue><ssdm name="mul_ln135_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:30 %diff_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_2, i32 16, i32 37

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:31 %sub_ln134_3 = sub i22 %shl_ln128_2, i22 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln134_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="38" op_0_bw="22">
<![CDATA[
entry_ifconv:32 %sext_ln135_3 = sext i22 %sub_ln134_3

]]></Node>
<StgValue><ssdm name="sext_ln135_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry_ifconv:33 %mul_ln135_3 = mul i38 %sext_ln135_3, i38 %sext_ln135_3

]]></Node>
<StgValue><ssdm name="mul_ln135_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:34 %diff_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_3, i32 16, i32 37

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:35 %sub_ln134_4 = sub i22 %shl_ln128_3, i22 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln134_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="38" op_0_bw="22">
<![CDATA[
entry_ifconv:36 %sext_ln135_4 = sext i22 %sub_ln134_4

]]></Node>
<StgValue><ssdm name="sext_ln135_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry_ifconv:37 %mul_ln135_4 = mul i38 %sext_ln135_4, i38 %sext_ln135_4

]]></Node>
<StgValue><ssdm name="mul_ln135_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="22" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:38 %diff_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_4, i32 16, i32 37

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:40 %add_ln136_2 = add i22 %diff_3, i22 %diff_4

]]></Node>
<StgValue><ssdm name="add_ln136_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:41 %add_ln136_3 = add i22 %add_ln136_2, i22 %diff_2

]]></Node>
<StgValue><ssdm name="add_ln136_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:39 %add_ln136_1 = add i22 %diff_5, i22 %diff

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:42 %add_ln136 = add i22 %add_ln136_3, i22 %add_ln136_1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="37" op_0_bw="22">
<![CDATA[
entry_ifconv:43 %sext_ln73_1 = sext i22 %add_ln136

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry_ifconv:44 %mul_ln73_1 = mul i37 %sext_ln73_1, i37 13107

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %mul_ln73_1, i32 18, i32 36

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="19">
<![CDATA[
entry_ifconv:46 %sext_ln140 = sext i19 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %mul_ln73_1, i32 36

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:48 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %mul_ln73_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="14">
<![CDATA[
entry_ifconv:49 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %tmp, i14 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:50 %icmp_ln140 = icmp_eq  i16 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:51 %add_ln140 = add i20 %sext_ln140, i20 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry_ifconv:52 %select_ln140 = select i1 %icmp_ln140, i20 %sext_ln140, i20 %add_ln140

]]></Node>
<StgValue><ssdm name="select_ln140"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry_ifconv:53 %index = select i1 %tmp_2, i20 %select_ln140, i20 %sext_ln140

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="20">
<![CDATA[
entry_ifconv:54 %sext_ln140_1 = sext i20 %index

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sext_ln140_1, i32 20

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry_ifconv:56 %index_1 = select i1 %tmp_3, i20 0, i20 %index

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="20">
<![CDATA[
entry_ifconv:57 %trunc_ln140 = trunc i20 %index_1

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i20.i32.i32, i20 %index_1, i32 14, i32 19

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:59 %icmp_ln143 = icmp_ne  i6 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:60 %index_2 = select i1 %icmp_ln143, i14 16383, i14 %trunc_ln140

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
entry_ifconv:61 %zext_ln144 = zext i14 %index_2

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:62 %invert_sqr_table_addr = getelementptr i9 %invert_sqr_table, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="invert_sqr_table_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="14">
<![CDATA[
entry_ifconv:63 %deno_inver = load i14 %invert_sqr_table_addr

]]></Node>
<StgValue><ssdm name="deno_inver"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="14">
<![CDATA[
entry_ifconv:63 %deno_inver = load i14 %invert_sqr_table_addr

]]></Node>
<StgValue><ssdm name="deno_inver"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="9">
<![CDATA[
entry_ifconv:64 %zext_ln149 = zext i9 %deno_inver

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="22">
<![CDATA[
entry_ifconv:65 %sext_ln149 = sext i22 %sub_ln134

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:66 %mul_ln149 = mul i31 %sext_ln149, i31 %zext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="31">
<![CDATA[
entry_ifconv:67 %sext_ln149_1 = sext i31 %mul_ln149

]]></Node>
<StgValue><ssdm name="sext_ln149_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="22">
<![CDATA[
entry_ifconv:68 %sext_ln149_2 = sext i22 %sub_ln134_1

]]></Node>
<StgValue><ssdm name="sext_ln149_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:69 %mul_ln149_1 = mul i31 %sext_ln149_2, i31 %zext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="33" op_0_bw="31">
<![CDATA[
entry_ifconv:70 %sext_ln149_3 = sext i31 %mul_ln149_1

]]></Node>
<StgValue><ssdm name="sext_ln149_3"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="22">
<![CDATA[
entry_ifconv:71 %sext_ln149_4 = sext i22 %sub_ln134_2

]]></Node>
<StgValue><ssdm name="sext_ln149_4"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:72 %mul_ln149_2 = mul i31 %sext_ln149_4, i31 %zext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="31">
<![CDATA[
entry_ifconv:73 %sext_ln149_5 = sext i31 %mul_ln149_2

]]></Node>
<StgValue><ssdm name="sext_ln149_5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="22">
<![CDATA[
entry_ifconv:74 %sext_ln149_6 = sext i22 %sub_ln134_3

]]></Node>
<StgValue><ssdm name="sext_ln149_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:75 %mul_ln149_3 = mul i31 %sext_ln149_6, i31 %zext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="31">
<![CDATA[
entry_ifconv:76 %sext_ln149_7 = sext i31 %mul_ln149_3

]]></Node>
<StgValue><ssdm name="sext_ln149_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="22">
<![CDATA[
entry_ifconv:77 %sext_ln149_8 = sext i22 %sub_ln134_4

]]></Node>
<StgValue><ssdm name="sext_ln149_8"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:78 %mul_ln149_4 = mul i31 %sext_ln149_8, i31 %zext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149_4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="33" op_0_bw="31">
<![CDATA[
entry_ifconv:79 %sext_ln151 = sext i31 %mul_ln149_4

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="165" op_0_bw="165" op_1_bw="33">
<![CDATA[
entry_ifconv:80 %mrv = insertvalue i165 <undef>, i33 %sext_ln149_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="165" op_0_bw="165" op_1_bw="33">
<![CDATA[
entry_ifconv:81 %mrv_1 = insertvalue i165 %mrv, i33 %sext_ln149_3

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="165" op_0_bw="165" op_1_bw="33">
<![CDATA[
entry_ifconv:82 %mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln149_5

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="165" op_0_bw="165" op_1_bw="33">
<![CDATA[
entry_ifconv:83 %mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln149_7

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="165" op_0_bw="165" op_1_bw="33">
<![CDATA[
entry_ifconv:84 %mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln151

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="165">
<![CDATA[
entry_ifconv:85 %ret_ln151 = ret i165 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
