{"vcs1":{"timestamp_begin":1680793738.794829708, "rt":0.68, "ut":0.17, "st":0.13}}
{"vcselab":{"timestamp_begin":1680793739.533798225, "rt":1.19, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680793740.764994005, "rt":0.65, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680793738.511915524}
{"VCS_COMP_START_TIME": 1680793738.511915524}
{"VCS_COMP_END_TIME": 1680795075.632697269}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338272}}
{"stitch_vcselab": {"peak_mem": 222564}}
