Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Wed Dec 17 22:02:09 2025
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_control_sets -verbose -file croc_xilinx_control_sets_placed.rpt
| Design       : croc_xilinx
| Device       : xcau15p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   301 |
|    Minimum number of control sets                        |   301 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   228 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   301 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    70 |
| >= 10 to < 12      |    67 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    81 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           53 |
| No           | No                    | Yes                    |             604 |          225 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            4041 |          888 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                                                         Enable Signal                                                                        |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q[0]                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/E[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q[0][1]_i_1__1_n_0                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/status_cnt_q_reg[0]_1[0]                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/status_cnt_q_reg[0]_0[0]                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/status_cnt_q_reg[0][0]                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/E[0]                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/i_rr_arb/status_cnt_q_reg[0]_1[0]                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/i_rr_arb/status_cnt_q_reg[0]_0[0]                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/i_rr_arb/status_cnt_q_reg[0][0]                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/i_rr_arb/E[0]                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_n[0]                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q[0]                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/E[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q[0][1]_i_1__2_n_0                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q[2]_i_6_1[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/status_cnt_n[0]                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q[0]                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/E[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q[0][1]_i_1__0_n_0                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/i_counter/counter_q[1]_i_1__4_n_0                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/FSM_sequential_state_q[1]_i_1__0_n_0 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/receiver_phase_q0                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_dmi_rst_nq_reg_0[0]                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IF_RI/iCount[0]                                                                                                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IF_DSR/iCount[0]                                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IF_DCD/iCount[0]                                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/status_cnt_q_reg[0][0]                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IF_CTS/iCount[0]                                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0[0]                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | u_router/current_route[1]_i_1_n_0                                                                                                                            | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/E[0]                                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg[2][0]                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/status_cnt_n[0]                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | u_router/FSM_sequential_tx_state[1]_i_1_n_0                                                                                                                  | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | u_router/FSM_sequential_rx_state[1]_i_1_n_0                                                                                                                  | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                2 |              2 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/FSM_sequential_state_q_reg[1][0]                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q[1]_i_1_n_0     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/receiver_phase_q0                     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[0]_0[0]                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              2 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_0[0]                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_IFSB/iCount[0]                                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0[0]                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2][0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/FSM_onehot_state_q[2]_i_1_n_0         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs[2]_i_1_n_0                                                                   | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              3 |         1.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_BG16/E[0]                                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_onehot_state_q[2]_i_1__0_n_0     | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/status_cnt_q_reg[0]_1[0]                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/cmderr_q[2]_i_1_n_0                                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              3 |         1.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg                                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              3 |         1.50 |
|  i_clkwiz/inst/clk_out1 | u_router/rx_bit_index[0]                                                                                                                                     | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg[0][0]                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg[2]_0[0]                                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              3 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/E[0]                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1 |                                                                                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n_0       |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_ns[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_BRC/iCounter[3]_i_1__0_n_0                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_BRC/FSM_onehot_CState_reg[1][0]                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1 |                                                                                                                                                              | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_n/rst_n_1                  |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[9]_1[0]                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[9]_0[0]                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[8]_1[0]                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[8]_0[0]                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/E[0]                                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              4 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter[3]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              4 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/E[0]                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              4 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              5 |         2.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/status_cnt_q_reg[1][0]                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              5 |         5.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_reg_4[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              6 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg_1[0]                                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              6 |         1.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              6 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/E[0]                                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              6 |         6.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/ctrl_update                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              6 |         1.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_2[0]                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |              7 |         1.17 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iRXFIFOClear_reg[0]                                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              7 |         3.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iRDAddr[6]_i_1_n_0                                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                             | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr[6]_i_1__0_n_0                                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              7 |         2.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[57][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[47][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[56][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[54][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[53][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[52][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[51][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[50][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[4][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[49][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[48][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[58][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[59][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[5][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[60][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[61][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[62][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[6][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[7][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[8][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[9][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[2][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/iTXFIFORead_i_1_n_0                                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[15][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[25][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[24][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[23][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[22][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[21][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[20][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[1][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[19][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[18][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[17][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[16][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[45][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[14][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[13][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[12][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[11][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[10][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[0][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/iLCR_reg[7]_1[0]                                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/iLCR_reg[7]_2[0]                                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg_0[0]                                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q_reg_2[0]                                                                                               | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[27][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[46][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[44][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[43][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[42][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[41][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[40][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[3][7]_i_1_n_0                                                                                         | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[39][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[38][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |              8 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[37][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |              8 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[36][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[34][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |              8 |         2.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[26][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[28][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[29][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[30][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[32][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |              8 |         2.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[31][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |              8 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[33][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |              8 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem[35][7]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |              8 |         8.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[15]_i_4__0[0]                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |              9 |         1.12 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_6[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             10 |         1.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[59][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[58][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[57][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[56][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[53][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[52][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[51][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[49][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[4][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[5][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[60][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[61][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[62][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[6][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |             11 |         2.75 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[7][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[8][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[9][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[25][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | u_router/tx_idle_timer[0]                                                                                                                                    | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                1 |             11 |        11.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[19][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[28][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[27][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[26][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[48][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[24][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[23][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[22][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[21][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[20][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[1][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[47][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[18][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[17][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[16][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[15][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[14][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[13][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[12][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[11][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[10][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[0][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                3 |             11 |         3.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[38][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[45][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[46][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[44][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[43][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[42][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[41][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[29][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[40][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[3][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[39][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               11 |             11 |         1.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[37][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[36][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             11 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[35][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             11 |         1.38 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[34][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[33][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[32][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                7 |             11 |         1.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[31][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             11 |         1.22 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[30][10]_i_1_n_0                                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                5 |             11 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem[2][10]_i_1_n_0                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             11 |         1.83 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep_0                                                                       | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                8 |             12 |         1.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/CState[0]                                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                2 |             13 |         6.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[18]_i_7__0_0[0]                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               17 |             19 |         1.12 |
|  i_clkwiz/inst/clk_out1 | u_router/rx_idle_timer[19]_i_1_n_0                                                                                                                           | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                3 |             20 |         6.67 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_6__3_0[0]                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             24 |         4.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rdata_update                                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             24 |         2.40 |
|  i_clkwiz/inst/clk_out1 | u_router/wd_counter[24]_i_1_n_0                                                                                                                              | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                6 |             25 |         4.17 |
|  i_clkwiz/inst/clk_out1 |                                                                                                                                                              | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                9 |             28 |         3.11 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_2[0]                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |             30 |         7.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1[0]                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               10 |             30 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_3[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               12 |             30 |         2.50 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_3[0]                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             31 |         1.41 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/E[0]                                                                                            | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                4 |             31 |         7.75 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_5__2_0[0]                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             31 |         1.41 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_5[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               24 |             32 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_7[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_6[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/data_q[1][31]_i_1_n_0                                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               15 |             32 |         2.13 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/data_q[0][31]_i_1_n_0                                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_7[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_8[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               28 |             32 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_9[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_0[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               27 |             32 |         1.19 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_1[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               26 |             32 |         1.23 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_2[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_3[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               24 |             32 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_4[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_5[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               26 |             32 |         1.23 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_6[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_1[0]                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_4[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               29 |             32 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_3[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               26 |             32 |         1.23 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_2[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               26 |             32 |         1.23 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/q[31]_i_2_0[0]                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/q[31]_i_7_0[0]                                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_timer_cmp_hi_reg[31]_i_3_0[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_timer_cmp_hi_reg[31]_i_3_1[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_10[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]_1[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_6[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_5[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               27 |             32 |         1.19 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_4[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_3[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_2[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]_1[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[10]_0[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_1[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/debug_mode_q_reg_0[0]                                                                                        | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_1[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_2[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               26 |             32 |         1.23 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_4[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               26 |             32 |         1.23 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_5[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               24 |             32 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_7[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                9 |             32 |         3.56 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_7[1]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               24 |             32 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_0[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               25 |             32 |         1.28 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_1[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               22 |             32 |         1.45 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_2[0]                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               24 |             32 |         1.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]_8[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update                                                                                           | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |                6 |             32 |         5.33 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_3__3_1[0]                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_2[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               28 |             32 |         1.14 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_3[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               27 |             32 |         1.19 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_4[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               23 |             32 |         1.39 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]_5[0]                                                                                 | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               19 |             32 |         1.68 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q[2]_i_6_0[0]                                                                                  | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               29 |             32 |         1.10 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q_reg[0][0]                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               21 |             32 |         1.52 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q_reg[0][1]                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q_reg[2][0]                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               17 |             32 |         1.88 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/mcountinhibit_q_reg[2][1]                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               18 |             32 |         1.78 |
|  i_clkwiz/inst/clk_out1 | u_router/rx_clk_count[0]                                                                                                                                     | i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n                   |                7 |             32 |         4.57 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q[31]_i_3__2_0[0]                                                                                      | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               20 |             32 |         1.60 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_2                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               13 |             33 |         2.54 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_1                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               13 |             33 |         2.54 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_0                                                                          | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               15 |             33 |         2.20 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q[0]                                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               11 |             33 |         3.00 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q[0][33]_i_1_n_0                                                                                    | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               11 |             33 |         3.00 |
|  i_clkwiz/inst/clk_out1 |                                                                                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX_0  |               13 |             35 |         2.69 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/dmcontrol_q_reg[resumereq]_0[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               32 |             64 |         2.00 |
|  i_clkwiz/inst/clk_out1 |                                                                                                                                                              |                                                                       |               34 |             79 |         2.32 |
|  i_clkwiz/inst/clk_out1 | i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/E[0]                                                                                | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |               50 |             89 |         1.78 |
|                         |                                                                                                                                                              |                                                                       |               35 |            100 |         2.86 |
|  i_clkwiz/inst/clk_out1 |                                                                                                                                                              | i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n |              205 |            533 |         2.60 |
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


