{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539677436942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539677436949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 02:10:36 2018 " "Processing started: Tue Oct 16 02:10:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539677436949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677436949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677436949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539677437964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539677437964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ALU " "Found entity 1: mux_ALU" {  } { { "mux_ALU.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/mux_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Sumador " "Found entity 1: mux_Sumador" {  } { { "mux_Sumador.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/mux_Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_logic " "Found entity 1: right_shift_logic" {  } { { "right_shift_logic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/right_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_arithmetic " "Found entity 1: right_shift_arithmetic" {  } { { "right_shift_arithmetic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/right_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_logic " "Found entity 1: left_shift_logic" {  } { { "left_shift_logic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/left_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_arithmetic " "Found entity 1: left_shift_arithmetic" {  } { { "left_shift_arithmetic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/left_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_A " "Found entity 1: not_A" {  } { { "not_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/not_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_A " "Found entity 1: xor_A" {  } { { "xor_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/xor_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_A " "Found entity 1: or_A" {  } { { "or_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/or_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_A " "Found entity 1: and_A" {  } { { "and_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/and_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_N_bits " "Found entity 1: ALU_N_bits" {  } { { "ALU_N_bits.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677458401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677458401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_N_bits " "Elaborating entity \"ALU_N_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539677458496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Sumador mux_Sumador:mux_S " "Elaborating entity \"mux_Sumador\" for hierarchy \"mux_Sumador:mux_S\"" {  } { { "ALU_N_bits.sv" "mux_S" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:suma_F " "Elaborating entity \"sumador\" for hierarchy \"sumador:suma_F\"" {  } { { "ALU_N_bits.sv" "suma_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_A and_A:and_F " "Elaborating entity \"and_A\" for hierarchy \"and_A:and_F\"" {  } { { "ALU_N_bits.sv" "and_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_A or_A:or_F " "Elaborating entity \"or_A\" for hierarchy \"or_A:or_F\"" {  } { { "ALU_N_bits.sv" "or_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_A xor_A:xor_F " "Elaborating entity \"xor_A\" for hierarchy \"xor_A:xor_F\"" {  } { { "ALU_N_bits.sv" "xor_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_A not_A:not_F " "Elaborating entity \"not_A\" for hierarchy \"not_A:not_F\"" {  } { { "ALU_N_bits.sv" "not_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_arithmetic left_shift_arithmetic:lsa " "Elaborating entity \"left_shift_arithmetic\" for hierarchy \"left_shift_arithmetic:lsa\"" {  } { { "ALU_N_bits.sv" "lsa" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_arithmetic right_shift_arithmetic:rsa " "Elaborating entity \"right_shift_arithmetic\" for hierarchy \"right_shift_arithmetic:rsa\"" {  } { { "ALU_N_bits.sv" "rsa" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_logic left_shift_logic:lsl " "Elaborating entity \"left_shift_logic\" for hierarchy \"left_shift_logic:lsl\"" {  } { { "ALU_N_bits.sv" "lsl" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_logic right_shift_logic:rsl " "Elaborating entity \"right_shift_logic\" for hierarchy \"right_shift_logic:rsl\"" {  } { { "ALU_N_bits.sv" "rsl" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU mux_ALU:mux_F " "Elaborating entity \"mux_ALU\" for hierarchy \"mux_ALU:mux_F\"" {  } { { "ALU_N_bits.sv" "mux_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags flags:flags_F " "Elaborating entity \"flags\" for hierarchy \"flags:flags_F\"" {  } { { "ALU_N_bits.sv" "flags_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677458559 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flags\[3\] " "Net \"flags\[3\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "flags\[3\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flags\[2\] " "Net \"flags\[2\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "flags\[2\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flags\[1\] " "Net \"flags\[1\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "flags\[1\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[7\] " "Net \"suma_R\[7\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[7\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[6\] " "Net \"suma_R\[6\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[6\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[5\] " "Net \"suma_R\[5\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[5\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[4\] " "Net \"suma_R\[4\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[4\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[3\] " "Net \"suma_R\[3\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[3\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[2\] " "Net \"suma_R\[2\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[2\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[1\] " "Net \"suma_R\[1\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[1\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458630 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1539677458630 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flags\[3\] " "Net \"flags\[3\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "flags\[3\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flags\[2\] " "Net \"flags\[2\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "flags\[2\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flags\[1\] " "Net \"flags\[1\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "flags\[1\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[7\] " "Net \"suma_R\[7\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[7\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[6\] " "Net \"suma_R\[6\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[6\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[5\] " "Net \"suma_R\[5\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[5\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[4\] " "Net \"suma_R\[4\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[4\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[3\] " "Net \"suma_R\[3\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[3\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[2\] " "Net \"suma_R\[2\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[2\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "suma_R\[1\] " "Net \"suma_R\[1\]\" is missing source, defaulting to GND" {  } { { "ALU_N_bits.sv" "suma_R\[1\]" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1539677458631 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1539677458631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539677459389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "ALU_N_bits.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539677459527 "|ALU_N_bits|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "ALU_N_bits.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539677459527 "|ALU_N_bits|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "ALU_N_bits.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539677459527 "|ALU_N_bits|flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539677459527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539677459720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539677460363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677460363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539677460471 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539677460471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539677460471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539677460471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539677460535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 02:11:00 2018 " "Processing ended: Tue Oct 16 02:11:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539677460535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539677460535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539677460535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677460535 ""}
