#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Mar 27 11:54:42 2018
# Process ID: 49297
# Current directory: /local/cortesio/projekte/berry_design
# Command line: vivado
# Log file: /local/cortesio/projekte/berry_design/vivado.log
# Journal file: /local/cortesio/projekte/berry_design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /local/cortesio/projekte/berry_design/berry_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/local/cortesio/projekte/axi_stream_counter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/sw/xilinx/vivado_2017.2/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 6313.547 ; gain = 131.898 ; free physical = 10131 ; free virtual = 303120
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6349.316 ; gain = 8.758 ; free physical = 10120 ; free virtual = 303108
update_compile_order -fileset sources_1
set_property location {2 674 671} [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_cells axi_gpio_0]
regenerate_bd_layout
generate_target all [get_files  /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 6441.598 ; gain = 26.078 ; free physical = 9828 ; free virtual = 303070
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 24241336eb38121c; cache size = 22.410 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 2edbbeba9dfd3412; cache size = 22.410 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8ae1da2c315e4b3f; cache size = 22.410 MB.
export_ip_user_files -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /local/cortesio/projekte/berry_design/berry_design.ip_user_files/sim_scripts -ip_user_files_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files -ipstatic_source_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/modelsim} {questa=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/questa} {ies=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/ies} {vcs=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/vcs} {riviera=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6507.594 ; gain = 44.938 ; free physical = 9752 ; free virtual = 303001
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-3491] module 'design_1' declared at '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1271' bound to instance 'design_1_i' of component 'design_1' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_1' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1306]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1544]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1835]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_axi_dma_0_0_stub.vhdl:75]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:747]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:357]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_auto_pc_1_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (1#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (2#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:747]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:898]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_HS4N6K' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:174]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_auto_pc_2_stub.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_HS4N6K' (3#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (4#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:898]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1981]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_processing_system7_0_0_stub.vhdl:225]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1087]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:461]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:641]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (5#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (6#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1087]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2261]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2274]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1306]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6541.852 ; gain = 79.195 ; free physical = 9764 ; free virtual = 303014
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6541.852 ; gain = 79.195 ; free physical = 9763 ; free virtual = 303013
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm0'. [/local/cortesio/projekte/berry_design/berry_design.srcs/constrs_1/new/const.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'pwm0'. [/local/cortesio/projekte/berry_design/berry_design.srcs/constrs_1/new/const.xdc:2]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/constrs_1/new/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/local/cortesio/projekte/berry_design/berry_design.srcs/constrs_1/new/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 7106.324 ; gain = 643.668 ; free physical = 9465 ; free virtual = 302715
47 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 7106.324 ; gain = 651.730 ; free physical = 9465 ; free virtual = 302715
set_property IOSTANDARD LVCMOS18 [get_ports [list SPI0_SS1_O]]
set_property IOSTANDARD LVCMOS18 [get_ports [list SPI0_SS2_O]]
place_ports SPI0_SS1_O K13
place_ports SPI0_SS2_O H14
place_ports SPI0_SS_O K15
save_constraints
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Mar 27 16:59:35 2018] Launched synth_1...
Run output will be captured here: /local/cortesio/projekte/berry_design/berry_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Mar 27 17:07:10 2018] Launched impl_1...
Run output will be captured here: /local/cortesio/projekte/berry_design/berry_design.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Mar 27 17:09:41 2018] Launched impl_1...
Run output will be captured here: /local/cortesio/projekte/berry_design/berry_design.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper_board.xdc]
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper_early.xdc]
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper.xdc]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper.xdc]
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-49297-ix1229/dcp53/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.72 . Memory (MB): peak = 7106.324 ; gain = 0.000 ; free physical = 9365 ; free virtual = 302633
Restored from archive | CPU: 0.760000 secs | Memory: 1.173920 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.72 . Memory (MB): peak = 7106.324 ; gain = 0.000 ; free physical = 9365 ; free virtual = 302633
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 7201.816 ; gain = 95.492 ; free physical = 9303 ; free virtual = 302562
file copy -force /local/cortesio/projekte/berry_design/berry_design.runs/impl_1/design_1_wrapper.sysdef /local/cortesio/projekte/berry_design/berry_design.sdk/design_1_wrapper.hdf

launch_sdk -workspace /local/cortesio/projekte/berry_design/berry_design.sdk -hwspec /local/cortesio/projekte/berry_design/berry_design.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /local/cortesio/projekte/berry_design/berry_design.sdk -hwspec /local/cortesio/projekte/berry_design/berry_design.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 17:36:20 2018...
