// Seed: 1918398256
module module_0;
  assign id_1 = 1;
  supply0 id_2;
  wand id_3;
  assign id_2 = 1'b0;
  assign id_1 = id_3;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output tri1  id_4,
    input  wor   id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    output wor id_4
);
  wire id_6;
  or primCall (id_2, id_6, id_7, id_8);
  wire id_7;
  assign id_2 = id_0;
  assign id_3 = id_1;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
