

================================================================
== Synthesis Summary Report of 'hls_real2xfft'
================================================================
+ General Information: 
    * Date:           Wed Mar 30 03:33:15 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        fft
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                                       Modules                                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                                       & Loops                                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ hls_real2xfft*                                                                     |     -|  0.13|      521|  5.210e+03|         -|      512|     -|  dataflow|   6 (2%)|  2 (~0%)|  1312 (1%)|  1221 (2%)|    -|
    | + Loop_sliding_win_delay_proc1                                                      |     -|  2.15|      513|  5.130e+03|         -|      513|     -|        no|        -|        -|  105 (~0%)|  178 (~0%)|    -|
    |  o sliding_win_delay                                                                |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|        -|        -|          -|          -|    -|
    | + Loop_sliding_win_output_proc2                                                     |     -|  0.13|      514|  5.140e+03|         -|      514|     -|        no|        -|        -|   61 (~0%)|  181 (~0%)|    -|
    |  o sliding_win_output                                                               |     -|  7.30|      513|  5.130e+03|         3|        1|   512|       yes|        -|        -|          -|          -|    -|
    | + window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |     -|  1.52|      516|  5.160e+03|         -|      516|     -|        no|  2 (~0%)|  2 (~0%)|   93 (~0%)|  165 (~0%)|    -|
    |  o apply_win_fn                                                                     |     -|  7.30|      515|  5.150e+03|         5|        1|   512|       yes|        -|        -|          -|          -|    -|
    | + Loop_real2xfft_output_proc3                                                       |     -|  3.67|      513|  5.130e+03|         -|      513|     -|        no|        -|        -|   25 (~0%)|  119 (~0%)|    -|
    |  o real2xfft_output                                                                 |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|        -|        -|          -|          -|    -|
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| din       | both          | 16    | 1      | 1      |
| dout      | both          | 48    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| din      | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| dout     | out       | stream<xfft_axis_t, 0>&                         |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| din      | din          | interface |
| dout     | dout         | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                                                                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + hls_real2xfft                                                                     | 2   |        |          |     |        |         |
|  + Loop_sliding_win_delay_proc1                                                     | 0   |        |          |     |        |         |
|    i_fu_106_p2                                                                      | -   |        | i        | add | fabric | 0       |
|  + Loop_sliding_win_output_proc2                                                    | 0   |        |          |     |        |         |
|    i_fu_124_p2                                                                      | -   |        | i        | add | fabric | 0       |
|  + window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s | 2   |        |          |     |        |         |
|    mul_mul_16s_15ns_31_4_1_U14                                                      | 1   |        | r_V_1    | mul | dsp    | 3       |
|    mul_mul_16s_15ns_31_4_1_U15                                                      | 1   |        | r_V_3    | mul | dsp    | 3       |
|    i_fu_144_p2                                                                      | -   |        | i        | add | fabric | 0       |
|  + Loop_real2xfft_output_proc3                                                      | 0   |        |          |     |        |         |
|    i_fu_106_p2                                                                      | -   |        | i        | add | fabric | 0       |
+-------------------------------------------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------------------------------------------+------+------+--------+------------------+---------+--------+---------+
| Name                                                                                | BRAM | URAM | Pragma | Variable         | Storage | Impl   | Latency |
+-------------------------------------------------------------------------------------+------+------+--------+------------------+---------+--------+---------+
| + hls_real2xfft                                                                     | 6    | 0    |        |                  |         |        |         |
|   nodelay_V_U                                                                       | 1    | -    |        | nodelay_V        | fifo    | memory | 0       |
|   nodelay_V_1_U                                                                     | 1    | -    |        | nodelay_V_1      | fifo    | memory | 0       |
|   delayed_V_U                                                                       | 1    | -    |        | delayed_V        | fifo    | memory | 0       |
|   delayed_V_1_U                                                                     | 1    | -    |        | delayed_V_1      | fifo    | memory | 0       |
|   data2window_V_U                                                                   | -    | -    |        | data2window_V    | fifo    | srl    | 0       |
|   data2window_V_2_U                                                                 | -    | -    |        | data2window_V_2  | fifo    | srl    | 0       |
|   windowed_V_U                                                                      | -    | -    |        | windowed_V       | fifo    | srl    | 0       |
|   windowed_V_1_U                                                                    | -    | -    |        | windowed_V_1     | fifo    | srl    | 0       |
|  + Loop_sliding_win_delay_proc1                                                     | 0    | 0    |        |                  |         |        |         |
|    delay_line_Array_U                                                               | -    | -    |        | delay_line_Array | ram_1p  | auto   | 0       |
|  + window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s | 2    | 0    |        |                  |         |        |         |
|    coeff_tab_0_U                                                                    | 1    | -    |        | coeff_tab_0      | rom_1p  | auto   | 1       |
|    coeff_tab_1_U                                                                    | 1    | -    |        | coeff_tab_1      | rom_1p  | auto   | 1       |
+-------------------------------------------------------------------------------------+------+------+--------+------------------+---------+--------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Type            | Options                                  | Location                                                                                                       |
+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| interface       | axis port=dout                           | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:63 in hls_real2xfft, dout                  |
| interface       | axis port=din                            | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:64 in hls_real2xfft, din                   |
| array_partition | variable=data2window cyclic factor=2     | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:66 in hls_real2xfft, data2window           |
| array_partition | variable=windowed cyclic factor=2        | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:67 in hls_real2xfft, windowed              |
| stream          | variable=windowed depth=2                | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:69 in hls_real2xfft, windowed              |
| stream          | variable=data2window depth=3             | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:70 in hls_real2xfft, data2window           |
| dataflow        |                                          | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:71 in hls_real2xfft                        |
| pipeline        | rewind                                   | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/real2xfft.cpp:78 in hls_real2xfft                        |
| array_partition | variable=nodelay,delayed cyclic factor=2 | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:67 in sliding_win_1in2out, nodelay,delayed |
| stream          | depth=258 variable=nodelay               | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:70 in sliding_win_1in2out, nodelay         |
| stream          | depth=130 variable=delayed               | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:71 in sliding_win_1in2out, delayed         |
| inline          |                                          | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:72 in sliding_win_1in2out                  |
| dataflow        |                                          | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:73 in sliding_win_1in2out                  |
| pipeline        | rewind                                   | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:78 in sliding_win_1in2out                  |
| unroll          | skip_exit_check factor=2                 | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:86 in sliding_win_1in2out                  |
| pipeline        | rewind                                   | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/sliding_win.h:88 in sliding_win_1in2out                  |
| pipeline        | rewind                                   | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/window_fn.h:56 in window_fn                              |
| array_partition | variable=coeff_tab cyclic factor=UF      | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/window_fn.h:66 in window_fn, coeff_tab                   |
| unroll          | skip_exit_check factor=UF                | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/window_fn.h:70 in window_fn                              |
| pipeline        | rewind                                   | ug871-design-files/Using_IP_with_IPI/lab1/hls_designs/window_fn.h:72 in window_fn                              |
+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------+


