//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	reduce
.global .align 4 .u32 exitFlag;

.visible .entry reduce(
	.param .u64 reduce_param_0,
	.param .u32 reduce_param_1,
	.param .u32 reduce_param_2,
	.param .u64 reduce_param_3,
	.param .u64 reduce_param_4
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<27>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<264>;
	.reg .b64 	%rd<112>;


	ld.param.u64 	%rd13, [reduce_param_0];
	ld.param.u32 	%r37, [reduce_param_1];
	ld.param.u32 	%r38, [reduce_param_2];
	ld.param.u64 	%rd14, [reduce_param_3];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd14;
	mov.u64 	%rd15, exitFlag;
	atom.global.add.u32 	%r1, [%rd15], 0;
	bar.sync 	0;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r40, %r39, %r41;
	mov.u32 	%r43, %ntid.y;
	mov.u32 	%r44, %ctaid.y;
	mov.u32 	%r45, %tid.y;
	mad.lo.s32 	%r46, %r44, %r43, %r45;
	mov.u32 	%r2, %ntid.z;
	mov.u32 	%r47, %ctaid.z;
	mov.u32 	%r48, %tid.z;
	mad.lo.s32 	%r49, %r47, %r2, %r48;
	mov.u32 	%r50, %nctaid.x;
	mul.lo.s32 	%r51, %r50, %r39;
	mov.u32 	%r52, %nctaid.y;
	mul.lo.s32 	%r53, %r52, %r43;
	mad.lo.s32 	%r54, %r46, %r51, %r42;
	mul.lo.s32 	%r3, %r53, %r51;
	mad.lo.s32 	%r252, %r49, %r3, %r54;
	cvt.u64.u32 	%rd3, %r38;
	mov.u64 	%rd16, 4294967296;
	div.u64 	%rd4, %rd16, %rd3;
	// begin inline asm
	mov.u64 	%rd11, %clock64;
	// end inline asm
	// begin inline asm
	mov.u64 	%rd12, %clock64;
	// end inline asm
	sub.s64 	%rd17, %rd12, %rd11;
	cvt.rn.f32.s64 	%f1, %rd17;
	div.rn.f32 	%f2, %f1, 0f49742400;
	setp.geu.f32 	%p1, %f2, 0f3DCCCCCD;
	@%p1 bra 	$L__BB0_28;

	add.s32 	%r55, %r37, 3;
	shr.u32 	%r5, %r55, 2;
	mul.lo.s32 	%r56, %r252, %r5;
	cvt.u64.u32 	%rd7, %r56;
	cvt.u64.u32 	%rd8, %r37;
	add.s32 	%r6, %r5, -1;
	shl.b32 	%r7, %r38, 1;
	bfe.u32 	%r9, %r55, 2, 2;
	and.b32  	%r10, %r7, 2;
	sub.s32 	%r11, %r5, %r9;
	sub.s32 	%r12, %r7, %r10;
	mov.u32 	%r57, %nctaid.z;
	mul.lo.s32 	%r58, %r57, %r2;
	mul.lo.s32 	%r13, %r58, %r3;

$L__BB0_2:
	atom.global.add.u32 	%r59, [%rd15], 0;
	setp.ne.s32 	%p2, %r59, %r1;
	@%p2 bra 	$L__BB0_28;

	setp.lt.u32 	%p3, %r38, 5;
	@%p3 bra 	$L__BB0_19;

	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	$L__BB0_12;

	setp.lt.u32 	%p5, %r6, 3;
	mov.u32 	%r255, 0;
	@%p5 bra 	$L__BB0_8;

	mov.u32 	%r254, %r11;

$L__BB0_7:
	cvt.u64.u32 	%rd19, %r255;
	add.s64 	%rd20, %rd19, %rd7;
	add.s64 	%rd21, %rd1, %rd20;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd21], %rs1;
	st.global.u8 	[%rd21+1], %rs1;
	st.global.u8 	[%rd21+2], %rs1;
	st.global.u8 	[%rd21+3], %rs1;
	add.s32 	%r255, %r255, 4;
	add.s32 	%r254, %r254, -4;
	setp.ne.s32 	%p6, %r254, 0;
	@%p6 bra 	$L__BB0_7;

$L__BB0_8:
	setp.eq.s32 	%p7, %r9, 0;
	@%p7 bra 	$L__BB0_12;

	setp.eq.s32 	%p8, %r9, 1;
	cvt.u64.u32 	%rd22, %r255;
	add.s64 	%rd23, %rd22, %rd7;
	add.s64 	%rd9, %rd1, %rd23;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd9], %rs2;
	@%p8 bra 	$L__BB0_12;

	setp.eq.s32 	%p9, %r9, 2;
	st.global.u8 	[%rd9+1], %rs2;
	@%p9 bra 	$L__BB0_12;

	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd9+2], %rs4;

$L__BB0_12:
	shl.b32 	%r248, %r38, 1;
	setp.eq.s32 	%p10, %r248, 0;
	@%p10 bra 	$L__BB0_18;

	shl.b32 	%r250, %r38, 1;
	add.s32 	%r249, %r250, -1;
	setp.lt.u32 	%p11, %r249, 3;
	ld.global.u32 	%r260, [%rd2];
	mov.u32 	%r259, 0;
	@%p11 bra 	$L__BB0_16;

	mov.u32 	%r258, %r12;

$L__BB0_15:
	sub.s32 	%r64, %r260, %r252;
	shl.b32 	%r65, %r64, 2;
	xor.b32  	%r66, %r65, %r64;
	shl.b32 	%r67, %r66, 3;
	xor.b32  	%r68, %r67, %r66;
	shr.u32 	%r69, %r68, 5;
	xor.b32  	%r70, %r69, %r68;
	shr.u32 	%r71, %r70, 7;
	xor.b32  	%r72, %r71, %r70;
	shl.b32 	%r73, %r72, 11;
	xor.b32  	%r74, %r73, %r72;
	shl.b32 	%r75, %r74, 13;
	xor.b32  	%r76, %r75, %r74;
	shr.u32 	%r77, %r76, 17;
	xor.b32  	%r78, %r77, %r76;
	shl.b32 	%r79, %r78, 19;
	xor.b32  	%r80, %r79, %r78;
	add.s32 	%r81, %r80, %r252;
	cvt.u64.u32 	%rd24, %r81;
	mul.lo.s64 	%rd25, %rd24, %rd8;
	shr.u64 	%rd26, %rd25, 32;
	cvt.u32.u64 	%r82, %rd26;
	add.s64 	%rd27, %rd26, 1;
	mul.lo.s64 	%rd28, %rd27, %rd4;
	and.b64  	%rd29, %rd28, 4294967295;
	mul.lo.s64 	%rd30, %rd29, %rd3;
	shr.u64 	%rd31, %rd30, 30;
	and.b64  	%rd32, %rd31, 17179869180;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.u32 	%r83, [%rd33];
	shl.b32 	%r84, %r82, 1;
	and.b32  	%r85, %r84, 6;
	shr.u64 	%rd34, %rd25, 34;
	add.s64 	%rd35, %rd34, %rd7;
	add.s64 	%rd36, %rd1, %rd35;
	mov.u16 	%rs5, 1;
	shl.b16 	%rs6, %rs5, %r85;
	ld.global.u8 	%rs7, [%rd36];
	or.b16  	%rs8, %rs7, %rs6;
	st.global.u8 	[%rd36], %rs8;
	sub.s32 	%r86, %r83, %r252;
	shl.b32 	%r87, %r86, 2;
	xor.b32  	%r88, %r87, %r86;
	shl.b32 	%r89, %r88, 3;
	xor.b32  	%r90, %r89, %r88;
	shr.u32 	%r91, %r90, 5;
	xor.b32  	%r92, %r91, %r90;
	shr.u32 	%r93, %r92, 7;
	xor.b32  	%r94, %r93, %r92;
	shl.b32 	%r95, %r94, 11;
	xor.b32  	%r96, %r95, %r94;
	shl.b32 	%r97, %r96, 13;
	xor.b32  	%r98, %r97, %r96;
	shr.u32 	%r99, %r98, 17;
	xor.b32  	%r100, %r99, %r98;
	shl.b32 	%r101, %r100, 19;
	xor.b32  	%r102, %r101, %r100;
	add.s32 	%r103, %r102, %r252;
	cvt.u64.u32 	%rd37, %r103;
	mul.lo.s64 	%rd38, %rd37, %rd8;
	shr.u64 	%rd39, %rd38, 32;
	cvt.u32.u64 	%r104, %rd39;
	add.s64 	%rd40, %rd39, 1;
	mul.lo.s64 	%rd41, %rd40, %rd4;
	and.b64  	%rd42, %rd41, 4294967295;
	mul.lo.s64 	%rd43, %rd42, %rd3;
	shr.u64 	%rd44, %rd43, 32;
	cvt.u32.u64 	%r105, %rd44;
	add.s32 	%r106, %r105, %r38;
	mul.wide.u32 	%rd45, %r106, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.u32 	%r107, [%rd46];
	shl.b32 	%r108, %r104, 1;
	and.b32  	%r109, %r108, 6;
	shr.u64 	%rd47, %rd38, 34;
	add.s64 	%rd48, %rd47, %rd7;
	add.s64 	%rd49, %rd1, %rd48;
	mov.u16 	%rs9, 2;
	shl.b16 	%rs10, %rs9, %r109;
	ld.global.u8 	%rs11, [%rd49];
	or.b16  	%rs12, %rs11, %rs10;
	st.global.u8 	[%rd49], %rs12;
	sub.s32 	%r110, %r107, %r252;
	shl.b32 	%r111, %r110, 2;
	xor.b32  	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 3;
	xor.b32  	%r114, %r113, %r112;
	shr.u32 	%r115, %r114, 5;
	xor.b32  	%r116, %r115, %r114;
	shr.u32 	%r117, %r116, 7;
	xor.b32  	%r118, %r117, %r116;
	shl.b32 	%r119, %r118, 11;
	xor.b32  	%r120, %r119, %r118;
	shl.b32 	%r121, %r120, 13;
	xor.b32  	%r122, %r121, %r120;
	shr.u32 	%r123, %r122, 17;
	xor.b32  	%r124, %r123, %r122;
	shl.b32 	%r125, %r124, 19;
	xor.b32  	%r126, %r125, %r124;
	add.s32 	%r127, %r126, %r252;
	cvt.u64.u32 	%rd50, %r127;
	mul.lo.s64 	%rd51, %rd50, %rd8;
	shr.u64 	%rd52, %rd51, 32;
	cvt.u32.u64 	%r128, %rd52;
	add.s64 	%rd53, %rd52, 1;
	mul.lo.s64 	%rd54, %rd53, %rd4;
	and.b64  	%rd55, %rd54, 4294967295;
	mul.lo.s64 	%rd56, %rd55, %rd3;
	shr.u64 	%rd57, %rd56, 30;
	and.b64  	%rd58, %rd57, 17179869180;
	add.s64 	%rd59, %rd2, %rd58;
	ld.global.u32 	%r129, [%rd59];
	shl.b32 	%r130, %r128, 1;
	and.b32  	%r131, %r130, 6;
	shr.u64 	%rd60, %rd51, 34;
	add.s64 	%rd61, %rd60, %rd7;
	add.s64 	%rd62, %rd1, %rd61;
	shl.b16 	%rs13, %rs5, %r131;
	ld.global.u8 	%rs14, [%rd62];
	or.b16  	%rs15, %rs14, %rs13;
	st.global.u8 	[%rd62], %rs15;
	sub.s32 	%r132, %r129, %r252;
	shl.b32 	%r133, %r132, 2;
	xor.b32  	%r134, %r133, %r132;
	shl.b32 	%r135, %r134, 3;
	xor.b32  	%r136, %r135, %r134;
	shr.u32 	%r137, %r136, 5;
	xor.b32  	%r138, %r137, %r136;
	shr.u32 	%r139, %r138, 7;
	xor.b32  	%r140, %r139, %r138;
	shl.b32 	%r141, %r140, 11;
	xor.b32  	%r142, %r141, %r140;
	shl.b32 	%r143, %r142, 13;
	xor.b32  	%r144, %r143, %r142;
	shr.u32 	%r145, %r144, 17;
	xor.b32  	%r146, %r145, %r144;
	shl.b32 	%r147, %r146, 19;
	xor.b32  	%r148, %r147, %r146;
	add.s32 	%r149, %r148, %r252;
	cvt.u64.u32 	%rd63, %r149;
	mul.lo.s64 	%rd64, %rd63, %rd8;
	shr.u64 	%rd65, %rd64, 32;
	cvt.u32.u64 	%r150, %rd65;
	add.s64 	%rd66, %rd65, 1;
	mul.lo.s64 	%rd67, %rd66, %rd4;
	and.b64  	%rd68, %rd67, 4294967295;
	mul.lo.s64 	%rd69, %rd68, %rd3;
	shr.u64 	%rd70, %rd69, 32;
	cvt.u32.u64 	%r151, %rd70;
	add.s32 	%r152, %r151, %r38;
	mul.wide.u32 	%rd71, %r152, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.u32 	%r260, [%rd72];
	shl.b32 	%r153, %r150, 1;
	and.b32  	%r154, %r153, 6;
	shr.u64 	%rd73, %rd64, 34;
	add.s64 	%rd74, %rd73, %rd7;
	add.s64 	%rd75, %rd1, %rd74;
	shl.b16 	%rs16, %rs9, %r154;
	ld.global.u8 	%rs17, [%rd75];
	or.b16  	%rs18, %rs17, %rs16;
	st.global.u8 	[%rd75], %rs18;
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, -4;
	setp.ne.s32 	%p12, %r258, 0;
	@%p12 bra 	$L__BB0_15;

$L__BB0_16:
	setp.eq.s32 	%p13, %r10, 0;
	@%p13 bra 	$L__BB0_18;

	sub.s32 	%r155, %r260, %r252;
	shl.b32 	%r156, %r155, 2;
	mov.u32 	%r157, 2;
	xor.b32  	%r158, %r156, %r155;
	shl.b32 	%r159, %r158, 3;
	xor.b32  	%r160, %r159, %r158;
	shr.u32 	%r161, %r160, 5;
	xor.b32  	%r162, %r161, %r160;
	shr.u32 	%r163, %r162, 7;
	xor.b32  	%r164, %r163, %r162;
	shl.b32 	%r165, %r164, 11;
	xor.b32  	%r166, %r165, %r164;
	shl.b32 	%r167, %r166, 13;
	xor.b32  	%r168, %r167, %r166;
	shr.u32 	%r169, %r168, 17;
	xor.b32  	%r170, %r169, %r168;
	shl.b32 	%r171, %r170, 19;
	xor.b32  	%r172, %r171, %r170;
	add.s32 	%r173, %r172, %r252;
	cvt.u64.u32 	%rd76, %r173;
	mul.lo.s64 	%rd77, %rd76, %rd8;
	shr.u64 	%rd78, %rd77, 32;
	cvt.u32.u64 	%r174, %rd78;
	and.b32  	%r175, %r259, 1;
	add.s64 	%rd79, %rd78, 1;
	mul.lo.s64 	%rd80, %rd79, %rd4;
	and.b64  	%rd81, %rd80, 4294967295;
	mul.lo.s64 	%rd82, %rd81, %rd3;
	shr.u64 	%rd83, %rd82, 32;
	cvt.u32.u64 	%r176, %rd83;
	mad.lo.s32 	%r177, %r175, %r38, %r176;
	mul.wide.u32 	%rd84, %r177, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.u32 	%r178, [%rd85];
	add.s32 	%r179, %r175, 1;
	shl.b32 	%r180, %r174, 1;
	and.b32  	%r181, %r180, 6;
	shr.u64 	%rd86, %rd77, 34;
	add.s64 	%rd87, %rd86, %rd7;
	add.s64 	%rd88, %rd1, %rd87;
	cvt.u16.u32 	%rs19, %r179;
	shl.b16 	%rs20, %rs19, %r181;
	ld.global.u8 	%rs21, [%rd88];
	or.b16  	%rs22, %rs21, %rs20;
	st.global.u8 	[%rd88], %rs22;
	sub.s32 	%r182, %r178, %r252;
	shl.b32 	%r183, %r182, 2;
	xor.b32  	%r184, %r183, %r182;
	shl.b32 	%r185, %r184, 3;
	xor.b32  	%r186, %r185, %r184;
	shr.u32 	%r187, %r186, 5;
	xor.b32  	%r188, %r187, %r186;
	shr.u32 	%r189, %r188, 7;
	xor.b32  	%r190, %r189, %r188;
	shl.b32 	%r191, %r190, 11;
	xor.b32  	%r192, %r191, %r190;
	shl.b32 	%r193, %r192, 13;
	xor.b32  	%r194, %r193, %r192;
	shr.u32 	%r195, %r194, 17;
	xor.b32  	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 19;
	xor.b32  	%r198, %r197, %r196;
	add.s32 	%r199, %r198, %r252;
	cvt.u64.u32 	%rd89, %r199;
	mul.lo.s64 	%rd90, %rd89, %rd8;
	shr.u64 	%rd91, %rd90, 32;
	cvt.u32.u64 	%r200, %rd91;
	sub.s32 	%r201, %r157, %r175;
	shl.b32 	%r202, %r200, 1;
	and.b32  	%r203, %r202, 6;
	shr.u64 	%rd92, %rd90, 34;
	add.s64 	%rd93, %rd92, %rd7;
	add.s64 	%rd94, %rd1, %rd93;
	cvt.u16.u32 	%rs23, %r201;
	shl.b16 	%rs24, %rs23, %r203;
	ld.global.u8 	%rs25, [%rd94];
	or.b16  	%rs26, %rs25, %rs24;
	st.global.u8 	[%rd94], %rs26;

$L__BB0_18:
	atom.global.add.u32 	%r204, [%rd15], 0;
	setp.ne.s32 	%p14, %r204, %r1;
	@%p14 bra 	$L__BB0_28;

$L__BB0_19:
	setp.eq.s32 	%p15, %r38, 0;
	@%p15 bra 	$L__BB0_26;

	mov.u32 	%r205, 0;
	mov.u32 	%r261, %r205;

$L__BB0_21:
	mul.wide.u32 	%rd96, %r261, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r207, [%rd97];
	sub.s32 	%r208, %r207, %r252;
	shl.b32 	%r209, %r208, 2;
	xor.b32  	%r210, %r209, %r208;
	shl.b32 	%r211, %r210, 3;
	xor.b32  	%r212, %r211, %r210;
	shr.u32 	%r213, %r212, 5;
	xor.b32  	%r214, %r213, %r212;
	shr.u32 	%r215, %r214, 7;
	xor.b32  	%r216, %r215, %r214;
	shl.b32 	%r217, %r216, 11;
	xor.b32  	%r218, %r217, %r216;
	shl.b32 	%r219, %r218, 13;
	xor.b32  	%r220, %r219, %r218;
	shr.u32 	%r221, %r220, 17;
	xor.b32  	%r222, %r221, %r220;
	shl.b32 	%r223, %r222, 19;
	xor.b32  	%r224, %r223, %r222;
	add.s32 	%r225, %r224, %r252;
	cvt.u64.u32 	%rd98, %r225;
	mul.lo.s64 	%rd99, %rd98, %rd8;
	shr.u64 	%rd100, %rd99, 32;
	cvt.u32.u64 	%r30, %rd100;
	mov.u32 	%r262, %r38;
	mov.u32 	%r263, %r205;

$L__BB0_22:
	mul.wide.u32 	%rd101, %r262, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.u32 	%r226, [%rd102];
	sub.s32 	%r227, %r226, %r252;
	shl.b32 	%r228, %r227, 2;
	xor.b32  	%r229, %r228, %r227;
	shl.b32 	%r230, %r229, 3;
	xor.b32  	%r231, %r230, %r229;
	shr.u32 	%r232, %r231, 5;
	xor.b32  	%r233, %r232, %r231;
	shr.u32 	%r234, %r233, 7;
	xor.b32  	%r235, %r234, %r233;
	shl.b32 	%r236, %r235, 11;
	xor.b32  	%r237, %r236, %r235;
	shl.b32 	%r238, %r237, 13;
	xor.b32  	%r239, %r238, %r237;
	shr.u32 	%r240, %r239, 17;
	xor.b32  	%r241, %r240, %r239;
	shl.b32 	%r242, %r241, 19;
	xor.b32  	%r243, %r242, %r241;
	add.s32 	%r244, %r243, %r252;
	cvt.u64.u32 	%rd103, %r244;
	mul.lo.s64 	%rd104, %rd103, %rd8;
	shr.u64 	%rd105, %rd104, 32;
	cvt.u32.u64 	%r245, %rd105;
	setp.eq.s32 	%p16, %r30, %r245;
	add.s32 	%r263, %r263, 1;
	@%p16 bra 	$L__BB0_25;

	add.s32 	%r262, %r262, 1;
	setp.lt.u32 	%p17, %r263, %r38;
	@%p17 bra 	$L__BB0_22;

	add.s32 	%r261, %r261, 1;
	setp.lt.u32 	%p18, %r261, %r38;
	@%p18 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_26;

$L__BB0_25:
	add.s32 	%r252, %r252, %r13;
	// begin inline asm
	mov.u64 	%rd106, %clock64;
	// end inline asm
	sub.s64 	%rd107, %rd106, %rd11;
	cvt.rn.f32.s64 	%f3, %rd107;
	div.rn.f32 	%f4, %f3, 0f49742400;
	setp.lt.f32 	%p19, %f4, 0f3DCCCCCD;
	@%p19 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_28;

$L__BB0_26:
	atom.global.add.u32 	%r246, [%rd15], 0;
	setp.ne.s32 	%p20, %r246, %r1;
	@%p20 bra 	$L__BB0_28;

	ld.param.u64 	%rd111, [reduce_param_4];
	cvta.to.global.u64 	%rd110, %rd111;
	ld.param.u32 	%r251, [reduce_param_1];
	st.global.u32 	[%rd110], %r252;
	st.global.u32 	[%rd110+4], %r251;
	atom.global.add.u32 	%r247, [%rd15], 1;

$L__BB0_28:
	ret;

}

