

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_47_7'
================================================================
* Date:           Tue Apr  4 19:45:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.571 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.960 us|  0.960 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_7  |       14|       14|         9|          3|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      88|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|        0|     303|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     161|    -|
|Register             |        -|     -|      257|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     5|      257|     552|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U256  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U257   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   5|  0|  303|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_233_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln49_fu_222_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln52_1_fu_270_p2  |         +|   0|  0|  12|           4|           3|
    |add_ln52_2_fu_285_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln52_3_fu_295_p2  |         +|   0|  0|  12|           4|           2|
    |add_ln52_fu_244_p2    |         +|   0|  0|  10|           3|           2|
    |sub_ln52_fu_264_p2    |         -|   0|  0|  12|           4|           4|
    |icmp_ln47_fu_216_p2   |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  88|          28|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |UC_address0              |  14|          3|    8|         24|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_23    |   9|          2|    3|          6|
    |cws_address0             |  20|          4|    4|         16|
    |cws_address1             |  20|          4|    4|         16|
    |grp_fu_162_p0            |  14|          3|   32|         96|
    |grp_fu_167_p0            |  14|          3|   32|         96|
    |grp_fu_167_p1            |  14|          3|   32|         96|
    |i_fu_52                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         34|  122|        366|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |cws_load_4_reg_384                |  32|   0|   32|          0|
    |i_23_reg_312                      |   3|   0|    3|          0|
    |i_23_reg_312_pp0_iter1_reg        |   3|   0|    3|          0|
    |i_fu_52                           |   3|   0|    3|          0|
    |icmp_ln47_reg_323                 |   1|   0|    1|          0|
    |icmp_ln47_reg_323_pp0_iter1_reg   |   1|   0|    1|          0|
    |k_reg_379                         |  32|   0|   32|          0|
    |p_x_assign_reg_342                |  32|   0|   32|          0|
    |reg_184                           |  32|   0|   32|          0|
    |reg_189                           |  32|   0|   32|          0|
    |reg_194                           |  32|   0|   32|          0|
    |reg_199                           |  32|   0|   32|          0|
    |sub_ln52_reg_372                  |   4|   0|    4|          0|
    |sub_ln52_reg_372_pp0_iter2_reg    |   4|   0|    4|          0|
    |trunc_ln24_reg_318                |   2|   0|    2|          0|
    |trunc_ln24_reg_318_pp0_iter1_reg  |   2|   0|    2|          0|
    |zext_ln49_reg_327                 |   2|   0|   64|         62|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 257|   0|  319|         62|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1165_p_din0   |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1165_p_din1   |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1165_p_dout0  |   in|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1165_p_ce     |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1195_p_din0   |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1195_p_din1   |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1195_p_dout0  |   in|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|grp_fu_1195_p_ce     |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_47_7|  return value|
|cws_address0         |  out|    4|   ap_memory|                            cws|         array|
|cws_ce0              |  out|    1|   ap_memory|                            cws|         array|
|cws_we0              |  out|    1|   ap_memory|                            cws|         array|
|cws_d0               |  out|   32|   ap_memory|                            cws|         array|
|cws_q0               |   in|   32|   ap_memory|                            cws|         array|
|cws_address1         |  out|    4|   ap_memory|                            cws|         array|
|cws_ce1              |  out|    1|   ap_memory|                            cws|         array|
|cws_we1              |  out|    1|   ap_memory|                            cws|         array|
|cws_d1               |  out|   32|   ap_memory|                            cws|         array|
|cws_q1               |   in|   32|   ap_memory|                            cws|         array|
|DC_address0          |  out|    4|   ap_memory|                             DC|         array|
|DC_ce0               |  out|    1|   ap_memory|                             DC|         array|
|DC_q0                |   in|   32|   ap_memory|                             DC|         array|
|UC_address0          |  out|    8|   ap_memory|                             UC|         array|
|UC_ce0               |  out|    1|   ap_memory|                             UC|         array|
|UC_q0                |   in|   32|   ap_memory|                             UC|         array|
|UC_address1          |  out|    8|   ap_memory|                             UC|         array|
|UC_ce1               |  out|    1|   ap_memory|                             UC|         array|
|UC_q1                |   in|   32|   ap_memory|                             UC|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

