
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY exercicio3 IS
	PORT (	
	bcd: in std_logic_vector(3 downto 0);
	s: out std_logic
	);
END exercicio3;

architecture arq_exercicio3 of exercicio3 is
begin
 	S <= ( bcd(0) and bcd(1) ) or ( bcd(0) and bcd(2) );
end arq_exercicio3; 