--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.15xf
--  \   \         Application: netgen
--  /   /         Filename: cm0_wrapper_timesim.vhd
-- /___/   /\     Timestamp: Mon Oct 31 12:30:41 2022
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf cm0_wrapper.pcf -rpw 100 -tpw 0 -ar Structure -tm cm0_wrapper -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim cm0_wrapper.ncd cm0_wrapper_timesim.vhd 
-- Device	: 6slx100fgg676-3 (PRODUCTION 1.21 2012-04-23)
-- Input file	: cm0_wrapper.ncd
-- Output file	: N:\lab\imp\netgen\par\cm0_wrapper_timesim.vhd
-- # of Entities	: 1
-- Design Name	: cm0_wrapper
-- Xilinx	: C:\Xilinx\14.1\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity cm0_wrapper is
  port (
    clkm : in STD_LOGIC := 'X'; 
    rstn : in STD_LOGIC := 'X'; 
    ahbmi_hready : in STD_LOGIC := 'X'; 
    ahbmi_hcache : in STD_LOGIC := 'X'; 
    ahbmi_testen : in STD_LOGIC := 'X'; 
    ahbmi_testrst : in STD_LOGIC := 'X'; 
    ahbmi_scanen : in STD_LOGIC := 'X'; 
    ahbmi_testoen : in STD_LOGIC := 'X'; 
    ahbmo_hbusreq : out STD_LOGIC; 
    ahbmo_hlock : out STD_LOGIC; 
    ahbmo_hwrite : out STD_LOGIC; 
    cm0_led : out STD_LOGIC; 
    ahbmi_hgrant : in STD_LOGIC_VECTOR ( 0 to 15 ); 
    ahbmi_hresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmi_hrdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmi_hirq : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_htrans : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmo_haddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hsize : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hburst : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hprot : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ahbmo_hwdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hirq : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hconfig : out STD_LOGIC_VECTOR2 ( 7 downto 0 , 31 downto 0 ); 
    ahbmo_hindex : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end cm0_wrapper;

architecture Structure of cm0_wrapper is
  signal inst_cortexm0_u_logic_Meyvx4_0 : STD_LOGIC; 
  signal clkm_BUFGP : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qi03z4_25578 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qppvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_hreset_n_inv : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ydyvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kt23z4_25582 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fdzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ddyvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rd63z4_25585 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C3qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z0uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fed3z4_25588 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rdyvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kt33z4_25591 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J3qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rd73z4_25593 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C5ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cma3z4_25596 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ofyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xmzvx4_25598 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G02wx4_inv : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aez2z4_25600 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sd43z4_25601 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C00wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kt43z4_25603 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qd1wx4_25604 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pu1wx4_inv_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dcs2z4_25606 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Afyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ecp2z4_25608 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xl0wx4_25609 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z8s2z4_25610 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Td33z4_25611 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iv0wx4_25612 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xppvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qg93z4_25614 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L8t2z4_25616 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O5t2z4_25617 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bsy2z4_25618 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H9i2z4_25619 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U2x2z4_25620 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qem2z4_25621 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eif3z4_25622 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fa2wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Teyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cfzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Feyvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ql13z4_25627 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mt13z4_25628 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yxzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wcyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gha3z4_25631 : STD_LOGIC; 
  signal HWDATA_2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ibe3z4_25633 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aj1wx4_25634 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G6pvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U2ewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Et0wx4_25639 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjhvx42_25640 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W6iwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X1ywx4_E2ywx4_AND_4462_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N3ywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ylbwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cawwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y5ywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D5ywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ffj2z4_25653 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgt2z4_25656 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa03z4_25657 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cr1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ql23z4_25659 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jw83z4_25660 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_No93z4_25661 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M41wx4_25662 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jca3z4_25663 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V4ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gfg3z4_25665 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bh0wx4_25666 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cll2z4_25667 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nt03z4_25669 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bqf3z4_25670 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Arh3z4_25671 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q52wx4_25672 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Siqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Anq2z4_25674 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mc0wx4_25675 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF11715 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Npk2z4_25677 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ark2z4_25678 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sgj2z4_25679 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aok2z4_25680 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qz0wx4_25681 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kdyvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aud3z4_25683 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fgm2z4_25686 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Po53z4_25688 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I30wx4_25689 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vfyvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Noo2z4_25691 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yoz2z4_25692 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ue9wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o2_25695 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bk13z4_25696 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sl03z4_25697 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o3_25700 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T243z4_25701 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ob2wx4_25705 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C3z2z4_25709 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rni2z4_25711 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vb2wx4_25712 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1z2z4_25714 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzy2z4_25715 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xc2wx4_25716 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cmn2z4_25719 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gcr2z4_25720 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ymo2z4_25721 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bf9wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eruwx4 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B7owx4 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I7owx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ogo2z4_25728 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G6owx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ieh3z4_25730 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohh3z4_25732 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cqo2z4_25733 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duc2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Po63z4_25736 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uhzvx4_25737 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ggk2z4_25738 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G5qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wd13z4_25740 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Arn2z4_25741 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mq0wx4_25742 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W2uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aqp2z4_25744 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wd23z4_25746 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ug43z4_25747 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J70wx4_25748 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Po83z4_25749 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Avg3z4_25750 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ug63z4_25751 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fio2z4_25752 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gfq2z4_25753 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vytvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dks2z4_25755 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iu1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fli3z4_25757 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rqzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o1_25759 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o4_25760 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o12_25761 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o27_25762 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nsk2z4_25763 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o8_25764 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tv2wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tki2z4_25766 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hbv2z4_25767 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djv2z4_25768 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ro43z4_25769 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ow13z4_25770 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vg53z4_25771 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yaz2z4_2_25773 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H3d3z4_1_25774 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Svk2z4_2_25775 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T1d3z4_2_25776 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Asr2z4_25777 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zz1wx4_25778 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Art2z4_25779 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ow23z4_25780 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aru2z4_25781 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ow33z4_25782 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Glj2z4_25783 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Igl2z4_25784 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eol2z4_25785 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gip2z4_25786 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Arv2z4_25787 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ehz2z4_25788 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pw03z4_25789 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ow43z4_25790 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Trq2z4_25792 : STD_LOGIC; 
  signal inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hq1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O1rvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owq2z4_25797 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_13_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cps2z4_25804 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cztvx4_25805 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cxc3z4_25806 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o3_25807 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mv2wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xviwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o4_25810 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o5_25811 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fij2z4_25812 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813 : STD_LOGIC; 
  signal N797_0 : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o101 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bpzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K5zvx46 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzpvx43_25823 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzpvx42_25824 : STD_LOGIC; 
  signal N1557 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jeewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cyq2z4_25827 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G9w2z4_25828 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uup2z4_25830 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qzq2z4_25831 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fzl2z4_25832 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zcn2z4_25833 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sbxvx47_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S00xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lhd3z4_25836 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bec3z4_25837 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pxb3z4_25838 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjuwx43_25840 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfc3z4_25841 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hub3z4_25842 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B90xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tb0xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D0wwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_To23z4_25846 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fpi2z4_25847 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jbu2z4_25848 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L0uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Axm2z4_25850 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xg33z4_25852 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_To33z4_25853 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yb93z4_25854 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uj93z4_25855 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fre3z4_25856 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nag3z4_25857 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A4t2z4_25858 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zva3z4_25860 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L5owx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oldwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jpa3z4_25868 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L8m2z4_25869 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dtj2z4_25870 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ilf3z4_25871 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hmh3z4_25872 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T1d3z4_25873 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Svk2z4_25875 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wqd3z4_25876 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y21xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx47_25878 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9e3z4_25879 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tyd3z4_25880 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wce3z4_25881 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C51xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gmm2z4_25884 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yg13z4_25885 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uo13z4_25886 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rr73z4_25887 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nz73z4_25888 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fbfwx4_25889 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Frrwx4 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jky2z4_25892 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Herwx4_25893 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lny2z4_25895 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q3iwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Viy2z4_25897 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx41_25898 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gjt2z4_25899 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o3_25901 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Emi2z4_25902 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zmewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W9fwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Clewx4_R5dwx4_AND_5863_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ol6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ky5wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o_25911 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vaw2z4_25913 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bpsvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yg23z4_25915 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zb83z4_25916 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rr83z4_25917 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nz83z4_25918 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hpd3z4_25919 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pab3z4_25920 : STD_LOGIC; 
  signal HWDATA_6_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qztvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkb3z4_25923 : STD_LOGIC; 
  signal HWDATA_7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF28831 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S4w2z4_25926 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gju2z4_25927 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bus2z4_25928 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sr53z4_25929 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rr93z4_25930 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wj63z4_25931 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F6zvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nfb3z4_25933 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ftf3z4_25934 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Euh3z4_25935 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wj73z4_25936 : STD_LOGIC; 
  signal N1042 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B91wx4_25938 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pz53z4_25939 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hqg3z4_25940 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfr2z4_25941 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cvr2z4_25942 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo03z4_25943 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tr63z4_25944 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pcd3z4_25945 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kjk2z4_25946 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Naq2z4_25947 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Azs2z4_25948 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o2_25949 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ikz2z4_25950 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sjj2z4_25951 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qz33z4_25952 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o5_25953 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bywwx4 : STD_LOGIC; 
  signal N818 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U593z4_25958 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I793z4_25959 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Grl2z4_25960 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eun2z4_25961 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ilp2z4_25962 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kev2z4_25963 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Csz2z4_25964 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U1uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yj43z4_25966 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qz43z4_25967 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jex2z4_25968 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_9_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rz13z4_25972 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Whh2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X8zvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Idk2z4_25976 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ymawx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fuawx4_25978 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hnr2z4_25979 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jlo2z4_25980 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kiq2z4_25981 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duu2z4_25982 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y9t2z4_25983 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J4x2z4_25984 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtqvx43_25986 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ye4wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R1w2z4_25988 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5x2z4_25989 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hue3z4_25990 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Joi3z4_25991 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fwj2z4_25992 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pbl2z4_25993 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hmv2z4_25994 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duv2z4_25995 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ipm2z4_25996 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oszvx4_25997 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oas2z4_25998 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zj53z4_25999 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfa3z4_26000 : STD_LOGIC; 
  signal HWDATA_1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mhn2z4_26002 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pap2z4_26003 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Imt2z4_26004 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eut2z4_26005 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sz23z4_26006 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Isi2z4_26007 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gto2z4_26008 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Imu2z4_26009 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Taa3z4_0 : STD_LOGIC; 
  signal HWDATA_4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Koj2z4_26012 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcz2z4_26013 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4087_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U3ywx4_B4ywx4_AND_4468_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4273_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bdwwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jiowx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tz03z4_26022 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pgf3z4_26023 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uu73z4_26024 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vssvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wai2z4_26027 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ffs2z4_26029 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lstwx42_26030 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wu53z4_26032 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx42_26033 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx41_26035 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx48_26036 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ixn2z4_26037 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tvn2z4_26038 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx49_26039 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Neu2z4_26040 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rdg3z4_26041 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyr2z4_26042 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xd8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yw0wx4 : STD_LOGIC; 
  signal N1215 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_18_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mx0wx4_26047 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_20_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bo0wx4_26050 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_19_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mof3z4_26052 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lph3z4_26053 : STD_LOGIC; 
  signal N843_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_17_0 : STD_LOGIC; 
  signal N845_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_23_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mis2z4_26058 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Icxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dmvwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9uwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G4qwx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yr13z4_26064 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Auk2z4_26066 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lsd3z4_26067 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rbo2z4_26068 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdi2z4_26070 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W19wx45_26071 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W19wx43_26072 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fzxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx45_26077 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx412 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vu93z4_26079 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Olg3z4_26080 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx42_26081 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X6m2z4_26082 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X533z4_26083 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF1101 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gf43z4_26086 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx44_26087 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx43_26088 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx41_26090 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H3d3z4_26091 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bv03z4_26092 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xx93z4_26093 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yaz2z4_26094 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zr03z4_26095 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wu63z4_26096 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ixh3z4_26097 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rek2z4_26098 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fxu2z4_26099 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fxv2z4_26100 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvz2z4_26101 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W7z2z4_26103 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ul9wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W19wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzawx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tch3z4_26108 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lns2z4_26109 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ltg3z4_26110 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Okn2z4_26111 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rdq2z4_26112 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qji3z4_26113 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohv2z4_26114 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Knz2z4_26115 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rds2z4_26116 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lqr2z4_26117 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lpt2z4_26118 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zu23z4_26119 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tib3z4_26120 : STD_LOGIC; 
  signal N706 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lf0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4152_26124 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4151 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jucwx4 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I0d2z4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lpu2z4_26129 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kss2z4_26130 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zu33z4_26131 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tel2z4_26132 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lpv2z4_26133 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pfz2z4_26134 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zu43z4_26135 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wbf3z4_26136 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzf3z4_26137 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ixt2z4_26138 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vfd3z4_26139 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kwo2z4_26140 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hyy2z4_26141 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dvy2z4_26142 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pty2z4_26143 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Orj2z4_26144 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qml2z4_26145 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sgp2z4_26146 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yx63z4_26147 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tjf3z4_26148 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Skh3z4_26149 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xdb3z4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jxs2z4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yx73z4_26152 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yqzvx4_26153 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_25_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Muawx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rih2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Olzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rht2z4_26160 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hyz2z4_26161 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yx83z4_26162 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Snd3z4_26163 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvm2z4_26164 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rhu2z4_26165 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rpe3z4_26166 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vgg3z4_26167 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T5tvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tna3z4_26169 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Imnwx4_26171 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R9nwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wxp2z4_26173 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lstwx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mq7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qrf3z4_26176 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Psh3z4_26177 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zad3z4_26178 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Skm2z4_26179 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Poq2z4_26180 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pvd3z4_26181 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sog3z4_26182 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vdr2z4_26184 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o3_26185 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M4j2z4_26186 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uuf3z4_26187 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cq93z4_26189 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Na73z4_26190 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fgm2z4_2_26191 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zkuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wnv2z4_26193 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wor2z4_26194 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fgm2z4_1_26195 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vhk2z4_26196 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Psn2z4_26197 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vcv2z4_26198 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nqz2z4_26199 : STD_LOGIC; 
  signal N856 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Svs2z4_26201 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kyi2z4_26202 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dwl2z4_26203 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nbm2z4_26204 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W5rvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkrvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pwg3z4_26207 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Otr2z4_26208 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ujo2z4_26209 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vgq2z4_26210 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Umi3z4_26211 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Spl2z4_26212 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ujp2z4_26213 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mzp2z4_26214 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Skv2z4_26215 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qrp2z4_26216 : STD_LOGIC; 
  signal N1002 : STD_LOGIC; 
  signal N1003 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X7tvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_23_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uei3z4_26222 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Japwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K3l2z4_26225 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vgs2z4_26226 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qyc3z4_26228 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uaj2z4_26230 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tdp2z4_26231 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G0w2z4_26232 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cam2z4_26233 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pst2z4_26234 : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V4d3z4_26236 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_10_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rro2z4_26238 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Psu2z4_26239 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tse3z4_26240 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vmj2z4_26241 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruj2z4_26242 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xhl2z4_26243 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Psv2z4_26244 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tiz2z4_26245 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Unm2z4_26246 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yfn2z4_26247 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ukt2z4_26248 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvovx4_26249 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gzvvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1wvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_3_0 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fcj2z4_26256 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_42_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hlsvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ozo2z4_26259 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ycu2z4_26260 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uku2z4_26261 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqi2z4_26262 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uls2z4_26263 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ey03z4_26264 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F8u2z4_26265 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tyx2z4_26269 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qp3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kvfwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ggswx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jw93z4_26274 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X0lwx4_Cwawx4_AND_6835_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I6z2z4_26276 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I2t2z4_26277 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xti2z4_26279 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll73z4_26280 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cc63z4_26281 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xmf3z4_26282 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wnh3z4_26283 : STD_LOGIC; 
  signal N789 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ekovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jxovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q1ywx4 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rxl2z4_26291 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y29wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1_26293 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mydwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iypwx4_Pypwx4_AND_3517_o : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J6i2z4_26297 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rsa3z4_26299 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M5tvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tqc3z4_26302 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X3pwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rym2z4_26304 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ts5wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5_26306 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H6tvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5a3z4_26308 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kxkwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Scpvx4_26310 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wpsvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx4 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ueovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rbi3z4_26316 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z7i2z4_26317 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qbpvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zjg3z4_26319 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qwr2z4_26320 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tvh3z4_26321 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tqs2z4_26322 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wmp2z4_26323 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Usl2z4_26324 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R8x2z4_26326 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_5_0 : STD_LOGIC; 
  signal N1107 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_3_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_11_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wrg3z4_26333 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zgr2z4_26334 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fsyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx44121 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6664_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Db7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx415_26341 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5367_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sx3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vr32z4_Cs32z4_AND_5574_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx413_26349 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zkk2z4_26350 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rvu2z4_26351 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Txj2z4_26352 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zfv2z4_26353 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rvv2z4_26354 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtz2z4_26355 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pjqwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pybwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lr9wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wqm2z4_26360 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kwa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qsa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wnt2z4_26363 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wnu2z4_26364 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wlz2z4_26365 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vxf3z4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K22wx42_26367 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K22wx43_26368 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzqvx42_26371 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hzj2z4_26372 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vzywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5pwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tvt2z4_26380 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vuo2z4_26381 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mww2z4_26382 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pfovx4 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vapvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhy2z4_26386 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qcy2z4_26387 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zpj2z4_26389 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bpdwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cbvwx4 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pkwwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vy7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwdwx4 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N805_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2_26402 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B4dwx4 : STD_LOGIC; 
  signal N1503_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx416_26405 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx415_26406 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y6t2z4_26407 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Njxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2412 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Twz2z4_26412 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ytm2z4_26413 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bxxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hnwwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V7ywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y5ywx41_26417 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4402_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ey9wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nrvwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xcuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H1qwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xyh3z4_26423 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uyu2z4_26424 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o31 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tuawx4 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433 : STD_LOGIC; 
  signal N1201 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E0d3z4_26435 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ft83z4_26436 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ccq2z4_26437 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_27_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o : STD_LOGIC; 
  signal N1156 : STD_LOGIC; 
  signal N1155 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fexwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wyt2z4_26443 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A6tvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F2o2z4_26445 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aea3z4_26446 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ztc3z4_26447 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gxk2z4_26448 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o3_26449 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o4_26450 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o5_26452 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B28wx4 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pmnwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K22wx41_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vzz2z4_26460 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zxo2z4_26461 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4l2z4_26464 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jruvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2841 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o12_26467 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2842 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P2a3z4_26469 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sta2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z523z4_26471 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gua2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o16_26473 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o20_26474 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o19_26475 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o18_26476 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o1_26478 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Efp2z4_26479 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o2_26480 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V233z4_26481 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o4_26482 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W893z4_26483 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gqwwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o6_26486 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ec43z4_26487 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o3_26488 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nl53z4_26489 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ok7wx41_26490 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_30_0 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal N752_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o1_26495 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Upyvx4_26497 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Msyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6679_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o : STD_LOGIC; 
  signal N250_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I2mwx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sznvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lbiwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mfw2z4_26506 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_26_0 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o5_26516 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5r2z4_26517 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I7r2z4_26518 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M1j2z4_26519 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o7_26520 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Av13z4_26521 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bn53z4_26522 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o8_26523 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o10_26524 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J433z4_26525 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U4z2z4_26527 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwp2z4_26528 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duc2z41_26530 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o11_26531 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o1_26532 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o2_26539 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o3_26540 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T1d3z4_1_26542 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fjswx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_J7ewx411_26544 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dp7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kepwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xuxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_J7ewx412_26548 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4125_26549 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx411_26550 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hr7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X7ewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4124_26553 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4123 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_J7ewx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pgb2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J5m2z4_26557 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hlzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o9 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dwa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o11_26563 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B1a3z4_26564 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mxa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o1_26566 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C183z4_26567 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B943z4_26568 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jq13z4_26569 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx41_26571 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohpvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx43_26574 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B73wx4 : STD_LOGIC; 
  signal N1191 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o3_26577 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o4_26578 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o5_26579 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ki53z4_26580 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X213z4_26581 : STD_LOGIC; 
  signal N837_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gq43z4_26583 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R293z4_26584 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q7j2z4_26585 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C61wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Slr2z4_26587 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J7q2z4_26588 : STD_LOGIC; 
  signal N1177 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4133_26590 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dih2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mgawx4_B19wx4_XOR_77_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8zvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C5v2z4_26594 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F9j2z4_26595 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o8_26598 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nox2z4_26599 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pxyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Df3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zfh3z4_26602 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H3wvx4_26603 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C70wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N90wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_20_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B8uwx4_I8uwx4_AND_4031_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4044_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1427_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzy2z4_1_26612 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iazwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4676_o1_26614 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jsc3z4_26615 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lul2z4_26616 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gtp2z4_26621 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F32wx44_26622 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kc03z4_26623 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F32wx42_26624 : STD_LOGIC; 
  signal N1290 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hq33z4_26626 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z863z4_26627 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F32wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Szr2z4_26632 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4132_26633 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uz9wx4_B19wx4_XOR_69_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Euzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H8qwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tzxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M6ywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nnc3z4_26641 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ipn2z4_26642 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xuw2z4_26643 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Swy2z4_26645 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bby2z4_26646 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx4341 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qdj2z4_26649 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zz8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X77wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx45_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o2_26654 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M9owx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N7c3z4_26656 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxa3z4_26657 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1008_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Svqwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bge3z4_26661 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lee3z4_26662 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F9owx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J00wx41_26665 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Od83z4_26668 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H1qwx44_26670 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F57wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qjuwx4 : STD_LOGIC; 
  signal N878 : STD_LOGIC; 
  signal N879 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tuvwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5owx4 : STD_LOGIC; 
  signal N653_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kaf3z4_26678 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx49_26679 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2_26680 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E78wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ffj2z4_1_26682 : STD_LOGIC; 
  signal N694 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684 : STD_LOGIC; 
  signal N1100 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A6zwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H6zwx4 : STD_LOGIC; 
  signal N946 : STD_LOGIC; 
  signal N947 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ydw2z4_26693 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yzi2z4_26694 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_0 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y5zvx42_26697 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gd3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_30_0 : STD_LOGIC; 
  signal N1207 : STD_LOGIC; 
  signal N1208_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_32_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o3_26708 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cy33z4_26710 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o2_26711 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pet2z4_26712 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nen2z4_26713 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jwf3z4_26715 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_16_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K423z4_26720 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1p2z4_26721 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hy0wx43_26722 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o1_26723 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dw7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o3_26725 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H6ewx44_26726 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx41443 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4wwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfzvx41_26731 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_htrans_o_1_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qr42z4_26733 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oq42z4 : STD_LOGIC; 
  signal N995_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V3wvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Loyvx4_26737 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5qvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V2qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wn1wx43_26744 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wn1wx42_26745 : STD_LOGIC; 
  signal N1139 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M9awx4_B19wx4_XOR_72_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hy0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ym93z4_26749 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H4p2z4_26750 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I1c2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fjewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J9d3z4_26753 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx413_26757 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bqcwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ju5wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx48_26760 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx411_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx412_26762 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lxwvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx415_26764 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx416_26765 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4142 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4141_26767 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4148 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx413_26769 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx412_26770 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o_26771 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4111_26772 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4110_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx418_26774 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jb3wx4_hready_i_AND_1386_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qb3wx4 : STD_LOGIC; 
  signal N1591 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xly2z4_26779 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nqy2z4_26780 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O2bwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_26784 : STD_LOGIC; 
  signal N448 : STD_LOGIC; 
  signal N1461 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_An63z4_26787 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hak2z4_26788 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D7wwx4_K7wwx4_AND_4254_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Saqwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F8wwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o3_26792 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M9y2z4_26794 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y7y2z4_26795 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W4y2z4_26796 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx44_26797 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx43_26798 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx47_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E913z4_26800 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o6_26801 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zaxwx4 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D3uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ii73z4_26806 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o4_26807 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o2_26808 : STD_LOGIC; 
  signal N908 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Do1wx431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4156 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Va3wx4_26812 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xfzvx42_26813 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K5zvx461_26815 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_29_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo0wx43_26817 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo0wx45_26818 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W5p2z4_26819 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L7p2z4_26820 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF1181 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ukpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bnfwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx45_26824 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF1182 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2143 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wfuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ywi2z4_26830 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U7w2z4_26831 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o3_26832 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tq7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lqpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P37wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF1631 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C9rvx41_26839 : STD_LOGIC; 
  signal N1122 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F0y2z4_26841 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lbn2z4_26842 : STD_LOGIC; 
  signal N355 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lcpvx4_Izwvx4_OR_940_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dthwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jk0xx4_26849 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Us2wx4_Whgvx4_OR_1321_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx4211 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc13z4_26853 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nf03z4_26854 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx4214 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cy13z4_26856 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L733z4_26857 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dq53z4_26858 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N90wx44_26859 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2882 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o7_26861 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Llq2z4_26862 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N90wx46_26863 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C5n2z4_26864 : STD_LOGIC; 
  signal N961 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B3mvx42_26866 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohwvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B3mvx44_26869 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G493z4_26873 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R6v2z4_26874 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duuwx421 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1428_o : STD_LOGIC; 
  signal N514_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lrx2z4_26878 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_25_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fc7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q07wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gci2z4_26882 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ox1wx431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nv6wx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pcyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzbwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uvzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sxpvx41_26892 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P37wx42_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P37wx41_26895 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gmd3z4_26897 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_12_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5awx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H1cwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5awx4_B19wx4_XOR_70_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bspvx461 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yp7wx4 : STD_LOGIC; 
  signal N697 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pazwx41_26907 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gqw2z4_26908 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6y2z4_26910 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_0 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx47 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916 : STD_LOGIC; 
  signal N470 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ecawx4_B19wx4_XOR_74_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P82wx41_26920 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E153z4_26921 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Na63z4_26922 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P82wx42_26923 : STD_LOGIC; 
  signal N1204 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jl93z4_26925 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J773z4_26926 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J5o2z4_26927 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N8o2z4_26928 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y6o2z4_26929 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P82wx44_26930 : STD_LOGIC; 
  signal N1237 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P82wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y8q2z4_26933 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K22wx461 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J43wx4 : STD_LOGIC; 
  signal N1006 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X61wx41_26939 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rhi2z4_26942 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_28_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_31_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C4pvx4 : STD_LOGIC; 
  signal N1161 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hi83z4_26947 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y873z4_26948 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kop2z4_26949 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mjl2z4_26950 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lz93z4_26951 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hmqwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q2q2z4_26953 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B1q2z4_26954 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L5wvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx43_26957 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx41_26958 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx42_26959 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx46_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C6mwx41_26961 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6545_o : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal N688_0 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ozywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5owx42_26967 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C6mwx42_26968 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X9n2z4_26969 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S4pwx4 : STD_LOGIC; 
  signal N952 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C6mwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C6mwx43_26974 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_8_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_11_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_9_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qk1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_18_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fj0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_21_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_10_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pg1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_19_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_22_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_11_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ra1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_14_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_15_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_12_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I0cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx4_Qobwx4_AND_2124_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ffqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_13_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_29_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_21_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_24_0 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C3w2z4_27017 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_22_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_14_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U11wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I113z4_27023 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_If33z4_27024 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_23_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nozvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_15_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U11wx42_27030 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ay53z4_27031 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U11wx43_27032 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cao2z4_27033 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4130_27034 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K9z2z4_27037 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_24_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_16_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_25_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_28_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_17_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H2wwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ai9wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_26_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_27_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O8qwx4 : STD_LOGIC; 
  signal N685 : STD_LOGIC; 
  signal N1009 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx43_27062 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx47_27063 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx41_27064 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G123z4_27065 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx45_27066 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx42_27067 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx48_27068 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o : STD_LOGIC; 
  signal N1294 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O723z4_27071 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5q2z4_27072 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F4q2z4_27073 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D603z4_27074 : STD_LOGIC; 
  signal N1260 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S71wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S71wx47_27077 : STD_LOGIC; 
  signal N1549 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kngwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5owx41_27080 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wbk2z4_27081 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uyv2z4_27082 : STD_LOGIC; 
  signal N695 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5owx43_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hzywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fn23z4_27086 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o2_27087 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xowwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o3_27089 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ch03z4_27090 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X553z4_27091 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx43_27092 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lqwvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx46_27094 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izwvx4_Sh9vx4_OR_699_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xhxvx4 : STD_LOGIC; 
  signal N870 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C9rvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzqvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Abovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C9rvx43_27101 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8nvx41_27103 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jvqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bdm2z4_27105 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Edovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bjd3z4_27107 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W21wx41_27108 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hlzvx41_27109 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X543z4_27110 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O403z4_27111 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W21wx43_27112 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W21wx47_27114 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W21wx4 : STD_LOGIC; 
  signal N1189 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S87wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzy2z4_2_27119 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fgm2z4_3_27120 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Letwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qdtwx4 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F473z4_27127 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fi93z4_27128 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D6yvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D6yvx43_27131 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C9yvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T93wx4 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Exawx4_Lxawx4_AND_2040_o_27136 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o3_27137 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I3mvx41_27139 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9uwx43_27140 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9uwx44_27141 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bf93z4_27142 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B173z4_27143 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S3cwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ka83z4_27145 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B5u2z4_27146 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V76wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M66wx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx44_27151 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx49_27152 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx46_27153 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o212 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5vvx432_27155 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5vvx433_27157 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wt2wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5vvx43 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5vvx435_27161 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C61wx4111 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X61wx43_27163 : STD_LOGIC; 
  signal N1005 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_27165 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Igi2z4_27166 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O7zvx4 : STD_LOGIC; 
  signal N478 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jd8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4128_27170 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N936 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hdzwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5pwx42_27175 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5pwx41_27176 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N916 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3_27179 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bzowx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wuq2z4_27182 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T5g3z4_27183 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D4g3z4_27184 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o6_27185 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o8_27186 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o10_27187 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K7g3z4_27188 : STD_LOGIC; 
  signal N1451 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W0b3z4_27190 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx411_27191 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tzg3z4_27192 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx418 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx413_27196 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sow2z4_27197 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N4cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rkd3z4_27200 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qk1wx44_27201 : STD_LOGIC; 
  signal N1170 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dq83z4_27203 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U2s2z4_27204 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W5s2z4_27205 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I4s2z4_27206 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx418_27207 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx451 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx49_27209 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx410 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx414_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx417_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X1e3z4_27213 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M3e3z4_27214 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx48_27216 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx44 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx43_27218 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R99wx4_B19wx4_XOR_66_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zhyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1429_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eruwx44_27227 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1wvx41_27228 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1wvx43_27231 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rxzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_6_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_3_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ze1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ebh3z4_27244 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx44_27245 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o4_27246 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E0uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gcb3z4_27248 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J7b3z4_27249 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F4c3z4_27250 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx45 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o6_27252 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jkc3z4_27254 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z8b3z4_27255 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx45_27256 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx46_27258 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mi23z4_27259 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tkdwx4 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o : STD_LOGIC; 
  signal N1239 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx43_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx410 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ji43z4_27268 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A8h3z4_27269 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx41_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B6j2z4_27272 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y92wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o_27274 : STD_LOGIC; 
  signal N1485 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oohwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gakwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yj6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C2yvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ndhwx421 : STD_LOGIC; 
  signal N1292 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll83z4_27282 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sa23z4_27283 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o2_27284 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K9ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H8l2z4_27286 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o3_27287 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o2_27289 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_0 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jzzwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fhc3z4_27293 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ipb3z4_27294 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_4_Q : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uic3z4_27296 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bmb3z4_27297 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o3_27298 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B613z4_27299 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o1_27300 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o2_27301 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o17_27302 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W7hwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Foe3z4_27304 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fc0wx4 : STD_LOGIC; 
  signal N976 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o6_27307 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aff3z4_27309 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o9_27310 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o10 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T7cwx4_B19wx4_XOR_86_o : STD_LOGIC; 
  signal N714_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ai9wx41_27316 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I0e3z4_27317 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B5e3z4_27318 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1433_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1431_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ai9wx43_27321 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o : STD_LOGIC; 
  signal N1525 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Df3wx45_27324 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Df3wx46_27325 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jp3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_27329 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fq7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o3_27333 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ilpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx42_27335 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx427_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J16wx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx44_27339 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3hwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Abgwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Epxvx4 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0wwx4 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N679 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F40xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qzzwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx48_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ipkwx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx46_27352 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3pvx41_27353 : STD_LOGIC; 
  signal N1127 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U18wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3pvx42_27356 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3pvx43_27357 : STD_LOGIC; 
  signal N1128_0 : STD_LOGIC; 
  signal N852 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N10xx4 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rngwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aeg2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_An83z4_27364 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K7s2z4_27365 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_0 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fc7wx41_27368 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fc7wx43_27369 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Et7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lt7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ar7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xs7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0u2z4_27375 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bdwwx43_27376 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E1r2z4_27377 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S2r2z4_27378 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bdwwx44_27379 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ufx2z4_27381 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pg1wx45_27382 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S703z4_27383 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pg1wx43_27384 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pg1wx41_27385 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T263z4_27386 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ecowx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q7ewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dfowx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx43_27390 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx44_27391 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O2g3z4_27392 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z0g3z4_27393 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx45_27394 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D923z4_27395 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx46_27396 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E163z4_27397 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mi33z4_27398 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ciawx4_B19wx4_XOR_78_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_He6wx4_C9yvx4_AND_1660_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx48_27401 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V6swx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fj0wx41_27403 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fj0wx42_27404 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fj0wx43_27405 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fj0wx44_27406 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ark2z4_1_27407 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgf2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ok7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ajn2z4_27411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gf73z4_27412 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q1ywx42_27413 : STD_LOGIC; 
  signal N1081 : STD_LOGIC; 
  signal N1181 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jr1wx43_27416 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zluvx43_27417 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o52 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O7zvx42_27419 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y6i3z4_27420 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O7zvx43_27421 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Na53z4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O7zvx44_27423 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cai3z4_27424 : STD_LOGIC; 
  signal N1247 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J5i3z4_27426 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Plx2z4_27427 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bv0wx4 : STD_LOGIC; 
  signal N1164 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dq73z4_27430 : STD_LOGIC; 
  signal N1165 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S4qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_8_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_5_0 : STD_LOGIC; 
  signal N785 : STD_LOGIC; 
  signal N786_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx41_27437 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ccg3z4_27438 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx45_27439 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx44_27440 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q6e3z4_27441 : STD_LOGIC; 
  signal N1308_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A9p2z4_27443 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F8e3z4_27444 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mb1wx43_27445 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mb1wx41_27446 : STD_LOGIC; 
  signal N422_0 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bnx2z4_27450 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S08wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A933z4_27453 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lf0wx42_27454 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o51 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fyzvx42_27457 : STD_LOGIC; 
  signal N425_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vcuvx41_27459 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lf0wx43_27461 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P9h3z4_27462 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ii63z4_27463 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Svk2z4_1_27464 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yaz2z4_1_27465 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8ywx42_27466 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Thm2z4_27468 : STD_LOGIC; 
  signal N862 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qk0xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8ywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8zvx41_27473 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E143z4_27474 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8zvx42_27475 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N8i3z4_27476 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8zvx43_27477 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mi13z4_27478 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ylc3z4_27479 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X0c3z4_27480 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ayzwx41_27481 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx43_27482 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H0kwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oqb2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkrvx44_27485 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ayzwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kbzwx4 : STD_LOGIC; 
  signal N1012 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx47_0 : STD_LOGIC; 
  signal N712 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx44_27492 : STD_LOGIC; 
  signal N1011 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx41_27495 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx43_27496 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6655_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kf23z4_27498 : STD_LOGIC; 
  signal N1305 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L763z4_27500 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ckw2z4_27502 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y5cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dkr2z4_27506 : STD_LOGIC; 
  signal N1280 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zoy2z4_27509 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hhd2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bjxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jiowx42 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Lt7wx411_27513 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cuxwx4 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cax2z4_27517 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx47_27519 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx48_27520 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx46_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx49_27522 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N833 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ok7wx43_27526 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ok7wx42 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kih2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rqywx4 : STD_LOGIC; 
  signal N904 : STD_LOGIC; 
  signal N353_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q3xvx4_27532 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx43_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx45_27534 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uuewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx414 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx423_27537 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx43_27538 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fscwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gv6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx47_27541 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X3xvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J3xvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx422 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wq5wx4 : STD_LOGIC; 
  signal N524_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjuwx42_27547 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjuwx41_27549 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T7d3z4_27551 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcc3z4_27552 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vac3z4_27553 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9_0 : STD_LOGIC; 
  signal HWRITE : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o2_27556 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o3_27557 : STD_LOGIC; 
  signal HREADY : STD_LOGIC; 
  signal N1511_0 : STD_LOGIC; 
  signal N1273 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cc73z4_27561 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o7 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Adt2z4_27563 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll1wx41_27564 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx42_27565 : STD_LOGIC; 
  signal N110_0 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll1wx43_27568 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll1wx42_27569 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll1wx441 : STD_LOGIC; 
  signal N407_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z422 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J0l2z4_27576 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I6w2z4_27577 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o3_27578 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o4_27579 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o2_27580 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D4a3z4_27581 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owgvx4 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vvx2z4_27584 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qb3wx41_27585 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhe2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U7uwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Feqwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx45_27589 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_27590 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qb3wx42_27591 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lk9wx41_27592 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ra1wx42_27593 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2_27594 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o3_27595 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx424_27596 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tfxvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D2ovx4 : STD_LOGIC; 
  signal N974 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o16_27601 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx42_27602 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oedwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1376_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_By4wx4_27605 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I3y2z4_27606 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx412_27607 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx417_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Danvx41_27609 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kanvx41_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Facvx4 : STD_LOGIC; 
  signal ahbmo_htrans_1_OBUF_27612 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_0 : STD_LOGIC; 
  signal inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jr1wx41_27616 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G6d3z4_27617 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Agbwx4 : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Omk2z4_27620 : STD_LOGIC; 
  signal N1211_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z2dwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qjhvx42_27623 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jr1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3779_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Srgwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C34wx4_27627 : STD_LOGIC; 
  signal N1310 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kizwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V6zwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx420_27631 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zj3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzbwx42_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx420_27634 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx418_27635 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2301_27636 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T1y2z4_27638 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jcw2z4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V7ywx41_27640 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF510 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bk33z4_27642 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M413z4_27643 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx43_27644 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ugewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx4112 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zei2z4_27647 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx42_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J5vvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx410_27650 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4115_27651 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx430_27653 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx429_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx47_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx423_27656 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ct6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hh3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pyxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dziwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx43_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o3_27663 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx45_27664 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx431 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xsx2z4_27668 : STD_LOGIC; 
  signal N393_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z203z4_27670 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S2p2z4_27671 : STD_LOGIC; 
  signal N782 : STD_LOGIC; 
  signal N783_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cn43z4_27674 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z6ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_6_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gh6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X16wx4_0 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal N793_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q6u2z4_27681 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx41_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q273z4_27683 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pa33z4_27684 : STD_LOGIC; 
  signal N1559 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qmkwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xp3wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B2uvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx417_27689 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A8yvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hp2wx4 : STD_LOGIC; 
  signal N1267 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gf63z4_27693 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C1svx4_N3svx4_XOR_91_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx412_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cawwx41_27696 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx48_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F2ivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yz4wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cawwx42_27700 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4144_27701 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx42_27702 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tb8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx430_27704 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_688_o : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx47_27707 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Clewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Svxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wxxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx46_27711 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gji2z4_27712 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xhqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fxa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Txa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zyhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zyhvx41_27717 : STD_LOGIC; 
  signal N180_0 : STD_LOGIC; 
  signal N832 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ka93z4_27720 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T583z4_27721 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G4r2z4_27722 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T9v2z4_27723 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y5zvx41_27726 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx42_27727 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gcqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx45_27730 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx4311 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jf6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjhvx41_27734 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_17_0 : STD_LOGIC; 
  signal N923 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4xvx44_27737 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4xvx43_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rfpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Irxvx4_Prxvx4_XOR_49_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_50_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ejpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Brxvx4_Y5svx4_XOR_48_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xx2wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ro1wx4_27749 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jrnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vtyvx43_27751 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o : STD_LOGIC; 
  signal N568 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx410_27756 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R0t2z4_27758 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G7x2z4_27759 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx416_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jux2z4_27761 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2111 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Chxvx4 : STD_LOGIC; 
  signal N439_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o : STD_LOGIC; 
  signal N1282 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_She3z4_27767 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ble3z4_27768 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o1_27769 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C9a3z4_27771 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ok7wx45_27772 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ok7wx432 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2652_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gdo2z4_27775 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O24wx4 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qk1wx41_27779 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx417_27780 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx416_27781 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ulgwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Lt7wx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mnvwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qk1wx42_27785 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qk1wx43_27786 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sjwvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zjwvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2929_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cawwx43_27790 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rfpvx42_27792 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Asbvx4 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal N411_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iufwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zjq2z4_27797 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ql0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_27799 : STD_LOGIC; 
  signal N122_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ggswx42_0 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ekcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx45_27805 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bswvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx42_27807 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx43_27808 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o41 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Asdwx4 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_27813 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zhyvx42_27814 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z853z4_27815 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L753z4_27816 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kf13z4_27817 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jsa2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o2_27820 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vve3z4_27821 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y9l2z4_27822 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ddi3z4_27824 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kxe3z4_27825 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L7a3z4_27826 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gehvx41_27829 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_20_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B9nvx41_27831 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I9nvx41_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx41_27833 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R6n2z4_27834 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx425_27835 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bdqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oigwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohd2z4 : STD_LOGIC; 
  signal N405_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o1_27840 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o2_27841 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tbuvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o111_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx42_27845 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J0n2z4_27846 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx410_27847 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx49_27848 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I1h3z4_27849 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ara3z4_27850 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T253z4_27851 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gzvvx42_27853 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wpywx4_0 : STD_LOGIC; 
  signal N76_0 : STD_LOGIC; 
  signal N522_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mka3z4_27858 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4129_27860 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O76wx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o3_27862 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N4yvx4 : STD_LOGIC; 
  signal N1575_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o5_27865 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx45_27866 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx411_27867 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hyewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jvxvx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6653_o : STD_LOGIC; 
  signal HADDR_0_0 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ycx2z4_27874 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zpx2z4_27875 : STD_LOGIC; 
  signal N597_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx426_27877 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvgwx4 : STD_LOGIC; 
  signal N1589_0 : STD_LOGIC; 
  signal N1491 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nywvx4 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C193z4_27887 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx45_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xyn2z4_27889 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O0o2z4_27890 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B2i3z4_27892 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xyk2z4_27894 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rix2z4_27895 : STD_LOGIC; 
  signal N609_0 : STD_LOGIC; 
  signal N1014 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M2ivx4_27899 : STD_LOGIC; 
  signal N906 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx420_27901 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx417_27902 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx419_27903 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2884_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ihewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx44_27906 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H4gwx4 : STD_LOGIC; 
  signal N1583 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx417_27909 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H2xvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx432_27913 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx418_27914 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rfpvx45_27915 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rfpvx41_27917 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wia3z4_27918 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx44_27920 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx41_27923 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx42_27924 : STD_LOGIC; 
  signal N636 : STD_LOGIC; 
  signal N892 : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o_31_Q : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o_31_1_27929 : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o_31_2_27930 : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o_31_3_27931 : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o_31_4_27932 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx44_27935 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T3ovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx41_27937 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o1_27938 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R13wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx420_0 : STD_LOGIC; 
  signal N739_0 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_0 : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Layvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kxkwx45_27946 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11_0 : STD_LOGIC; 
  signal HSIZE_0_0 : STD_LOGIC; 
  signal N1493_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx47_27951 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gvrwx4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zwxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wshwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wyxvx4_Aopvx4_OR_212_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx46_27958 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx4118 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx46_27961 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M0jwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx414_0 : STD_LOGIC; 
  signal N1541_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx432_27965 : STD_LOGIC; 
  signal N1533_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfzvx441 : STD_LOGIC; 
  signal N34_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx422_27969 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Px5wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx421_27971 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mkrwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P9fwx4_0 : STD_LOGIC; 
  signal N791_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fk6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tme3z4_27979 : STD_LOGIC; 
  signal N606_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx424_27981 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx419_0 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_3_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_27987 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_5_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_6_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_27993 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_8_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_9_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_10_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_11_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_27998 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_12_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_13_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_14_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_15_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28003 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_16_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_17_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_18_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_19_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28008 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_20_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_21_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_22_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_23_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28013 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_24_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_25_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_26_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_27_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28018 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_28_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_29_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_30_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_31_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28023 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_32_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_32_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pri3z4_33_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_3_Q_28029 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nbx2z4_28030 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_7_Q_28032 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16534_7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fhx2z4_28034 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_11_Q_28035 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dkx2z4_28036 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_15_Q_28037 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B9g3z4_28038 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_19_Q_28039 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_23_Q_28040 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16534_cy_27_Q_28041 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_0_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28045 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_5_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_6_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28048 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_8_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_9_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_10_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28052 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_12_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_13_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_14_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28056 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_15_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_16_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_18_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28060 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_19_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_21_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_22_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28064 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_23_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_24_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_26_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28068 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_27_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_28_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_29_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E1bvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gpbvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U09wx4_B19wx4_XOR_65_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hnbwx4_B19wx4_XOR_83_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_4_Q_28076 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ktbvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xucwx4_B19wx4_XOR_88_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ydcwx4_B19wx4_XOR_87_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ewbvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_8_Q_28083 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oxbvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yybvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_12_Q_28086 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_16_Q_28087 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_20_Q_28089 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mecvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ihcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ticvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_24_Q_28093 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Plcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Locvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_28_Q_28096 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wpcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yih2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hrcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ducvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Phh2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zwcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_0_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C4b3z4_28105 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_1_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M2b3z4_28107 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_2_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28109 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_3_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gza3z4_28111 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_4_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_5_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_6_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28115 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dhb3z4_28116 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M5f3z4_28118 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_8_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aze3z4_28120 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_9_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_10_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28123 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_11_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iua3z4_28125 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_12_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_13_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_14_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28129 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_15_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xeo2z4_28131 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_16_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S3i3z4_28133 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_17_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_18_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28136 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_19_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z2h3z4_28138 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_20_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_21_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iwh2z4_22_0 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal LED_28146 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wva2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oxuvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iuuvx4 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N913_0 : STD_LOGIC; 
  signal N799_0 : STD_LOGIC; 
  signal N800_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G2lwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fjswx43_28168 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjuwx41_28170 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjuwx42_28171 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal N450_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fczwx4 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxgwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ze1wx45_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hq23z4_28181 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o21 : STD_LOGIC; 
  signal N1020_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o5_28185 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_0 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ngzwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gyvwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pazwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Viuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T5zwx4_0 : STD_LOGIC; 
  signal N885_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kxkwx42_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx47_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx413_28203 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx42_28204 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx41_28205 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2819_o_28206 : STD_LOGIC; 
  signal N1397 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx44_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H2f3z4_28211 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T8f3z4_28212 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N1111_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xcuwx43_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9u2z4_28217 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Otyvx42_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tc7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx414_0 : STD_LOGIC; 
  signal N366 : STD_LOGIC; 
  signal N1105_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ucqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N3v2z4_28224 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx411_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M743z4_28226 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx415_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z78wx4 : STD_LOGIC; 
  signal N933 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o12_28230 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o1_28231 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx413 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx414_28233 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx416_28234 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx418_28235 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx411_28236 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx48_28237 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx44_28238 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vihvx41_28239 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vihvx42_28240 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qjhvx41_28241 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx422_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ajfwx42411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_It63z4_28245 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R283z4_28246 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3714_o : STD_LOGIC; 
  signal N638 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx413_28249 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx416_28250 : STD_LOGIC; 
  signal N932 : STD_LOGIC; 
  signal N1415 : STD_LOGIC; 
  signal N1412 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13_0 : STD_LOGIC; 
  signal N1413 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N1028_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bspvx41_28259 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z3k2z4_28260 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fn13z4_28261 : STD_LOGIC; 
  signal N1300_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y1v2z4_28263 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V0k2z4_28264 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4126_28265 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K2k2z4_28266 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx42_0 : STD_LOGIC; 
  signal N1024_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H903z4_28269 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gt93z4_28271 : STD_LOGIC; 
  signal N691_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ebbwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xy8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tdg2z4 : STD_LOGIC; 
  signal N669_0 : STD_LOGIC; 
  signal N1050_0 : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal N890_0 : STD_LOGIC; 
  signal N891_0 : STD_LOGIC; 
  signal N462_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nyvwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yizwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y1n2z4_28284 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N3n2z4_28285 : STD_LOGIC; 
  signal N510_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Md93z4_28287 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dy23z4_28288 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lgi3z4_28289 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2821_0 : STD_LOGIC; 
  signal N471_0 : STD_LOGIC; 
  signal N684_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V883z4_28293 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M3u2z4_28294 : STD_LOGIC; 
  signal N915 : STD_LOGIC; 
  signal N1403 : STD_LOGIC; 
  signal N1400 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_0 : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal N919 : STD_LOGIC; 
  signal N918 : STD_LOGIC; 
  signal N1409 : STD_LOGIC; 
  signal N1406 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7_0 : STD_LOGIC; 
  signal N1407 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I463z4_28306 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o5_28307 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_28308 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o2_28309 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o1_28310 : STD_LOGIC; 
  signal N1125_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o2_28312 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bk23z4_28313 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V1l2z4_28314 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sa13z4_28315 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X2j2z4_28316 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1ivx4_28317 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zyovx4 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oytvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F1x2z4_28321 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322 : STD_LOGIC; 
  signal N1032 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vtyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Otyvx44_28327 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W3f3z4_28330 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4110_28331 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx418_28332 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx419_28333 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W0ivx4 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P0ivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V3o2z4_28338 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rbmvx42 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I0ivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uzhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ahw2z4_28342 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dpc3z4_28343 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fey2z4_28345 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1057 : STD_LOGIC; 
  signal N1059 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I21wx4_28350 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R1ivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Enw2z4_28352 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y1ivx4_28353 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pguvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nzhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oar2z4_28356 : STD_LOGIC; 
  signal N876 : STD_LOGIC; 
  signal N875 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X07wx4_28359 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Byw2z4_28360 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx416_28361 : STD_LOGIC; 
  signal N1104 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vpovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pmvvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E132z4_L132z4_AND_5470_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S5b3z4_28366 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Itw2z4_28367 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oiw2z4_28368 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx417_28369 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hxx2z4_28371 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N1053 : STD_LOGIC; 
  signal N1055 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ba0wx4_28376 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal N1067 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qlw2z4_28380 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ufy2z4_28381 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx45_28382 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ithvx41_28383 : STD_LOGIC; 
  signal N1061 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Urw2z4_28385 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qzw2z4_28386 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4111_28387 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal N763 : STD_LOGIC; 
  signal N993 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx43_28392 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx46_28393 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx47_28394 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx45_28395 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o2_28396 : STD_LOGIC; 
  signal N984 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2052 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o9 : STD_LOGIC; 
  signal N1000 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o7 : STD_LOGIC; 
  signal N999 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o : STD_LOGIC; 
  signal N1475 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fjewx41_28406 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fjewx42_28407 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ft73z4_28408 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfzvx43_28409 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ug0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx42_28411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx43_28412 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx45_28413 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Feqwx43_28414 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bjxwx44_28416 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o6_28418 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vb9wx4 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4626_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx41_28423 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx43_28424 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx49_28425 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx47_28426 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx48_28427 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z41_28428 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hlzvx42_28429 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D7k2z4_28430 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O5k2z4_28431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z42_28432 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z48_28433 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx46_28434 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z44_28435 : STD_LOGIC; 
  signal N1547 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dsqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qllwx4 : STD_LOGIC; 
  signal N927 : STD_LOGIC; 
  signal N926 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4120_28441 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3656_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o1_28443 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nl43z4_28444 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx43_28445 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V223z4_28446 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx44_28447 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K103z4_28448 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx45_28449 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx41_28450 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tkzvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gftwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hn03z4_28454 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S8k2z4_28455 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx43_28456 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gf53z4_28457 : STD_LOGIC; 
  signal N775 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zxvwx4 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal N1235_0 : STD_LOGIC; 
  signal N803 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o1_28466 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx413_28467 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qllwx43_28468 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o2_28469 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dmvwx43_28470 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dmvwx44_28471 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o4_28472 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O42wx4_V42wx4_AND_1282_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fmqvx43_28474 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_905_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fmqvx42_28476 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Douvx4 : STD_LOGIC; 
  signal N982 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ovc3z4_28479 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ze1wx49_28480 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx44_28481 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ec33z4_28482 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ul9wx42_28483 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o5_28484 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o3_28485 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sl8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o4_28487 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wn1wx41_28488 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx44_28489 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I443z4_28490 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo0wx41_28491 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ht53z4_28492 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M0i3z4_28493 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ya8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o2_28495 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rd53z4_28497 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J0v2z4_28498 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx419_28499 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vq0xx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx412_28501 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Su6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ll63z4_28503 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx42_28504 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx43_28505 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx45_28506 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uv6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx49_28508 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4114_28510 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4113_28511 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q6l2z4_28512 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G8n2z4_28513 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nozvx44_28514 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o4_28515 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hlzvx43_28516 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkrvx42_28517 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkrvx45_28518 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F8v2z4_28519 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F483z4_28520 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx42_28521 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mdzvx42_28523 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx45_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K79vx4_Y99vx4_OR_760_o : STD_LOGIC; 
  signal N1270 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx416_28528 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Euzvx44_28529 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H133z4_28530 : STD_LOGIC; 
  signal N1249 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Euzvx45_28532 : STD_LOGIC; 
  signal N902 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_An73z4_28534 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o24_28535 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o17_28536 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o19_28537 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pazwx42_28538 : STD_LOGIC; 
  signal N1312 : STD_LOGIC; 
  signal N1311 : STD_LOGIC; 
  signal N1313 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Dtpvx412_28542 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3pvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dtpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xt6wx41_28546 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xt6wx42_0 : STD_LOGIC; 
  signal N873 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y5zvx4 : STD_LOGIC; 
  signal N1102 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4155 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N656 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4163 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hszvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o1_28556 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uz9wx41_28557 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nhzvx4 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal N1262 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yw0wx45_28561 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Df83z4_28562 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yw0wx46_28563 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U573z4_28564 : STD_LOGIC; 
  signal N929 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yw0wx47_28566 : STD_LOGIC; 
  signal N1298 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Intwx4_Pntwx4_AND_3957_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zhyvx43_28569 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fyzvx41_28572 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H783z4_28573 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y1u2z4_28574 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V3m2z4_28575 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H2m2z4_28576 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T0m2z4_28577 : STD_LOGIC; 
  signal N850 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o1_28579 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gzvvx41_28580 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rhnvx41_28581 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gzvvx43_28582 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mnvwx43_28583 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wqjwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o5_28585 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxovx4 : STD_LOGIC; 
  signal N1196 : STD_LOGIC; 
  signal N1195 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qowwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o3_28591 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx451 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sbxvx46_28593 : STD_LOGIC; 
  signal N1555 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx48_28595 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx46 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx42 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx44 : STD_LOGIC; 
  signal N1231 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx41 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx410 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx45_28602 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx48 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx47_28604 : STD_LOGIC; 
  signal N1229 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx49_28606 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qllwx41_28607 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx45_28608 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx42_28610 : STD_LOGIC; 
  signal N1051 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ihzwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Viuwx44_28613 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx45_28614 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx44_28615 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ixxwx42_28616 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ixxwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zta2z4 : STD_LOGIC; 
  signal N1173 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nozvx43_28621 : STD_LOGIC; 
  signal N639_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx411_28623 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o5_28624 : STD_LOGIC; 
  signal N1021 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tj0wx4_28626 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx42_28628 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o1_28629 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G1s2z4_28630 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o2_28631 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx431_28632 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx427_28633 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx415_28634 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx412_28635 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o8_28636 : STD_LOGIC; 
  signal N1317 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx48_28638 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx49_28639 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o1_28640 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o2_28641 : STD_LOGIC; 
  signal N1243 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o1_28643 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qowwx41_28644 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qowwx42_28645 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xowwx41_28646 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xowwx42_28647 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx45_28648 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tuawx41_28649 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vezvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fn33z4_28651 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X563z4_28652 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o2_28653 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx43_28656 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx44_28657 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx47_28658 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx411_28659 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx412_28660 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx422_28661 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx425_28662 : STD_LOGIC; 
  signal N1519 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hpuwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4080_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q713z4_28666 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_28668 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oytvx41_28669 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oytvx42_28670 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oytvx43_28671 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oytvx44_28672 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o2_28673 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6454_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx412_28675 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o2_28676 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qa43z4_28677 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o2_28678 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o1_28679 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o3_28680 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lq03z4_28681 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzawx41_28682 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzawx42_28683 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4xvx42_28684 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o12 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o3_28686 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o6_28688 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o2_28689 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o9_28690 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o2_28691 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cy43z4_28692 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o3_28693 : STD_LOGIC; 
  signal N1183 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx41_28695 : STD_LOGIC; 
  signal N1048 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx46_28697 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx49_28698 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx43_28699 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx412_28700 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o211 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Unewx43 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uvzvx41_28703 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uvzvx43_28704 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2_28705 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o5_28706 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o10_28707 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o8_28708 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzpvx41_0 : STD_LOGIC; 
  signal N1477 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rn1xx4 : STD_LOGIC; 
  signal N882 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o6_28714 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx410_28715 : STD_LOGIC; 
  signal N978 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I453z4_28717 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vzywx42_28718 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx413_28719 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx411_28720 : STD_LOGIC; 
  signal N1124 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o20_28722 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o14_28723 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o22_28724 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o15_28725 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o26_28726 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o7_28727 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o5_28729 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx432_28730 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx435_28731 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx438_28732 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc23z4_28733 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o71 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal N1264 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zz0xx4_G01xx4_AND_4736_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o1_28739 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o5 : STD_LOGIC; 
  signal N972 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o1_28742 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o12 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P2uvx4_Mf8vx4_AND_649_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o4 : STD_LOGIC; 
  signal N1439 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx410_28749 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx414_28750 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx48_28751 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx420_28752 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx431_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx418_28754 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx414_28755 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx423_28756 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx417_28757 : STD_LOGIC; 
  signal N1152 : STD_LOGIC; 
  signal N1187 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o3_28760 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4115_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4118_28762 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o3_28763 : STD_LOGIC; 
  signal N1198 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o4_28765 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L9zvx431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o3_28767 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4135_28768 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o2_28769 : STD_LOGIC; 
  signal N1149 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N1447 : STD_LOGIC; 
  signal N867 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J00wx42_28774 : STD_LOGIC; 
  signal N866 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal N1167 : STD_LOGIC; 
  signal N1133 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eq63z4_28780 : STD_LOGIC; 
  signal N1008 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o4_28782 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o4_28784 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o3_28785 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o5 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4113_28788 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4114_28789 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4116_28790 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4117_28791 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4140_28792 : STD_LOGIC; 
  signal N860 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4145_28794 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4162_28795 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4139 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o1_28797 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o4_28798 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o1_28799 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o3_28800 : STD_LOGIC; 
  signal N1158 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx41_28802 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx412_28803 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx410_28804 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5vvx434_28805 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q5vvx431_28806 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx43_28807 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx42_28808 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx417 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx414_28811 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx43_28812 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx411_28813 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx413_28815 : STD_LOGIC; 
  signal N1471 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx41_28817 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx45_28819 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx46_28820 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx41_28821 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx42_28822 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx42_28823 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx415_28824 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx414_28827 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx413_28828 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx49_28829 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx411_28830 : STD_LOGIC; 
  signal N1569 : STD_LOGIC; 
  signal N1553 : STD_LOGIC; 
  signal N1551 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx44_28834 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx419_28835 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B3mvx41_28836 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B3mvx43_28837 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx46_28838 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx43_28839 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx49_28840 : STD_LOGIC; 
  signal N1497 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx424_28842 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx41_28843 : STD_LOGIC; 
  signal N1563 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X3xvx42_28845 : STD_LOGIC; 
  signal N1581 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx46_28847 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx41_28848 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx47_28849 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx48_28850 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx45_28851 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx42_28852 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx48_28853 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx45_28854 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx47_28855 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I3mvx42_28856 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx48_28857 : STD_LOGIC; 
  signal N1495 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx428_28859 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzbwx41_28860 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fmqvx41_28864 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sbxvx41_28865 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Prxvx4 : STD_LOGIC; 
  signal N1513 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx44_28868 : STD_LOGIC; 
  signal N1489 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B8gwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx413_28871 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx417_28872 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx433_28873 : STD_LOGIC; 
  signal N745 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx416_28875 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx415_28876 : STD_LOGIC; 
  signal N1561 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx46_28878 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Df3wx42_28879 : STD_LOGIC; 
  signal N1573 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Df3wx44_28881 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o1_28882 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx425_28883 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx426_28884 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N9ewx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4xvx41_28887 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx45_28889 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx44_28890 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx44_28892 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qllwx42_28893 : STD_LOGIC; 
  signal N1509 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx424_28895 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx423_28896 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF230 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx426_28898 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtqvx41_28899 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtqvx42_28900 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o4_28901 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o3_28902 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx428_28903 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sbxvx45_28905 : STD_LOGIC; 
  signal N1457 : STD_LOGIC; 
  signal N1479 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx43_28908 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx47_28909 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx45_28910 : STD_LOGIC; 
  signal N1571 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx45_28912 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx422_28913 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx421_28914 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx411_28915 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx412_28916 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx413_28917 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx421_28918 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o21_28919 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_28920 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx44_28923 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zpqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rfpvx44_28925 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kghvx42_28926 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx44_28927 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx43_28928 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx45_28929 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o6_28930 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o5_28931 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx410_28932 : STD_LOGIC; 
  signal N1499 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx46_28934 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx47_28935 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o6_28936 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o20_28937 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o18_28938 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o6_28939 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W9nvx41_28941 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx411_28942 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx413_28943 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx419_28945 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx4121 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx434_28947 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx433_28948 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx410_28949 : STD_LOGIC; 
  signal N1585 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx439_28951 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z47_28952 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1330_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o13_28954 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx46_28955 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx414_28956 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx415 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx44_28958 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ul9wx41_28959 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o11_28960 : STD_LOGIC; 
  signal N1463 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx410_28964 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx42_28965 : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx43_28967 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx437_28970 : STD_LOGIC; 
  signal N1483 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx42_28972 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx46_28973 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx412_28974 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx45_28975 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx47_28976 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx46_28977 : STD_LOGIC; 
  signal N1587 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx42_28979 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vllvx41_28980 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vllvx42_28981 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx418_28982 : STD_LOGIC; 
  signal N1278 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o1_28984 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2361 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o7_28986 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o18_28987 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx47_28988 : STD_LOGIC; 
  signal N1565 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx42_28992 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx41_28993 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx415_28995 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx41_28996 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vtyvx41_28997 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vtyvx42_28998 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx43_28999 : STD_LOGIC; 
  signal N1469 : STD_LOGIC; 
  signal N1443 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o23 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25_29003 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kw63z4_29004 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ixxwx41_29005 : STD_LOGIC; 
  signal GND_12_o_HRDATA_31_equal_1_o_31_5_29006 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal N864 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx41_29009 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx43_29010 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx42_29011 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx41_29012 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sorvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X7mvx41_29014 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o21_29015 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o19_29016 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o1_29017 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o3_29018 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o16_29019 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Akewx411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uvzvx42_29021 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx46_29024 : STD_LOGIC; 
  signal N1453 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D4mvx41_29026 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bisvx4_Izwvx4_OR_862_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ksm2z4_29028 : STD_LOGIC; 
  signal N484 : STD_LOGIC; 
  signal N1023 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ejm2z4_29031 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D6yvx41_29032 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal N1543 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1wvx42_29035 : STD_LOGIC; 
  signal N1219 : STD_LOGIC; 
  signal N970 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q1ywx41_29038 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q8ywx41_29039 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ylbwx43_29040 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o1_29041 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o3_29042 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o2_29043 : STD_LOGIC; 
  signal N824 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal N1284 : STD_LOGIC; 
  signal N1274 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgu2z4_29048 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o2_29049 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o1_29050 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx42_29051 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jw73z4_29052 : STD_LOGIC; 
  signal N1455 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o1_29054 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V7ywx42_29055 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1430_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ldf3z4_29057 : STD_LOGIC; 
  signal N1159 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o1_29059 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ek03z4_29060 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zhyvx41_29061 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o1_29062 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o5_29063 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx44_29064 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z46_29065 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuc2z45_29066 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oir2z4_29067 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o8_29068 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o11_29069 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o8_29070 : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o1_29072 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o4_29074 : STD_LOGIC; 
  signal N997 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o1_29076 : STD_LOGIC; 
  signal N980 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o2_29078 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal N1027 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ze1wx46_29081 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ze1wx47_29082 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o3_29083 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o4_29084 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o1_29085 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o2_29086 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx47_29087 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx46_29088 : STD_LOGIC; 
  signal N1199 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fzxwx42_29090 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fzxwx41_29091 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o3_29092 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uz9wx42_29093 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zt7wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W19wx44_29095 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W19wx41_29096 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yw0wx44_29097 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yw0wx43_29098 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_St0wx47_29099 : STD_LOGIC; 
  signal N1193 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfzvx42_29101 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mz63z4_29103 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdbwx49_29104 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djh3z4_29105 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gqwwx41_29106 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C4pvx42_29107 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C4pvx41_29108 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx41_29109 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx43_29110 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o5_29111 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lw53z4_29113 : STD_LOGIC; 
  signal N1185 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hy0wx41_29115 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o2_29117 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qs0wx42_29118 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N90wx43_29119 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N90wx42_29120 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx46_29121 : STD_LOGIC; 
  signal N858 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o7_29123 : STD_LOGIC; 
  signal N1304 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Dtpvx411 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal N1058 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qb3wx43_29128 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx412_29129 : STD_LOGIC; 
  signal N1146 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx46 : STD_LOGIC; 
  signal N990 : STD_LOGIC; 
  signal N502 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H1qwx43_29134 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sxpvx4 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx47_29137 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx46_29138 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Edl2z4_29140 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx45_29141 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx44_29142 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF28211_29143 : STD_LOGIC; 
  signal N1473 : STD_LOGIC; 
  signal N869 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx411_29147 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R40wx46 : STD_LOGIC; 
  signal N1507 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sfh2z4 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o1_29152 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jr1wx42_29153 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ug73z4_29154 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o5_29155 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Otyvx43_29156 : STD_LOGIC; 
  signal N1539 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xcuwx44_29158 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xt6wx44_29159 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xt6wx43_29160 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx43_29161 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dng3z4_29162 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o4_29163 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wa0wx44_29166 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Feqwx42_29167 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Feqwx41_29168 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nozvx41_29169 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4117_29171 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4116_29172 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4112_29173 : STD_LOGIC; 
  signal N1079 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal N1117 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X7ewx41_29179 : STD_LOGIC; 
  signal N1465 : STD_LOGIC; 
  signal N1179 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ox1wx4311_29182 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal N1017 : STD_LOGIC; 
  signal N1018 : STD_LOGIC; 
  signal N1068 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjhvx42_29187 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjhvx41_29188 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyg3z4_29191 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bjxwx43_29192 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o4_29193 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o2_29194 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O7zvx41_29195 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vr23z4_29196 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx411_29200 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o1_29201 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o5_29203 : STD_LOGIC; 
  signal N1150 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J7ewx4 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx41_29208 : STD_LOGIC; 
  signal N1319 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kig3z4_29210 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx45_29214 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx41_29215 : STD_LOGIC; 
  signal N500 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eruwx43_29217 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx46_29218 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx41_29219 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yd03z4_29220 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uu83z4_29221 : STD_LOGIC; 
  signal N1577 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Po73z4_29224 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o1_29225 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx417_29226 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx414_29227 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4118_29228 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o2_29229 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cgyvx44_29230 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qhe2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vff2z4 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mdzvx41_29235 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal N992 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o : STD_LOGIC; 
  signal N1040 : STD_LOGIC; 
  signal N1113 : STD_LOGIC; 
  signal N476 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal N445 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rhnvx42_29248 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal N1225 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF28112_29252 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF28111_29253 : STD_LOGIC; 
  signal N1276 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o4_29255 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o1_29256 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cc53z4_29257 : STD_LOGIC; 
  signal N1131 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx42_29259 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx45_29260 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O7zvx46_29262 : STD_LOGIC; 
  signal N1153 : STD_LOGIC; 
  signal N1286 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N4rvx4 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal N1082 : STD_LOGIC; 
  signal N1121 : STD_LOGIC; 
  signal N1268 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4112_29270 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx419_29271 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fc7wx42_29272 : STD_LOGIC; 
  signal N1171 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N1038 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bspvx43_29280 : STD_LOGIC; 
  signal N654 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oa3wx44_29282 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx415 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hk0wx414 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo0wx44_29287 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nn0wx44_29289 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Izpvx48_29290 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N966 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal N1394 : STD_LOGIC; 
  signal N1074 : STD_LOGIC; 
  signal N1449 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o5_29301 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o1_29302 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4119_29304 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bwdwx4 : STD_LOGIC; 
  signal N1030 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rnovx4 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal N769 : STD_LOGIC; 
  signal N1302 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mbt2z4_29313 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o3_29314 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o2_29315 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o1_29316 : STD_LOGIC; 
  signal N1467 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W6qvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ia0wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ql33z4_29320 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o311_29321 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wo0wx42_29322 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W21wx42_29324 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hlzvx44_29325 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mnvwx42_29326 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mnvwx41_29327 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F6zvx42_29328 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F6zvx41_29329 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o1_29331 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o2_29332 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o4_29333 : STD_LOGIC; 
  signal N1062 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ithvx42_29335 : STD_LOGIC; 
  signal N1054 : STD_LOGIC; 
  signal N1227 : STD_LOGIC; 
  signal N1521 : STD_LOGIC; 
  signal N1221 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o7_29340 : STD_LOGIC; 
  signal N924 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o12_29342 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o9_29343 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o8_29344 : STD_LOGIC; 
  signal N949 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4127_29346 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4154_29347 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Do1wx4311_29348 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4134_29349 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4131_29350 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4136_29351 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ldhvx42_29353 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ldhvx41_29354 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_In8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o2_29357 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o1_29358 : STD_LOGIC; 
  signal N1399 : STD_LOGIC; 
  signal N1084 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ojnvx41_29362 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o1_29363 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o3_29364 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o2_29365 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o6_29366 : STD_LOGIC; 
  signal N1445 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vcuvx43_29368 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4149_29369 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4146 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4161_29374 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4159_29375 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal N1142 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal N1213 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx42_29381 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y1pvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K7pwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o1_29384 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gzhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P2uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o4_29387 : STD_LOGIC; 
  signal N1405 : STD_LOGIC; 
  signal N1089 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal N1065 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o13 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o11_29396 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o2_29397 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o5_29398 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o412_29400 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o411_29401 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o6_29403 : STD_LOGIC; 
  signal N1110 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx48_29405 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal N1045 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o17_29409 : STD_LOGIC; 
  signal N898 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6_29411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o3_29412 : STD_LOGIC; 
  signal N1459 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx412_29414 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P54xx4_W54xx4_AND_5159_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx414_29416 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9_29417 : STD_LOGIC; 
  signal N1411 : STD_LOGIC; 
  signal N1094 : STD_LOGIC; 
  signal N1271 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F32wx41_29421 : STD_LOGIC; 
  signal N1015 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx411_29424 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4137_29426 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ai9wx42_29429 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o7_29430 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o2_29431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o2_29432 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o3_29433 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o4_29434 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o7 : STD_LOGIC; 
  signal N986 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o2_29437 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o1_29438 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx42_29439 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hc1wx41_29440 : STD_LOGIC; 
  signal N847 : STD_LOGIC; 
  signal N360 : STD_LOGIC; 
  signal N1168 : STD_LOGIC; 
  signal N1175 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o2_29445 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx46_29448 : STD_LOGIC; 
  signal N1307 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkrvx43_29450 : STD_LOGIC; 
  signal N955 : STD_LOGIC; 
  signal N954 : STD_LOGIC; 
  signal N921 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzqvx41_29454 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx42_29455 : STD_LOGIC; 
  signal N964 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ra1wx41_29457 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lf0wx44_29458 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lf0wx41_29459 : STD_LOGIC; 
  signal N1108 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ac8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cd8wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bn8wx4 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF27911 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx41_29467 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Exd3z4_29468 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Syhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B0ivx4 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx41_29472 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lk9wx42_29473 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wj83z4_29474 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx47_29475 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cqovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o8_29477 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fq0wx4 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C61wx44_29481 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C61wx42_29482 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K1ivx4 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal N937 : STD_LOGIC; 
  signal N935 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx45_29487 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eqq2z4_29488 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx44_29489 : STD_LOGIC; 
  signal N1162 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sg83z4_29491 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S71wx46_29492 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S71wx41_29493 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T2ivx4_29494 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N1481 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ra1wx43_29497 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vr43z4_29498 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx48_29499 : STD_LOGIC; 
  signal N1537 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vr33z4_29501 : STD_LOGIC; 
  signal N1202 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gv92z4_Nv92z4_AND_6428_o : STD_LOGIC; 
  signal N1296 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W21wx45_29505 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U11wx41_29506 : STD_LOGIC; 
  signal N677 : STD_LOGIC; 
  signal N779 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S71wx43_29514 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S71wx42_29515 : STD_LOGIC; 
  signal N930 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkrvx41_29517 : STD_LOGIC; 
  signal N941 : STD_LOGIC; 
  signal N940 : STD_LOGIC; 
  signal N939 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx46_29521 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx42_29522 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF153211 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mczwx4 : STD_LOGIC; 
  signal N1205 : STD_LOGIC; 
  signal N957 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_11_rt_59 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_9_rt_53 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_10_rt_51 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_12_rt_48 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_19_rt_103 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_17_rt_97 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_18_rt_95 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_20_rt_92 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_15_rt_81 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_13_rt_75 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_14_rt_73 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_16_rt_70 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_7_rt_37 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_5_rt_31 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_6_rt_29 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_8_rt_26 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_2_rt_12 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_3_rt_3 : STD_LOGIC; 
  signal ProtoComp735_CYINITGND_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_4_rt_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_23_rt_125 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_21_rt_119 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_22_rt_117 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_24_rt_114 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_27_rt_147 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_25_rt_141 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_26_rt_139 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_28_rt_136 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fhx2z4_rt_238 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ufx2z4_rt_232 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gmd3z4_rt_230 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tme3z4_rt_227 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jex2z4_rt_216 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nbx2z4_rt_210 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ycx2z4_rt_208 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V4d3z4_rt_205 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_31_rt_169 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_29_rt_163 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_30_rt_161 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_n16585_32_rt_158 : STD_LOGIC; 
  signal ProtoComp738_CYINITGND_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G7x2z4_rt_184 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R8x2z4_rt_181 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cax2z4_rt_176 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dkx2z4_rt_260 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rix2z4_rt_254 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jwf3z4_rt_252 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Plx2z4_rt_249 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B9g3z4_rt_282 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bnx2z4_rt_276 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zjq2z4_rt_274 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Foe3z4_rt_271 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xyk2z4_rt_304 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nox2z4_rt_298 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kaf3z4_rt_296 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zpx2z4_rt_293 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jux2z4_rt_326 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lrx2z4_rt_320 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xsx2z4_rt_318 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vvx2z4_rt_315 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Gmd3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_V4d3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Ufx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Fhx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Jwf3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Tme3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Rix2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Dkx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Zjq2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Plx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Bnx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_B9g3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J0l2z4_rt_338 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Omk2z4_rt_335 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J4x2z4_rt_355 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_G7x2z4_rt : STD_LOGIC; 
  signal ProtoComp740_CYINITGND_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_R8x2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Ycx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Cax2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Nbx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Jex2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Kaf3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Foe3z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Nox2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Xyk2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Xsx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Zpx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Lrx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Jux2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C3cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S1cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J7cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8cvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Omk2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Vvx2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_J0l2z4_rt : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uubvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qbcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bdcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xfcvx4 : STD_LOGIC; 
  signal ProtoComp742_CYINITGND_0 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qqbvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ancvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F2o2z4_rt_757 : STD_LOGIC; 
  signal ProtoComp750_CYINITVCC_1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ovcvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_32_Q_730 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sscvx4 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_956 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_hreset_n_inv_non_inverted : STD_LOGIC; 
  signal ProtoComp755_IINV_OUT : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_1131 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_1134 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_1149 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_1125 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_1137 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_1128 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_1140 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_1152 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_1155 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_1143 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_1146 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_1569 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_1572 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_1578 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_1566 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_1563 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_1575 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_1527 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_1524 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_1533 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_1530 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_1521 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_1518 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_1512 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_1515 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_1554 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_1560 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_1539 : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_1536 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_1551 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_1545 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_1557 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_1548 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_1542 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_1645 : STD_LOGIC; 
  signal LED_INV_LEDCLK : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx412_1737 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx4118_pack_13 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx44_1901 : STD_LOGIC; 
  signal N1629 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx44_1954 : STD_LOGIC; 
  signal N1641 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N1336 : STD_LOGIC; 
  signal N1335 : STD_LOGIC; 
  signal N635_pack_4 : STD_LOGIC; 
  signal N1505_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx44_1995 : STD_LOGIC; 
  signal N1637 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx4 : STD_LOGIC; 
  signal N1606 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx410_pack_10 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bkxvx412_pack_11 : STD_LOGIC; 
  signal N1646 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dziwx4_pack_7 : STD_LOGIC; 
  signal N1645 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx422_2128 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx414_2198 : STD_LOGIC; 
  signal N1634 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tc7wx4_pack_1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A5nvx4_2089 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L5wvx4 : STD_LOGIC; 
  signal N1648 : STD_LOGIC; 
  signal N1647 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx46_pack_9 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jqhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xwawx46_3285 : STD_LOGIC; 
  signal N1675 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx4_rt_3273 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx47_3518 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tfxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ynhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hphvx4 : STD_LOGIC; 
  signal N1551_pack_2 : STD_LOGIC; 
  signal N1569_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A8yvx4_pack_5 : STD_LOGIC; 
  signal N1600 : STD_LOGIC; 
  signal N1599 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fvhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pyxvx4_pack_8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dghvx4_2301 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wfhvx4_2297 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oohwx4_pack_8 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o : STD_LOGIC; 
  signal N1639 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx427 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx43_2238 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx42_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U6wvx43_2764 : STD_LOGIC; 
  signal N1589 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ggswx42_2748 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx431_2564 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx48_2562 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B3mvx4 : STD_LOGIC; 
  signal N1581_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sjwvx4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzbwx42_2937 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzbwx41_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P3mvx4_2927 : STD_LOGIC; 
  signal N1495_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H5nvx4_2980 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sbxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S7nvx4_3026 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W3mvx4_2831 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I3mvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q6nvx4_3011 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3hwx4_pack_2 : STD_LOGIC; 
  signal N1533 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_3233 : STD_LOGIC; 
  signal N1513_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fmqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pu1wx4_inv : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ydyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vllvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vllvx42_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9_6000 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2361_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D2ovx4_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V6swx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lrhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sbxvx47_3598 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E7nvx4_3542 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jvxvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xviwx4_pack_8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohwvx4_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X16wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nywvx4_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4xvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rfpvx4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nv6wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rnhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mtqvx42_pack_10 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2_3904 : STD_LOGIC; 
  signal N1541 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X6nvx4_4042 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vphvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx428_pack_6 : STD_LOGIC; 
  signal N1614 : STD_LOGIC; 
  signal N1613 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx429_4004 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gvrwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF230_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bthvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx412_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uuewx4_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M66wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ju5wx4_pack_8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ipkwx4 : STD_LOGIC; 
  signal N1631 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_pack_11 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tohvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wmhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V5nvx4_4472 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4xvx43_4452 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C6nvx4_4498 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hwhvx45_4484 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kghvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mohvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ophvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx414_4644 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Erhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bpsvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T4nvx4_4932 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Knhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Clewx4_pack_8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ilpvx4_pack_9 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J5vvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx419_4696 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B9nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W9nvx4 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal N1585_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cqhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx417_5008 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ruhvx4 : STD_LOGIC; 
  signal N1625 : STD_LOGIC; 
  signal N1654 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o_pack_8 : STD_LOGIC; 
  signal N1653 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kanvx41_4985 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L7nvx4_5061 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J16wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qxhvx411_5123 : STD_LOGIC; 
  signal N1635 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K6yvx48_5106 : STD_LOGIC; 
  signal N1503 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal N1651 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx415_5017 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gakwx4_pack_4 : STD_LOGIC; 
  signal N1338 : STD_LOGIC; 
  signal N1337 : STD_LOGIC; 
  signal N638_pack_5 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cdnvx4_5297 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xp3wx4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Owhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wpywx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kdyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Danvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kanvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I9nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hjnvx4_5697 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lxwvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I9nvx41_5621 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx43_pack_11 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fohvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O5nvx4_5727 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lyhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M4nvx4_6213 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J6nvx4_6184 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N8nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pmhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G8nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcewx4_pack_9 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mvhvx44_6305 : STD_LOGIC; 
  signal N1643 : STD_LOGIC; 
  signal N1383 : STD_LOGIC; 
  signal N1024 : STD_LOGIC; 
  signal N1384 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx41_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P9fwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sznvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx43_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z5pvx44_6250 : STD_LOGIC; 
  signal N1443_pack_7 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fjswx4_pack_7 : STD_LOGIC; 
  signal N1623 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx43_pack_9 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal N1607 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ppsvx44_6403 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yuhvx420_6454 : STD_LOGIC; 
  signal N1618 : STD_LOGIC; 
  signal N1617 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kxkwx42_6435 : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal N1689 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25_pack_9 : STD_LOGIC; 
  signal N1628 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_6478 : STD_LOGIC; 
  signal N1627 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ddyvx4 : STD_LOGIC; 
  signal N864_pack_1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z7nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yanvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P9nvx4_6771 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kfpvx43_pack_9 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ushvx41_pack_3 : STD_LOGIC; 
  signal N566_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fbnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aphvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vwhvx416_6900 : STD_LOGIC; 
  signal N995 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ajnvx4_7143 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx42_7024 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dnhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X7mvx4 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xcovx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jcw2z4_7208 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Slnvx4 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal N1601 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_7269 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D4mvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yafwx41_7312 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F5mvx4 : STD_LOGIC; 
  signal N1511 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ranvx4_7482 : STD_LOGIC; 
  signal N1659 : STD_LOGIC; 
  signal N1660 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xdnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qbpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qqhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qdnvx4_7839 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Feyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_X6m2z4_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I30wx4_rt_7729 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx45_7862 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ylbwx43_pack_8 : STD_LOGIC; 
  signal N1655 : STD_LOGIC; 
  signal N1656 : STD_LOGIC; 
  signal N1543_pack_7 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T50wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Llnvx4_7915 : STD_LOGIC; 
  signal N158_pack_3 : STD_LOGIC; 
  signal N1672 : STD_LOGIC; 
  signal N1671 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ze1wx45_8199 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vfyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Agbwx4_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ko1wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Meyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rdyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zhyvx41_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal N1593 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_8756 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ggswx4_rt_8996 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yaz2z4_pack_8 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xcuwx43_9064 : STD_LOGIC; 
  signal N1662 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rblwx44_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ibrwx4 : STD_LOGIC; 
  signal N1430 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Djzvx42_9166 : STD_LOGIC; 
  signal N1429 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1_9152 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K4mvx4_9326 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal N1026_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eqpvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mq0wx4_rt_9448 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ec33z4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_9798 : STD_LOGIC; 
  signal N1597 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal N1308 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal N1657 : STD_LOGIC; 
  signal N1658 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yghvx4 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kqzvx411_10315 : STD_LOGIC; 
  signal N1595 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Npyvx4 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal N1693 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G4qwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pap2z4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xl0wx4_rt_10745 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1_10683 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rafwx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A2iwx4_10698 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4_10538 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Otyvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xzavx43_pack_3 : STD_LOGIC; 
  signal N1366 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal N1365 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjhvx42_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jjhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P37wx42_13264 : STD_LOGIC; 
  signal N1615 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qr42z4_pack_14 : STD_LOGIC; 
  signal N1616 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mekvx4_10948 : STD_LOGIC; 
  signal N1604 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Otyvx42_11013 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Glhvx4_11298 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xt6wx42_11190 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cawwx4_pack_2 : STD_LOGIC; 
  signal N1691 : STD_LOGIC; 
  signal N1417 : STD_LOGIC; 
  signal N1105 : STD_LOGIC; 
  signal N1418 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R3mwx4_11234 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qjhvx42_pack_1 : STD_LOGIC; 
  signal N1058_pack_2 : STD_LOGIC; 
  signal N1391 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qjhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cb3wx4 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal N1346 : STD_LOGIC; 
  signal N1345 : STD_LOGIC; 
  signal N666_pack_8 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal N1300 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_SF2821 : STD_LOGIC; 
  signal N1432 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4_11836 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rtpvx45_11659 : STD_LOGIC; 
  signal N1507_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q7mvx4_11742 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ik4wx47_12113 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xxhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eyhvx4 : STD_LOGIC; 
  signal N1539_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O3ivx4_12338 : STD_LOGIC; 
  signal N1328 : STD_LOGIC; 
  signal N1327 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N1326 : STD_LOGIC; 
  signal N1325 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal N1079_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H3ivx4 : STD_LOGIC; 
  signal N1332 : STD_LOGIC; 
  signal N590_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cxhvx4_12602 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zlnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dp7wx4_pack_7 : STD_LOGIC; 
  signal N1465_pack_5 : STD_LOGIC; 
  signal N1649 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx47_13011 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal N1017_pack_12 : STD_LOGIC; 
  signal N1379 : STD_LOGIC; 
  signal N1380 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H6mvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_H3ivx4115_13494 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E5owx43_13489 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Na53z4_13403 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F6zvx4_rt_13402 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Acnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hcnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vcnvx4 : STD_LOGIC; 
  signal N574_pack_7 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bfhvx4_13637 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jp3wx4_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_O76wx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aihvx4_13922 : STD_LOGIC; 
  signal N595_pack_4 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ypmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tbnvx4 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N570_pack_3 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N1348 : STD_LOGIC; 
  signal N1347 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tbuvx4_pack_7 : STD_LOGIC; 
  signal N1020 : STD_LOGIC; 
  signal N1382 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_I0d2z4_3_14589 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I0d2z4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_I0d2z4_4_14574 : STD_LOGIC; 
  signal N1358 : STD_LOGIC; 
  signal N1357 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Thhvx4_14699 : STD_LOGIC; 
  signal N1386 : STD_LOGIC; 
  signal N428_pack_7 : STD_LOGIC; 
  signal N1385 : STD_LOGIC; 
  signal N1028 : STD_LOGIC; 
  signal N761_pack_10 : STD_LOGIC; 
  signal N1353 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hihvx4_14877 : STD_LOGIC; 
  signal N1354 : STD_LOGIC; 
  signal inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_In : STD_LOGIC; 
  signal N992_pack_5 : STD_LOGIC; 
  signal inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_In_14776 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Edhvx4 : STD_LOGIC; 
  signal N1208 : STD_LOGIC; 
  signal N1344 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal N1343 : STD_LOGIC; 
  signal N1330 : STD_LOGIC; 
  signal N476_pack_10 : STD_LOGIC; 
  signal N1329 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S9zvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rhnvx4 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o111 : STD_LOGIC; 
  signal N1619 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx46_15138 : STD_LOGIC; 
  signal N1620 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mbnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U9mvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pamvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zdhvx4_15747 : STD_LOGIC; 
  signal N615_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Imhvx4_15632 : STD_LOGIC; 
  signal N797 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mhhvx4_15699 : STD_LOGIC; 
  signal inst_AHB_bridge_inst_ahbmst_r_active_1_pack_11 : STD_LOGIC; 
  signal inst_AHB_bridge_inst_ahbmst_comb_v_grant : STD_LOGIC; 
  signal inst_AHB_bridge_inst_ahbmst_comb_v_active : STD_LOGIC; 
  signal inst_AHB_bridge_inst_ahbmst_comb_v_retry : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wthvx4_16003 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nd3wx44_16048 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bomvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mqmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fqmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N1696 : STD_LOGIC; 
  signal N1695 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kzqvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xsmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gnmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o_pack_6 : STD_LOGIC; 
  signal N1426 : STD_LOGIC; 
  signal N1425 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K22wx41_16329 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Womvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bmhvx4_16345 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_16567 : STD_LOGIC; 
  signal N1687 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o : STD_LOGIC; 
  signal N1424 : STD_LOGIC; 
  signal N1423 : STD_LOGIC; 
  signal N1125 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Velvx4_16604 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F4nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_C1lvx4 : STD_LOGIC; 
  signal N1211 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzpvx41_16483 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tqmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Iomvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tvhvx4_16698 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zmmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Etmvx4_16820 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rbmvx4_16885 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nfnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U5qvx4 : STD_LOGIC; 
  signal N1235 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mmux_Z78wx4110_16970 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xvjvx4 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N1360 : STD_LOGIC; 
  signal N1359 : STD_LOGIC; 
  signal N800 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jsmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Csmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kpmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vrmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Rpmvx4 : STD_LOGIC; 
  signal N1389 : STD_LOGIC; 
  signal N1054_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vihvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ithvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nnmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Armvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hrmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_17860 : STD_LOGIC; 
  signal N1682 : STD_LOGIC; 
  signal N1681 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Duhvx4_17958 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qsmvx4 : STD_LOGIC; 
  signal N1227_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_F9owx4_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11_18148 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Unmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fskvx4 : STD_LOGIC; 
  signal N1428 : STD_LOGIC; 
  signal N1427 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P12wx47_23515 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cknvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T5zwx4 : STD_LOGIC; 
  signal N1361 : STD_LOGIC; 
  signal N1362 : STD_LOGIC; 
  signal N1370 : STD_LOGIC; 
  signal N1369 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_G1nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M5mvx4_23484 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_I2nvx4 : STD_LOGIC; 
  signal N1663 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_18717 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B2uvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ldhvx42_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ldhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q9kvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xjhvx4_18601 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Madd_n16585_cy_32_rt_19007 : STD_LOGIC; 
  signal N1674 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx417_18989 : STD_LOGIC; 
  signal N1673 : STD_LOGIC; 
  signal HWDATA_8_pack_2 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ojnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ocnvx4_18825 : STD_LOGIC; 
  signal N1434 : STD_LOGIC; 
  signal N913 : STD_LOGIC; 
  signal N1433 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal N1388 : STD_LOGIC; 
  signal N1445_pack_3 : STD_LOGIC; 
  signal N1684 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o : STD_LOGIC; 
  signal N1683 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nlhvx4_19274 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wamvx4 : STD_LOGIC; 
  signal N688 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zkhvx4_19411 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gehvx4 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vjnvx4_19571 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Galvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K7pwx4_pack_3 : STD_LOGIC; 
  signal N1437 : STD_LOGIC; 
  signal N691 : STD_LOGIC; 
  signal N1438 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dpmvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D3uvx4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_V4ovx4_pack_3 : STD_LOGIC; 
  signal N1610 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cztvx4_pack_12 : STD_LOGIC; 
  signal N1350 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N1667 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7_19847 : STD_LOGIC; 
  signal N1668 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N5qvx4 : STD_LOGIC; 
  signal N1422 : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal N1111 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bjkvx4_19993 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nehvx4_19963 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Oihvx4_20038 : STD_LOGIC; 
  signal N1356 : STD_LOGIC; 
  signal N1355 : STD_LOGIC; 
  signal N764_pack_10 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Cjhvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pomvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M5tvx4_pack_5 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H6tvx4_pack_7 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_N1nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L8mvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ormvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Nmnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xknvx4 : STD_LOGIC; 
  signal N1110_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ulhvx4_20442 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mrsvx48_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jknvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Elnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qknvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R5lvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Eijvx4 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_T5mvx4 : STD_LOGIC; 
  signal N1686 : STD_LOGIC; 
  signal N1685 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6_pack_8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_P2nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o_pack_5 : STD_LOGIC; 
  signal N1436 : STD_LOGIC; 
  signal N1435 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ce0wx41_21131 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13_20988 : STD_LOGIC; 
  signal N1669 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ohivx4 : STD_LOGIC; 
  signal N1378 : STD_LOGIC; 
  signal N1015_pack_3 : STD_LOGIC; 
  signal N1377 : STD_LOGIC; 
  signal N1364 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal N1363 : STD_LOGIC; 
  signal N1373 : STD_LOGIC; 
  signal N1374 : STD_LOGIC; 
  signal N933_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Qnkvx4_21096 : STD_LOGIC; 
  signal N783 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Khnvx4_21354 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Yhnvx4_21312 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_W2nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Skhvx4_21792 : STD_LOGIC; 
  signal HWDATA_16_pack_5 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tmjvx4 : STD_LOGIC; 
  signal N837 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K8ivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pgnvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Wzivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Uehvx4_21893 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q6l2z4_pack_3 : STD_LOGIC; 
  signal HWDATA_30_rt_22107 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B2nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Tib3z4_pack_3 : STD_LOGIC; 
  signal HWDATA_7_rt_22191 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_A9jvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Sdhvx4_22602 : STD_LOGIC; 
  signal N1341 : STD_LOGIC; 
  signal N647_pack_9 : STD_LOGIC; 
  signal N1342 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ekhvx4_22525 : STD_LOGIC; 
  signal N1420 : STD_LOGIC; 
  signal N1419 : STD_LOGIC; 
  signal N1108_pack_8 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Ac8wx4_pack_4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q52wx4_rt_22442 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Arh3z4_pack_6 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Zcivx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_K3nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_S0nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L0nvx4 : STD_LOGIC; 
  signal HWDATA_4_rt_22890 : STD_LOGIC; 
  signal HWDATA_12_pack_1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Taa3z4_22878 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o : STD_LOGIC; 
  signal N1680 : STD_LOGIC; 
  signal N1679 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Gm1wx414 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Fed3z4_pack_1 : STD_LOGIC; 
  signal HWDATA_22_rt_22693 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Irjvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_L4jvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B5kvx4 : STD_LOGIC; 
  signal N46_pack_7 : STD_LOGIC; 
  signal N1677 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z62wx43_23588 : STD_LOGIC; 
  signal N1678 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Kkb3z4_HWDATA_30_rt_23870 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Jxs2z4_23868 : STD_LOGIC; 
  signal N1481_pack_3 : STD_LOGIC; 
  signal HWDATA_5_pack_1 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Dmivx4_24126 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Pdjvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_U1nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_M0kvx4 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal N1665 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal N891 : STD_LOGIC; 
  signal N1371 : STD_LOGIC; 
  signal N1372 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Lkhvx4_24573 : STD_LOGIC; 
  signal N702_pack_8 : STD_LOGIC; 
  signal N1352 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal N1324 : STD_LOGIC; 
  signal N1323 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_H6zwx4_pack_9 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_E0nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_R3nvx4 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Y3nvx4 : STD_LOGIC; 
  signal HWDATA_3_pack_2 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_J9d3z4_pack_6 : STD_LOGIC; 
  signal HWDATA_6_rt_24678 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Z0nvx4 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Vxf3z4_24870 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_B91wx4_rt_24869 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_D3nvx4 : STD_LOGIC; 
  signal N1368 : STD_LOGIC; 
  signal N1367 : STD_LOGIC; 
  signal N885 : STD_LOGIC; 
  signal N1376 : STD_LOGIC; 
  signal N1375 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Mczwx4_pack_3 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Bmb3z4_HWDATA_6_rt_25100 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Xdb3z4_25098 : STD_LOGIC; 
  signal inst_cortexm0_u_logic_Hvivx4 : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwrite_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_htrans_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_cm0_led_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_LED_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LED_IN : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hbusreq_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clkm_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Emi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Swy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ffj2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mfw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ffj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fij2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Itw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qlw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Npk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K9z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W7z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C3z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Auk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dvy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uup2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rxl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I2t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K1z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lny2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fzl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bn53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bn53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aok2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U4z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_It63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G9w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jky2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zcn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xuw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xly2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Oiw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cyq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sow2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R6v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R6v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qzw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bsy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nqy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qzq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I6z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gqw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ckw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vaw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hyy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H133z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H133z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mww2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y7y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qcy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ahw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nsk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Viy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T9v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T9v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L8t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O5t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S4w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sgj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bby2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W4y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K6y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U2x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y6t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zj53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zj53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ka93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ka93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Urw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pty2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wai2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lq03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lq03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H9i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zoy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ufy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fey2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F1x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T583z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T583z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Av13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Av13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cmn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cmn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kw63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kw63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M4j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M4j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M9y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F0y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jhy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ytm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ytm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Owq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cn43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cn43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Enw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qa43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qa43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R0t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R0t2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lpv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lpv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ukt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ukt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E1r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E1r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ixt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ixt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qem2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G4r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G4r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mvm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mvm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gju2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gju2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M413z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M413z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Byw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I6w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ruj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ruj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jcw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Skm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Skm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Iwp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vu93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vu93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rvu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rvu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J433z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J433z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gcr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gcr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ey03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ey03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hyz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hyz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I3y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bdm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ksm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ksm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yr13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yr13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Thm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ipm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ipm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Txj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Txj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z853z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z853z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aff3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aff3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xmf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xmf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rr93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rr93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ydw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yfn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yfn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yzi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dq73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dq73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R283z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R283z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S2r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S2r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wqm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wqm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ejm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ejm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I7r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I7r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X6m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ajn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ajn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bk33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bk33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cc73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cc73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tjf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tjf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rr73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mhn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mhn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wxp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Twz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Twz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ug63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ug63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gf73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gf73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qdj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nl43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nl43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wbf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wbf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hq23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hq23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cgu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cgu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vgq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vgq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I443z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I443z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_An63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_An63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jw73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jw73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K0u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K0u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D1p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D1p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G6d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gmm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gmm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nt03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nt03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dtj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dtj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G493z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G493z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rtz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rtz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vdr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vdr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ii63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ii63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fwj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fwj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Duu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Duu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fn33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fn33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yx83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yx83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J0v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J0v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ldf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ldf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Okn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Okn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bqf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bqf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gfq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gfq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kiq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kiq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fpi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fpi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q713z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q713z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X563z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X563z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wu63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wu63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ujp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ujp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H2m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H2m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ek03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ek03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fvz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fvz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kwo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kwo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zr03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zr03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ozo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ozo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hxx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Oir2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Oir2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ll83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ll83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pa33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pa33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uuf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uuf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ftf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ftf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yg13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yg13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zu23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zu23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V223z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V223z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hmh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hmh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M3u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M3u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J0n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J0n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ql13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ql13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eut2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eut2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wlz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wlz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J5m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J5m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wa03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wa03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fi93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fi93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jw93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F473z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F473z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ilp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ilp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Orj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Orj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S703z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S703z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pgf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pgf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sd43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zei2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S2p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S2p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U9u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U9u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zgr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zgr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ilf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ilf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V233z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V233z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ec33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L763z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L763z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kf13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kf13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Knz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Knz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T0m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T0m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Art2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Art2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Skh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Skh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F483z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F483z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Unm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Unm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N3v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N3v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yx63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yx63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wmp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wmp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Avg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Avg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Od83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wqd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wqd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Td33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Td33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uj93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uj93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K103z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K103z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mz63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mz63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T263z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T263z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rd53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zxo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zxo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ltg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ltg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tz03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tz03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tvn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tvn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tyx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Csz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Csz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hbv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hbv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V3m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V3m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vg53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vg53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yb93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yb93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_To23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_To23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F8v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F8v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W893z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W893z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uo13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uo13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tel2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tel2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H783z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H783z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nen2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wd23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V883z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V883z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Djh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Djh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ec43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ec43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mof3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mof3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pap2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Df83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Df83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wrg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wrg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sa23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sa23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sjj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rni2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lw53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lw53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K423z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K423z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M1j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dq83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dq83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Arn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Arn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wu53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wu53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bk13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bk13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jlo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jlo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ecp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ecp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hqg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hqg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ehz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ehz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nag3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nag3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Plx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eyg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eyg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Md93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Md93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R6n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R6n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xx93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hue3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hue3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N3n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N3n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pw03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pw03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qz33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qz33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vzz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vzz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dq53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dq53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L733z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L733z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C5n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C5n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pbl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pbl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X543z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X543z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M743z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M743z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nbx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cy43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cy43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kf23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kf23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Imt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Imt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pet2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qi03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qi03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cxc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cxc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dkx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pwg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pwg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gci2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y1n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y1n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Olg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Olg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kfr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eif3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ohv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ohv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eun2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eun2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vcv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vcv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Edl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y1u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gf43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gf43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wo03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wo03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z3k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z3k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V0k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V0k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yx73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yx73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L753z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L753z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C193z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C193z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nl53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nl53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X533z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X533z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U7w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bv03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bv03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U573z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U573z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I4s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I4s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_To33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_To33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ug73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ug73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pdi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tki2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Djv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Djv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U2s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U2s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mt13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mt13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F8u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F8u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A9p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A9p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dng3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dng3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V1l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zjg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zjg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nz83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nz83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nz73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nz73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Igl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Igl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qrf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qrf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eq63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eq63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xhl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xhl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dy23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dy23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y1v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y1v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gji2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fcj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y9t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pst2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pst2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O5k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O5k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nbm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K2k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K2k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uku2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uku2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tse3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W5s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W5s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q6u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q6u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uyv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T253z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T253z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Na53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G0w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ikz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ikz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wyt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wyt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y6i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y6i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ow33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pfz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pfz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cai3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cai3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dwl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kyi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vr23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vr23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gip2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gip2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kt43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kt43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cy33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qg93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qg93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ccg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ccg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kig3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kig3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V4d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xsx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jw83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jw83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ujo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ujo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nqz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nqz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aru2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aru2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sl03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sl03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vuo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vuo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Isi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Isi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yd03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yd03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Noo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Noo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kt33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kt33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q273z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q273z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dcs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dcs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E143z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E143z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ll73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ll73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ft73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ft73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Iua3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ch03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ch03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Grl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Grl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lbn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D7k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D7k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uu83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uu83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Po73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Spl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Spl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ixh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ixh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B613z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B613z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jux2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K7s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K7s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lrx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rbi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rdg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rdg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Igi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Idk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cy13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cy13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sa13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ggk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ggk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ht53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uu73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uu73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cgt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cgt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zkk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zkk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gto2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gto2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ql23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ql23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cc53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cc53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bk23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bk23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yoz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yoz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rro2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rro2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N8i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N8i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gtp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qml2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qml2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mcz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mcz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uaj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Trq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eol2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eol2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rpe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rpe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Duv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Duv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cll2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cll2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wd13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wd13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X553z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X553z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kaf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gfg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gfg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J4x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ug43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sog3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sog3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G123z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G123z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yj43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yj43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tvh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tvh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z203z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vvx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nf03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nf03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vhk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vhk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J0l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Koj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Koj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fio2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fio2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fxu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fxu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Glj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Glj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gf53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aez2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aez2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_An73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_An73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rek2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rek2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kjk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kjk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_She3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jpa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zva3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C4b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ddi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X2j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X2j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gjt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gjt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xti2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xti2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bge3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xeo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G7x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zu43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zu43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K3l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rhi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lgi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gt93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gt93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ixn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ixn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aze3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mbt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mbt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mi13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mi13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O0o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zu33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zu33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Omk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T243z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T243z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ymo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ymo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kt23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kt23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uei3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cc63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cc63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ll63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wj63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rd63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F2o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_V3o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tiz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tiz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I453z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I453z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gf63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qfa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qfa3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fn23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fn23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hc23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hc23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A4t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vgg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L7p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tr63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tr63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ql33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ql33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zfv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zfv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zb83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zb83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O403z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O403z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xyh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xyh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vmj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vmj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M0i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M0i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fn13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fn13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J5i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J5i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hc13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hc13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uyu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uyu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rht2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rht2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lpt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lpt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lpu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lpu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C183z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C183z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hn03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hn03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gza3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W0b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_K7g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qxa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rsa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nox2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aud3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aud3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zjq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M5f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dhb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ogo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Arv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Arv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xyk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Oas2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H903z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H903z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M2b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_An83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_An83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sgp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cma3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cma3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z2h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jca3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jca3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U593z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rds2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rds2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I463z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I463z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eyr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eyr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F8e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F8e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N7c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kss2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kss2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ztc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F4c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uic3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hzj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qz43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qz43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vve3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xyn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B9g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zfh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rix2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jq13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jq13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hpd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hpd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kxe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W3f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W3f3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rd73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rd73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z7i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R1w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fre3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fre3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aea3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B943z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B943z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tdp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cax2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tyd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tyd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tna3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tna3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ycx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Foe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X1e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X1e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q7j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rhu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rhu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hak2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D4a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D4a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qji3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qji3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tvt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tvt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aqp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Aqp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ara3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wuq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uqi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uqi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qrp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qrp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X9n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I0e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I0e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_P2a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_P2a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ii73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hq33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hq33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C3w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ovc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tme3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zpx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bnx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S3i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B2i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Otr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Otr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nfb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nfb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ywi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jkc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X0c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cam2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bjd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bjd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z8b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T8f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kop2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mjl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R8x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B5u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_If33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_If33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Poq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Poq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ffs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J6i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lz93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S8k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cao2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ym93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_R293z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rym2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pvd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pvd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wbk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cps2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cps2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B1a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Nnc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cvr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cvr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lqr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lqr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A933z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A933z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Szr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wor2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rvv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rvv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Efp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Umi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Umi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ohh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zpj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zpj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ro43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ro43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cqo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Joi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Joi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ki53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ki53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C5v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C5v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Skv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Skv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fli3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fli3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lsd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lsd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ble3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lee3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hnr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hnr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J7b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J7b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qwr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qwr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y9l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jex2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gdo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gdo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Imu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Imu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T5g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M3e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_M3e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H4p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z8s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z8s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U9e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U9e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F9j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F9j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B6j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Snd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Snd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ay53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ay53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I793z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ibe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gmd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wce3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rz13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rz13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Adt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Adt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kc03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kc03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sz23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sz23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H8l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H8l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G8n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G8n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q6l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z4l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z4l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gha3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gha3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Oar2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_H2f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dks2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dks2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mis2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vgs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vgs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pab3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pab3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tib3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Slr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B5e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B5e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E153z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E153z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jwf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fhx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ebh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ebh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z523z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z523z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_P9h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_P9h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E913z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E913z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Arh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Neu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Neu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rr83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rr83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y8q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xg33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I1h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D4g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hub3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qfc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bec3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pxb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_C9a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L7a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L7a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Taa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Exd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Exd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vfd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vfd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fed3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lul2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ipn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rdq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rdq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Asr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Asr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wj83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wj83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qyc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Qyc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_W5p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Naq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yg23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Yg23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lph3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lph3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z863z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z863z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O2g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O2g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wnu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dkr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D603z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D603z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pz53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pz53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q6e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q6e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X213z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_X213z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Llq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gxk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_No93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_No93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sg83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sg83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tch3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tch3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hmv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hmv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ycu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ycu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z0g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Z0g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E163z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E163z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Euh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Euh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Na73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Na73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eqq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Eqq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D923z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_D923z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kkb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kkb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gcb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gcb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jxs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Azs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Azs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lns2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lns2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zad3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Zad3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S5b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_S5b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mi33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mi33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kzf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kzf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vac3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vr43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vr43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ji43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ji43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ieh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mka3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mka3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lhd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Lhd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T7d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_T7d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B1q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B1q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q2q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Q2q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I113z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_I113z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vr33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vr33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_G1s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J7q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gq43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Gq43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ylc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wj73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wj73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fxv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fxv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tzg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rbo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rbo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ft83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ft83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uls2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Uls2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Svs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B173z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_B173z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ka83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ka83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ufx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Anq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Anq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mcc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mzp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mzp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F4q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_F4q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Axm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Axm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tqs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tqs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O723z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_O723z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J773z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J773z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jsc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Tqc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N8o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_N8o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_L8m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wia3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Wia3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pcd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Pcd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J9d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y873z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y873z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Fhc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J5o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_J5o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Usl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kev2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Kev2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A8h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_A8h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Vxf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ccq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ccq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hi83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Hi83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sr53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Sr53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Dpc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jl93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jl93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_U5q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Na63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Na63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jbu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Jbu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bf93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bf93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y6o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Y6o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Ipb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bus2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bus2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cq93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Cq93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bmb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Bmb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Xdb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mi23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Mi23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Psh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_Rkd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E0d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_inst_cortexm0_u_logic_E0d3z4_IN : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_396_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_33_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_32_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_31_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_30_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal HWDATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal inst_cortexm0_u_logic_D0wwx4_0 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal HADDR : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal inst_cortexm0_u_logic_Msub_n16536_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal inst_cortexm0_u_logic_K0wwx4_1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal inst_AHB_bridge_inst_ahbmst_r_active : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal HSIZE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal inst_cortexm0_u_logic_Nyvwx4_2 : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal inst_cortexm0_u_logic_Zxvwx4_3 : STD_LOGIC_VECTOR ( 12 downto 12 ); 
  signal inst_cortexm0_u_logic_Pri3z4 : STD_LOGIC_VECTOR ( 33 downto 1 ); 
  signal inst_cortexm0_u_logic_Madd_Pri3z4_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal inst_cortexm0_u_logic_n16534 : STD_LOGIC_VECTOR ( 29 downto 1 ); 
  signal inst_cortexm0_u_logic_Madd_n16534_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal inst_cortexm0_u_logic_Roh2z4 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal inst_cortexm0_u_logic_Madd_Roh2z4_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal inst_cortexm0_u_logic_Madd_n16585_lut : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal inst_cortexm0_u_logic_n16585 : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal inst_cortexm0_u_logic_Iwh2z4 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal inst_cortexm0_u_logic_Msub_Iwh2z4_lut : STD_LOGIC_VECTOR ( 23 downto 1 ); 
begin
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(12),
      O => inst_cortexm0_u_logic_Pri3z4_12_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(11),
      O => inst_cortexm0_u_logic_Pri3z4_11_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(10),
      O => inst_cortexm0_u_logic_Pri3z4_10_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(9),
      O => inst_cortexm0_u_logic_Pri3z4_9_0
    );
  inst_cortexm0_u_logic_n16585_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_12_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_12_rt_48
    );
  ahbmo_htrans_0_OBUF_1_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y116"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_27993,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_27998,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(12),
      O(2) => inst_cortexm0_u_logic_Pri3z4(11),
      O(1) => inst_cortexm0_u_logic_Pri3z4(10),
      O(0) => inst_cortexm0_u_logic_Pri3z4(9),
      S(3) => inst_cortexm0_u_logic_n16585_12_rt_48,
      S(2) => inst_cortexm0_u_logic_n16585_11_rt_59,
      S(1) => inst_cortexm0_u_logic_n16585_10_rt_51,
      S(0) => inst_cortexm0_u_logic_n16585_9_rt_53
    );
  inst_cortexm0_u_logic_n16585_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_11_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_11_rt_59
    );
  ahbmo_htrans_0_OBUF_1_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_10_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_10_rt_51
    );
  ahbmo_htrans_0_OBUF_1_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_n16585_9_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_9_rt_53
    );
  ahbmo_htrans_0_OBUF_1_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(20),
      O => inst_cortexm0_u_logic_Pri3z4_20_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(19),
      O => inst_cortexm0_u_logic_Pri3z4_19_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(18),
      O => inst_cortexm0_u_logic_Pri3z4_18_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(17),
      O => inst_cortexm0_u_logic_Pri3z4_17_0
    );
  inst_cortexm0_u_logic_n16585_20_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_20_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_20_rt_92
    );
  ahbmo_htrans_0_OBUF_1_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y118"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28003,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28008,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(20),
      O(2) => inst_cortexm0_u_logic_Pri3z4(19),
      O(1) => inst_cortexm0_u_logic_Pri3z4(18),
      O(0) => inst_cortexm0_u_logic_Pri3z4(17),
      S(3) => inst_cortexm0_u_logic_n16585_20_rt_92,
      S(2) => inst_cortexm0_u_logic_n16585_19_rt_103,
      S(1) => inst_cortexm0_u_logic_n16585_18_rt_95,
      S(0) => inst_cortexm0_u_logic_n16585_17_rt_97
    );
  inst_cortexm0_u_logic_n16585_19_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_19_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_19_rt_103
    );
  ahbmo_htrans_0_OBUF_1_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_18_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_18_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_18_rt_95
    );
  ahbmo_htrans_0_OBUF_1_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_17_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_17_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_17_rt_97
    );
  ahbmo_htrans_0_OBUF_1_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(16),
      O => inst_cortexm0_u_logic_Pri3z4_16_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(15),
      O => inst_cortexm0_u_logic_Pri3z4_15_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(14),
      O => inst_cortexm0_u_logic_Pri3z4_14_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(13),
      O => inst_cortexm0_u_logic_Pri3z4_13_0
    );
  inst_cortexm0_u_logic_n16585_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_16_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_16_rt_70
    );
  ahbmo_htrans_0_OBUF_1_17_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y117"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_27998,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28003,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(16),
      O(2) => inst_cortexm0_u_logic_Pri3z4(15),
      O(1) => inst_cortexm0_u_logic_Pri3z4(14),
      O(0) => inst_cortexm0_u_logic_Pri3z4(13),
      S(3) => inst_cortexm0_u_logic_n16585_16_rt_70,
      S(2) => inst_cortexm0_u_logic_n16585_15_rt_81,
      S(1) => inst_cortexm0_u_logic_n16585_14_rt_73,
      S(0) => inst_cortexm0_u_logic_n16585_13_rt_75
    );
  inst_cortexm0_u_logic_n16585_15_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_15_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_15_rt_81
    );
  ahbmo_htrans_0_OBUF_1_18_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_14_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_14_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_14_rt_73
    );
  ahbmo_htrans_0_OBUF_1_19_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_13_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_13_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_13_rt_75
    );
  ahbmo_htrans_0_OBUF_1_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(8),
      O => inst_cortexm0_u_logic_Pri3z4_8_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(7),
      O => inst_cortexm0_u_logic_Pri3z4_7_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(6),
      O => inst_cortexm0_u_logic_Pri3z4_6_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(5),
      O => inst_cortexm0_u_logic_Pri3z4_5_0
    );
  inst_cortexm0_u_logic_n16585_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_8_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_8_rt_26
    );
  ahbmo_htrans_0_OBUF_1_25_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y115"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_27987,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_27993,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(8),
      O(2) => inst_cortexm0_u_logic_Pri3z4(7),
      O(1) => inst_cortexm0_u_logic_Pri3z4(6),
      O(0) => inst_cortexm0_u_logic_Pri3z4(5),
      S(3) => inst_cortexm0_u_logic_n16585_8_rt_26,
      S(2) => inst_cortexm0_u_logic_n16585_7_rt_37,
      S(1) => inst_cortexm0_u_logic_n16585_6_rt_29,
      S(0) => inst_cortexm0_u_logic_n16585_5_rt_31
    );
  inst_cortexm0_u_logic_n16585_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_7_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_7_rt_37
    );
  ahbmo_htrans_0_OBUF_1_26_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_6_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_6_rt_29
    );
  ahbmo_htrans_0_OBUF_1_27_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_5_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_5_rt_31
    );
  ahbmo_htrans_0_OBUF_1_28_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(4),
      O => inst_cortexm0_u_logic_Pri3z4_4_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(3),
      O => inst_cortexm0_u_logic_Pri3z4_3_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(2),
      O => inst_cortexm0_u_logic_Pri3z4_2_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(1),
      O => inst_cortexm0_u_logic_Pri3z4_1_0
    );
  inst_cortexm0_u_logic_n16585_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_4_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_4_rt_0
    );
  ahbmo_htrans_0_OBUF_1_29_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED
    );
  ProtoComp735_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X30Y114"
    )
    port map (
      O => ProtoComp735_CYINITGND_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y114"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp735_CYINITGND_0,
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_27987,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q,
      O(3) => inst_cortexm0_u_logic_Pri3z4(4),
      O(2) => inst_cortexm0_u_logic_Pri3z4(3),
      O(1) => inst_cortexm0_u_logic_Pri3z4(2),
      O(0) => inst_cortexm0_u_logic_Pri3z4(1),
      S(3) => inst_cortexm0_u_logic_n16585_4_rt_0,
      S(2) => inst_cortexm0_u_logic_n16585_3_rt_3,
      S(1) => inst_cortexm0_u_logic_n16585_2_rt_12,
      S(0) => inst_cortexm0_u_logic_Madd_Pri3z4_lut(1)
    );
  inst_cortexm0_u_logic_n16585_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_3_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_3_rt_3
    );
  ahbmo_htrans_0_OBUF_1_30_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_2_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_2_rt_12
    );
  ahbmo_htrans_0_OBUF_1_31_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Xzavx4,
      ADR5 => inst_cortexm0_u_logic_n16585_1_0,
      O => inst_cortexm0_u_logic_Madd_Pri3z4_lut(1)
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(24),
      O => inst_cortexm0_u_logic_Pri3z4_24_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(23),
      O => inst_cortexm0_u_logic_Pri3z4_23_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(22),
      O => inst_cortexm0_u_logic_Pri3z4_22_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(21),
      O => inst_cortexm0_u_logic_Pri3z4_21_0
    );
  inst_cortexm0_u_logic_n16585_24_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_24_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_24_rt_114
    );
  ahbmo_htrans_0_OBUF_1_9_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y119"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28008,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28013,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(24),
      O(2) => inst_cortexm0_u_logic_Pri3z4(23),
      O(1) => inst_cortexm0_u_logic_Pri3z4(22),
      O(0) => inst_cortexm0_u_logic_Pri3z4(21),
      S(3) => inst_cortexm0_u_logic_n16585_24_rt_114,
      S(2) => inst_cortexm0_u_logic_n16585_23_rt_125,
      S(1) => inst_cortexm0_u_logic_n16585_22_rt_117,
      S(0) => inst_cortexm0_u_logic_n16585_21_rt_119
    );
  inst_cortexm0_u_logic_n16585_23_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_23_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_23_rt_125
    );
  ahbmo_htrans_0_OBUF_1_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_22_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_22_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_22_rt_117
    );
  ahbmo_htrans_0_OBUF_1_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_21_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_21_rt_119
    );
  ahbmo_htrans_0_OBUF_1_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(28),
      O => inst_cortexm0_u_logic_Pri3z4_28_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(27),
      O => inst_cortexm0_u_logic_Pri3z4_27_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(26),
      O => inst_cortexm0_u_logic_Pri3z4_26_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(25),
      O => inst_cortexm0_u_logic_Pri3z4_25_0
    );
  inst_cortexm0_u_logic_n16585_28_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_28_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_28_rt_136
    );
  ahbmo_htrans_0_OBUF_1_5_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y120"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28013,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28018,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(28),
      O(2) => inst_cortexm0_u_logic_Pri3z4(27),
      O(1) => inst_cortexm0_u_logic_Pri3z4(26),
      O(0) => inst_cortexm0_u_logic_Pri3z4(25),
      S(3) => inst_cortexm0_u_logic_n16585_28_rt_136,
      S(2) => inst_cortexm0_u_logic_n16585_27_rt_147,
      S(1) => inst_cortexm0_u_logic_n16585_26_rt_139,
      S(0) => inst_cortexm0_u_logic_n16585_25_rt_141
    );
  inst_cortexm0_u_logic_n16585_27_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_27_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_27_rt_147
    );
  ahbmo_htrans_0_OBUF_1_6_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_26_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_26_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_26_rt_139
    );
  ahbmo_htrans_0_OBUF_1_7_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_25_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_25_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_25_rt_141
    );
  ahbmo_htrans_0_OBUF_1_8_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_11_inst_cortexm0_u_logic_Madd_n16534_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(11),
      O => inst_cortexm0_u_logic_n16534_11_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_11_inst_cortexm0_u_logic_Madd_n16534_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(10),
      O => inst_cortexm0_u_logic_n16534_10_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_11_inst_cortexm0_u_logic_Madd_n16534_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(9),
      O => inst_cortexm0_u_logic_n16534_9_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_11_inst_cortexm0_u_logic_Madd_n16534_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(8),
      O => inst_cortexm0_u_logic_n16534_8_0
    );
  inst_cortexm0_u_logic_Tme3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Tme3z4_27979,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Tme3z4_rt_227
    );
  ahbmo_htrans_0_OBUF_1_54_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y115"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_7_Q_28032,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_11_Q_28035,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_n16534(11),
      O(2) => inst_cortexm0_u_logic_n16534(10),
      O(1) => inst_cortexm0_u_logic_n16534(9),
      O(0) => inst_cortexm0_u_logic_n16534(8),
      S(3) => inst_cortexm0_u_logic_Tme3z4_rt_227,
      S(2) => inst_cortexm0_u_logic_Fhx2z4_rt_238,
      S(1) => inst_cortexm0_u_logic_Gmd3z4_rt_230,
      S(0) => inst_cortexm0_u_logic_Ufx2z4_rt_232
    );
  inst_cortexm0_u_logic_Fhx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Fhx2z4_28034,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Fhx2z4_rt_238
    );
  ahbmo_htrans_0_OBUF_1_55_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Gmd3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Gmd3z4_26897,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Gmd3z4_rt_230
    );
  ahbmo_htrans_0_OBUF_1_56_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Ufx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ufx2z4_27381,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ufx2z4_rt_232
    );
  ahbmo_htrans_0_OBUF_1_57_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_7_inst_cortexm0_u_logic_Madd_n16534_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(7),
      O => inst_cortexm0_u_logic_n16534_7_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_7_inst_cortexm0_u_logic_Madd_n16534_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(6),
      O => inst_cortexm0_u_logic_n16534_6_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_7_inst_cortexm0_u_logic_Madd_n16534_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(5),
      O => inst_cortexm0_u_logic_n16534_5_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_7_inst_cortexm0_u_logic_Madd_n16534_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(4),
      O => inst_cortexm0_u_logic_n16534_4_0
    );
  inst_cortexm0_u_logic_V4d3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_V4d3z4_26236,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_V4d3z4_rt_205
    );
  ahbmo_htrans_0_OBUF_1_58_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y114"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_3_Q_28029,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_7_Q_28032,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_n16534(7),
      O(2) => inst_cortexm0_u_logic_n16534(6),
      O(1) => inst_cortexm0_u_logic_n16534(5),
      O(0) => inst_cortexm0_u_logic_n16534(4),
      S(3) => inst_cortexm0_u_logic_V4d3z4_rt_205,
      S(2) => inst_cortexm0_u_logic_Jex2z4_rt_216,
      S(1) => inst_cortexm0_u_logic_Ycx2z4_rt_208,
      S(0) => inst_cortexm0_u_logic_Nbx2z4_rt_210
    );
  inst_cortexm0_u_logic_Jex2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Jex2z4_25968,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Jex2z4_rt_216
    );
  ahbmo_htrans_0_OBUF_1_59_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Ycx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Ycx2z4_27874,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ycx2z4_rt_208
    );
  ahbmo_htrans_0_OBUF_1_60_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Nbx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Nbx2z4_28030,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Nbx2z4_rt_210
    );
  ahbmo_htrans_0_OBUF_1_61_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(32),
      O => inst_cortexm0_u_logic_Pri3z4_32_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(31),
      O => inst_cortexm0_u_logic_Pri3z4_31_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(30),
      O => inst_cortexm0_u_logic_Pri3z4_30_0
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(29),
      O => inst_cortexm0_u_logic_Pri3z4_29_0
    );
  inst_cortexm0_u_logic_n16585_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_n16585_32_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_32_rt_158
    );
  ahbmo_htrans_0_OBUF_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y121"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28018,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28023,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Pri3z4(32),
      O(2) => inst_cortexm0_u_logic_Pri3z4(31),
      O(1) => inst_cortexm0_u_logic_Pri3z4(30),
      O(0) => inst_cortexm0_u_logic_Pri3z4(29),
      S(3) => inst_cortexm0_u_logic_n16585_32_rt_158,
      S(2) => inst_cortexm0_u_logic_n16585_31_rt_169,
      S(1) => inst_cortexm0_u_logic_n16585_30_rt_161,
      S(0) => inst_cortexm0_u_logic_n16585_29_rt_163
    );
  inst_cortexm0_u_logic_n16585_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_n16585_31_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_31_rt_169
    );
  ahbmo_htrans_0_OBUF_1_2_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_30_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_n16585_30_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_30_rt_161
    );
  ahbmo_htrans_0_OBUF_1_3_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_29_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_n16585_29_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_n16585_29_rt_163
    );
  ahbmo_htrans_0_OBUF_1_4_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_3_inst_cortexm0_u_logic_Madd_n16534_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(3),
      O => inst_cortexm0_u_logic_n16534_3_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_3_inst_cortexm0_u_logic_Madd_n16534_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(2),
      O => inst_cortexm0_u_logic_n16534_2_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_3_inst_cortexm0_u_logic_Madd_n16534_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(1),
      O => inst_cortexm0_u_logic_n16534_1_0
    );
  inst_cortexm0_u_logic_Cax2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Cax2z4_27517,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Cax2z4_rt_176
    );
  ahbmo_htrans_0_OBUF_1_62_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED
    );
  ProtoComp738_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X32Y113"
    )
    port map (
      O => ProtoComp738_CYINITGND_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y113"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp738_CYINITGND_0,
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_3_Q_28029,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_n16534(3),
      O(2) => inst_cortexm0_u_logic_n16534(2),
      O(1) => inst_cortexm0_u_logic_n16534(1),
      O(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED,
      S(3) => inst_cortexm0_u_logic_Cax2z4_rt_176,
      S(2) => inst_cortexm0_u_logic_R8x2z4_rt_181,
      S(1) => inst_cortexm0_u_logic_G7x2z4_rt_184,
      S(0) => inst_cortexm0_u_logic_Madd_n16534_lut(0)
    );
  inst_cortexm0_u_logic_R8x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_R8x2z4_26326,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_R8x2z4_rt_181
    );
  ahbmo_htrans_0_OBUF_1_63_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_G7x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_G7x2z4_27759,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_G7x2z4_rt_184
    );
  ahbmo_htrans_0_OBUF_1_64_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"007F7F7F007F7F7F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR0 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR1 => inst_cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_42_o,
      ADR4 => inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o,
      ADR2 => inst_cortexm0_u_logic_Hlsvx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16534_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_25_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_15_inst_cortexm0_u_logic_Madd_n16534_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(15),
      O => inst_cortexm0_u_logic_n16534_15_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_15_inst_cortexm0_u_logic_Madd_n16534_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(14),
      O => inst_cortexm0_u_logic_n16534_14_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_15_inst_cortexm0_u_logic_Madd_n16534_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(13),
      O => inst_cortexm0_u_logic_n16534_13_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_15_inst_cortexm0_u_logic_Madd_n16534_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(12),
      O => inst_cortexm0_u_logic_n16534_12_0
    );
  inst_cortexm0_u_logic_Plx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Plx2z4_27427,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Plx2z4_rt_249
    );
  ahbmo_htrans_0_OBUF_1_50_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y116"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_11_Q_28035,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_15_Q_28037,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_n16534(15),
      O(2) => inst_cortexm0_u_logic_n16534(14),
      O(1) => inst_cortexm0_u_logic_n16534(13),
      O(0) => inst_cortexm0_u_logic_n16534(12),
      S(3) => inst_cortexm0_u_logic_Plx2z4_rt_249,
      S(2) => inst_cortexm0_u_logic_Dkx2z4_rt_260,
      S(1) => inst_cortexm0_u_logic_Jwf3z4_rt_252,
      S(0) => inst_cortexm0_u_logic_Rix2z4_rt_254
    );
  inst_cortexm0_u_logic_Dkx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Dkx2z4_28036,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Dkx2z4_rt_260
    );
  ahbmo_htrans_0_OBUF_1_51_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Jwf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Jwf3z4_26715,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Jwf3z4_rt_252
    );
  ahbmo_htrans_0_OBUF_1_52_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Rix2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Rix2z4_27895,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Rix2z4_rt_254
    );
  ahbmo_htrans_0_OBUF_1_53_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_19_inst_cortexm0_u_logic_Madd_n16534_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(19),
      O => inst_cortexm0_u_logic_n16534_19_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_19_inst_cortexm0_u_logic_Madd_n16534_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(18),
      O => inst_cortexm0_u_logic_n16534_18_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_19_inst_cortexm0_u_logic_Madd_n16534_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(17),
      O => inst_cortexm0_u_logic_n16534_17_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_19_inst_cortexm0_u_logic_Madd_n16534_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(16),
      O => inst_cortexm0_u_logic_n16534_16_0
    );
  inst_cortexm0_u_logic_Foe3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Foe3z4_27304,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Foe3z4_rt_271
    );
  ahbmo_htrans_0_OBUF_1_46_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y117"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_15_Q_28037,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_19_Q_28039,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_n16534(19),
      O(2) => inst_cortexm0_u_logic_n16534(18),
      O(1) => inst_cortexm0_u_logic_n16534(17),
      O(0) => inst_cortexm0_u_logic_n16534(16),
      S(3) => inst_cortexm0_u_logic_Foe3z4_rt_271,
      S(2) => inst_cortexm0_u_logic_B9g3z4_rt_282,
      S(1) => inst_cortexm0_u_logic_Zjq2z4_rt_274,
      S(0) => inst_cortexm0_u_logic_Bnx2z4_rt_276
    );
  inst_cortexm0_u_logic_B9g3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_B9g3z4_28038,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_B9g3z4_rt_282
    );
  ahbmo_htrans_0_OBUF_1_47_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Zjq2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Zjq2z4_27797,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zjq2z4_rt_274
    );
  ahbmo_htrans_0_OBUF_1_48_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Bnx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Bnx2z4_27450,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bnx2z4_rt_276
    );
  ahbmo_htrans_0_OBUF_1_49_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_23_inst_cortexm0_u_logic_Madd_n16534_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(23),
      O => inst_cortexm0_u_logic_n16534_23_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_23_inst_cortexm0_u_logic_Madd_n16534_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(22),
      O => inst_cortexm0_u_logic_n16534_22_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_23_inst_cortexm0_u_logic_Madd_n16534_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(21),
      O => inst_cortexm0_u_logic_n16534_21_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_23_inst_cortexm0_u_logic_Madd_n16534_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(20),
      O => inst_cortexm0_u_logic_n16534_20_0
    );
  inst_cortexm0_u_logic_Zpx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Zpx2z4_27875,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zpx2z4_rt_293
    );
  ahbmo_htrans_0_OBUF_1_42_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y118"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_19_Q_28039,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_23_Q_28040,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_n16534(23),
      O(2) => inst_cortexm0_u_logic_n16534(22),
      O(1) => inst_cortexm0_u_logic_n16534(21),
      O(0) => inst_cortexm0_u_logic_n16534(20),
      S(3) => inst_cortexm0_u_logic_Zpx2z4_rt_293,
      S(2) => inst_cortexm0_u_logic_Xyk2z4_rt_304,
      S(1) => inst_cortexm0_u_logic_Kaf3z4_rt_296,
      S(0) => inst_cortexm0_u_logic_Nox2z4_rt_298
    );
  inst_cortexm0_u_logic_Xyk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Xyk2z4_27894,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xyk2z4_rt_304
    );
  ahbmo_htrans_0_OBUF_1_43_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Kaf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Kaf3z4_26678,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kaf3z4_rt_296
    );
  ahbmo_htrans_0_OBUF_1_44_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Nox2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Nox2z4_26599,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Nox2z4_rt_298
    );
  ahbmo_htrans_0_OBUF_1_45_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_27_inst_cortexm0_u_logic_Madd_n16534_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(27),
      O => inst_cortexm0_u_logic_n16534_27_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_27_inst_cortexm0_u_logic_Madd_n16534_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(26),
      O => inst_cortexm0_u_logic_n16534_26_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_27_inst_cortexm0_u_logic_Madd_n16534_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(25),
      O => inst_cortexm0_u_logic_n16534_25_0
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_27_inst_cortexm0_u_logic_Madd_n16534_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(24),
      O => inst_cortexm0_u_logic_n16534_24_0
    );
  inst_cortexm0_u_logic_Vvx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Vvx2z4_27584,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Vvx2z4_rt_315
    );
  ahbmo_htrans_0_OBUF_1_38_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16534_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y119"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_23_Q_28040,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16534_cy_27_Q_28041,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_n16534(27),
      O(2) => inst_cortexm0_u_logic_n16534(26),
      O(1) => inst_cortexm0_u_logic_n16534(25),
      O(0) => inst_cortexm0_u_logic_n16534(24),
      S(3) => inst_cortexm0_u_logic_Vvx2z4_rt_315,
      S(2) => inst_cortexm0_u_logic_Jux2z4_rt_326,
      S(1) => inst_cortexm0_u_logic_Xsx2z4_rt_318,
      S(0) => inst_cortexm0_u_logic_Lrx2z4_rt_320
    );
  inst_cortexm0_u_logic_Jux2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Jux2z4_rt_326
    );
  ahbmo_htrans_0_OBUF_1_39_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Xsx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Xsx2z4_27668,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xsx2z4_rt_318
    );
  ahbmo_htrans_0_OBUF_1_40_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Lrx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Lrx2z4_26878,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Lrx2z4_rt_320
    );
  ahbmo_htrans_0_OBUF_1_41_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(11),
      O => inst_cortexm0_u_logic_Roh2z4_11_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(10),
      O => inst_cortexm0_u_logic_Roh2z4_10_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(9),
      O => inst_cortexm0_u_logic_Roh2z4_9_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(8),
      O => inst_cortexm0_u_logic_Roh2z4_8_0
    );
  inst_cortexm0_u_logic_Fhx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Fhx2z4_28034,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Fhx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_84_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y117"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28048,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28052,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Roh2z4(11),
      O(2) => inst_cortexm0_u_logic_Roh2z4(10),
      O(1) => inst_cortexm0_u_logic_Roh2z4(9),
      O(0) => inst_cortexm0_u_logic_Roh2z4(8),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Fhx2z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Gmd3z4_rt,
      S(1) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Ufx2z4_rt,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_V4d3z4_rt
    );
  inst_cortexm0_u_logic_Gmd3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Gmd3z4_26897,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Gmd3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_85_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Ufx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ufx2z4_27381,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_Ufx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_86_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_V4d3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_V4d3z4_26236,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_inst_cortexm0_u_logic_V4d3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_87_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(15),
      O => inst_cortexm0_u_logic_Roh2z4_15_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(14),
      O => inst_cortexm0_u_logic_Roh2z4_14_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(13),
      O => inst_cortexm0_u_logic_Roh2z4_13_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(12),
      O => inst_cortexm0_u_logic_Roh2z4_12_0
    );
  inst_cortexm0_u_logic_Dkx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Dkx2z4_28036,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Dkx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_80_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y118"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28052,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28056,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Roh2z4(15),
      O(2) => inst_cortexm0_u_logic_Roh2z4(14),
      O(1) => inst_cortexm0_u_logic_Roh2z4(13),
      O(0) => inst_cortexm0_u_logic_Roh2z4(12),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Dkx2z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Jwf3z4_rt,
      S(1) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Rix2z4_rt,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Tme3z4_rt
    );
  inst_cortexm0_u_logic_Jwf3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Jwf3z4_26715,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Jwf3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_81_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Rix2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Rix2z4_27895,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Rix2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_82_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Tme3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Tme3z4_27979,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_inst_cortexm0_u_logic_Tme3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_83_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(19),
      O => inst_cortexm0_u_logic_Roh2z4_19_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(18),
      O => inst_cortexm0_u_logic_Roh2z4_18_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(17),
      O => inst_cortexm0_u_logic_Roh2z4_17_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(16),
      O => inst_cortexm0_u_logic_Roh2z4_16_0
    );
  inst_cortexm0_u_logic_B9g3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_B9g3z4_28038,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_B9g3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_76_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y119"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28056,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28060,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Roh2z4(19),
      O(2) => inst_cortexm0_u_logic_Roh2z4(18),
      O(1) => inst_cortexm0_u_logic_Roh2z4(17),
      O(0) => inst_cortexm0_u_logic_Roh2z4(16),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_B9g3z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Zjq2z4_rt,
      S(1) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Bnx2z4_rt,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Plx2z4_rt
    );
  inst_cortexm0_u_logic_Zjq2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Zjq2z4_27797,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Zjq2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_77_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Bnx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Bnx2z4_27450,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Bnx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_78_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Plx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Plx2z4_27427,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_inst_cortexm0_u_logic_Plx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_79_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16534_29_inst_cortexm0_u_logic_n16534_29_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(29),
      O => inst_cortexm0_u_logic_n16534_29_0
    );
  inst_cortexm0_u_logic_n16534_29_inst_cortexm0_u_logic_n16534_29_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16534(28),
      O => inst_cortexm0_u_logic_n16534_28_0
    );
  inst_cortexm0_u_logic_Madd_n16534_xor_29_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y120"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16534_cy_27_Q_28041,
      CYINIT => '0',
      CO(3) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED,
      DI(3) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED,
      DI(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED,
      DI(1) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED,
      O(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED,
      O(1) => inst_cortexm0_u_logic_n16534(29),
      O(0) => inst_cortexm0_u_logic_n16534(28),
      S(3) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED,
      S(2) => NLW_inst_cortexm0_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED,
      S(1) => inst_cortexm0_u_logic_J0l2z4_rt_338,
      S(0) => inst_cortexm0_u_logic_Omk2z4_rt_335
    );
  inst_cortexm0_u_logic_J0l2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_J0l2z4_27576,
      O => inst_cortexm0_u_logic_J0l2z4_rt_338
    );
  inst_cortexm0_u_logic_Omk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Omk2z4_rt_335
    );
  ahbmo_htrans_0_OBUF_1_37_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(3),
      O => inst_cortexm0_u_logic_Roh2z4_3_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(2),
      O => inst_cortexm0_u_logic_Roh2z4_2_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(1),
      O => inst_cortexm0_u_logic_Roh2z4_1_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(0),
      O => inst_cortexm0_u_logic_Roh2z4_0_0
    );
  inst_cortexm0_u_logic_R8x2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_R8x2z4_26326,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_R8x2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_92_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED
    );
  ProtoComp740_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X28Y115"
    )
    port map (
      O => ProtoComp740_CYINITGND_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y115"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp740_CYINITGND_0,
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28045,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_Roh2z4(3),
      O(2) => inst_cortexm0_u_logic_Roh2z4(2),
      O(1) => inst_cortexm0_u_logic_Roh2z4(1),
      O(0) => inst_cortexm0_u_logic_Roh2z4(0),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_R8x2z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_G7x2z4_rt,
      S(1) => inst_cortexm0_u_logic_J4x2z4_rt_355,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_lut(0)
    );
  inst_cortexm0_u_logic_G7x2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_G7x2z4_27759,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_inst_cortexm0_u_logic_G7x2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_93_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_J4x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_J4x2z4_rt_355
    );
  ahbmo_htrans_0_OBUF_1_94_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_26_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(7),
      O => inst_cortexm0_u_logic_Roh2z4_7_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(6),
      O => inst_cortexm0_u_logic_Roh2z4_6_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(5),
      O => inst_cortexm0_u_logic_Roh2z4_5_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(4),
      O => inst_cortexm0_u_logic_Roh2z4_4_0
    );
  inst_cortexm0_u_logic_Jex2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Jex2z4_25968,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Jex2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_88_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y116"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28045,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28048,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Roh2z4(7),
      O(2) => inst_cortexm0_u_logic_Roh2z4(6),
      O(1) => inst_cortexm0_u_logic_Roh2z4(5),
      O(0) => inst_cortexm0_u_logic_Roh2z4(4),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Jex2z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Ycx2z4_rt,
      S(1) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Nbx2z4_rt,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Cax2z4_rt
    );
  inst_cortexm0_u_logic_Ycx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Ycx2z4_27874,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Ycx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_89_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Nbx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Nbx2z4_28030,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Nbx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_90_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Cax2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Cax2z4_27517,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_7_inst_cortexm0_u_logic_Cax2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_91_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(23),
      O => inst_cortexm0_u_logic_Roh2z4_23_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(22),
      O => inst_cortexm0_u_logic_Roh2z4_22_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(21),
      O => inst_cortexm0_u_logic_Roh2z4_21_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(20),
      O => inst_cortexm0_u_logic_Roh2z4_20_0
    );
  inst_cortexm0_u_logic_Xyk2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Xyk2z4_27894,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Xyk2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_72_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y120"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28060,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28064,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Roh2z4(23),
      O(2) => inst_cortexm0_u_logic_Roh2z4(22),
      O(1) => inst_cortexm0_u_logic_Roh2z4(21),
      O(0) => inst_cortexm0_u_logic_Roh2z4(20),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Xyk2z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Kaf3z4_rt,
      S(1) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Nox2z4_rt,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Foe3z4_rt
    );
  inst_cortexm0_u_logic_Kaf3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Kaf3z4_26678,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Kaf3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_73_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Nox2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Nox2z4_26599,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Nox2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_74_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Foe3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Foe3z4_27304,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_inst_cortexm0_u_logic_Foe3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_75_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(27),
      O => inst_cortexm0_u_logic_Roh2z4_27_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(26),
      O => inst_cortexm0_u_logic_Roh2z4_26_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(25),
      O => inst_cortexm0_u_logic_Roh2z4_25_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(24),
      O => inst_cortexm0_u_logic_Roh2z4_24_0
    );
  inst_cortexm0_u_logic_Jux2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Jux2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_68_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y121"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28064,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28068,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Roh2z4(27),
      O(2) => inst_cortexm0_u_logic_Roh2z4(26),
      O(1) => inst_cortexm0_u_logic_Roh2z4(25),
      O(0) => inst_cortexm0_u_logic_Roh2z4(24),
      S(3) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Jux2z4_rt,
      S(2) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Xsx2z4_rt,
      S(1) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Lrx2z4_rt,
      S(0) => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Zpx2z4_rt
    );
  inst_cortexm0_u_logic_Xsx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Xsx2z4_27668,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Xsx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_69_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Lrx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Lrx2z4_26878,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Lrx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_70_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Zpx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Zpx2z4_27875,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_inst_cortexm0_u_logic_Zpx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_71_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_12_inst_cortexm0_u_logic_Madd_n16585_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(12),
      O => inst_cortexm0_u_logic_n16585_12_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_12_inst_cortexm0_u_logic_Madd_n16585_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(11),
      O => inst_cortexm0_u_logic_n16585_11_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_12_inst_cortexm0_u_logic_Madd_n16585_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(10),
      O => inst_cortexm0_u_logic_n16585_10_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_12_inst_cortexm0_u_logic_Madd_n16585_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(9),
      O => inst_cortexm0_u_logic_n16585_9_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"03030303FCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_Qk1wx4,
      ADR5 => inst_cortexm0_u_logic_R99wx4_B19wx4_XOR_66_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(12)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y115"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_8_Q_28083,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_12_Q_28086,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q,
      DI(2) => inst_cortexm0_u_logic_C3cvx4,
      DI(1) => inst_cortexm0_u_logic_S1cvx4,
      DI(0) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q,
      O(3) => inst_cortexm0_u_logic_n16585(12),
      O(2) => inst_cortexm0_u_logic_n16585(11),
      O(1) => inst_cortexm0_u_logic_n16585(10),
      O(0) => inst_cortexm0_u_logic_n16585(9),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(12),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(11),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(10),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(9)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"33CC3CC333CC3CC3"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Wzawx4,
      ADR3 => inst_cortexm0_u_logic_S3cwx4,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(11)
    );
  inst_cortexm0_u_logic_C3cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o,
      O => inst_cortexm0_u_logic_C3cvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"5A695A695A695A69"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      ADR0 => inst_cortexm0_u_logic_Kzbwx4,
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(10)
    );
  inst_cortexm0_u_logic_S1cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o,
      O => inst_cortexm0_u_logic_S1cvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"0000FFFF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o,
      ADR5 => inst_cortexm0_u_logic_F32wx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(9)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_16_inst_cortexm0_u_logic_Madd_n16585_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(16),
      O => inst_cortexm0_u_logic_n16585_16_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_16_inst_cortexm0_u_logic_Madd_n16585_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(15),
      O => inst_cortexm0_u_logic_n16585_15_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_16_inst_cortexm0_u_logic_Madd_n16585_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(14),
      O => inst_cortexm0_u_logic_n16585_14_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_16_inst_cortexm0_u_logic_Madd_n16585_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(13),
      O => inst_cortexm0_u_logic_n16585_13_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"555555555555AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR0 => inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o,
      ADR4 => inst_cortexm0_u_logic_P82wx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(16)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y116"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_12_Q_28086,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_16_Q_28087,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q,
      DI(2) => inst_cortexm0_u_logic_U8cvx4,
      DI(1) => inst_cortexm0_u_logic_J7cvx4,
      DI(0) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q,
      O(3) => inst_cortexm0_u_logic_n16585(16),
      O(2) => inst_cortexm0_u_logic_n16585(15),
      O(1) => inst_cortexm0_u_logic_n16585(14),
      O(0) => inst_cortexm0_u_logic_n16585(13),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(16),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(15),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(14),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(13)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"0033FFCC0033FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Mgawx4_B19wx4_XOR_77_o,
      ADR3 => inst_cortexm0_u_logic_C61wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(15)
    );
  inst_cortexm0_u_logic_U8cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_C61wx4,
      O => inst_cortexm0_u_logic_U8cvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"0505FAFA0505FAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Ciawx4_B19wx4_XOR_78_o,
      ADR0 => inst_cortexm0_u_logic_Ra1wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(14)
    );
  inst_cortexm0_u_logic_J7cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"05050505"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ra1wx4,
      O => inst_cortexm0_u_logic_J7cvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"00FF00FF0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o,
      ADR5 => inst_cortexm0_u_logic_Pg1wx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(13)
    );
  inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Roh2z4_30_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(30),
      O => inst_cortexm0_u_logic_Roh2z4_30_0
    );
  inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Roh2z4_30_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(29),
      O => inst_cortexm0_u_logic_Roh2z4_29_0
    );
  inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Roh2z4_30_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Roh2z4(28),
      O => inst_cortexm0_u_logic_Roh2z4_28_0
    );
  inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y122"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28068,
      CYINIT => '0',
      CO(3) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED,
      DI(3) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED,
      DI(2) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED,
      O(2) => inst_cortexm0_u_logic_Roh2z4(30),
      O(1) => inst_cortexm0_u_logic_Roh2z4(29),
      O(0) => inst_cortexm0_u_logic_Roh2z4(28),
      S(3) => NLW_inst_cortexm0_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED,
      S(2) => inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_J0l2z4_rt,
      S(1) => inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Omk2z4_rt,
      S(0) => inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Vvx2z4_rt
    );
  inst_cortexm0_u_logic_J0l2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_J0l2z4_27576,
      O => inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_J0l2z4_rt
    );
  inst_cortexm0_u_logic_Omk2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Omk2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_66_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Vvx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Vvx2z4_27584,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Roh2z4_30_inst_cortexm0_u_logic_Vvx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_67_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_8_inst_cortexm0_u_logic_Madd_n16585_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(8),
      O => inst_cortexm0_u_logic_n16585_8_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_8_inst_cortexm0_u_logic_Madd_n16585_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(7),
      O => inst_cortexm0_u_logic_n16585_7_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_8_inst_cortexm0_u_logic_Madd_n16585_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(6),
      O => inst_cortexm0_u_logic_n16585_6_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_8_inst_cortexm0_u_logic_Madd_n16585_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(5),
      O => inst_cortexm0_u_logic_n16585_5_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"55555A5AAAAAA5A5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR0 => inst_cortexm0_u_logic_Tuawx4,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(8)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y114"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_4_Q_28076,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_8_Q_28083,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q,
      DI(0) => inst_cortexm0_u_logic_Uubvx4,
      O(3) => inst_cortexm0_u_logic_n16585(8),
      O(2) => inst_cortexm0_u_logic_n16585(7),
      O(1) => inst_cortexm0_u_logic_n16585(6),
      O(0) => inst_cortexm0_u_logic_n16585(5),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(8),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(7),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(6),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(5)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"00FF00FF0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Uz9wx4_B19wx4_XOR_69_o,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR5 => inst_cortexm0_u_logic_Euzvx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(7)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"3333333333CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o,
      ADR1 => inst_cortexm0_u_logic_Ydcwx4_B19wx4_XOR_87_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(6)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"0033FFCC0033FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o,
      ADR4 => inst_cortexm0_u_logic_Xucwx4_B19wx4_XOR_88_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(5)
    );
  inst_cortexm0_u_logic_Uubvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Uubvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_20_inst_cortexm0_u_logic_Madd_n16585_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(20),
      O => inst_cortexm0_u_logic_n16585_20_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_20_inst_cortexm0_u_logic_Madd_n16585_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(19),
      O => inst_cortexm0_u_logic_n16585_19_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_20_inst_cortexm0_u_logic_Madd_n16585_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(18),
      O => inst_cortexm0_u_logic_n16585_18_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_20_inst_cortexm0_u_logic_Madd_n16585_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(17),
      O => inst_cortexm0_u_logic_n16585_17_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"03FC03FC03FC03FC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o,
      ADR2 => inst_cortexm0_u_logic_Wo0wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(20)
    );
  inst_cortexm0_u_logic_Xfcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"03030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Wo0wx4,
      O => inst_cortexm0_u_logic_Xfcvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y117"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_16_Q_28087,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_20_Q_28089,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED,
      DI(3) => inst_cortexm0_u_logic_Xfcvx4,
      DI(2) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q,
      DI(1) => inst_cortexm0_u_logic_Bdcvx4,
      DI(0) => inst_cortexm0_u_logic_Qbcvx4,
      O(3) => inst_cortexm0_u_logic_n16585(20),
      O(2) => inst_cortexm0_u_logic_n16585(19),
      O(1) => inst_cortexm0_u_logic_n16585(18),
      O(0) => inst_cortexm0_u_logic_n16585(17),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(20),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(19),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(18),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(17)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"0F0F3C3C0F0F3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Qs0wx4,
      ADR2 => inst_cortexm0_u_logic_Ecawx4_B19wx4_XOR_74_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(19)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"0303FCFC0303FCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o,
      ADR1 => inst_cortexm0_u_logic_Hy0wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(18)
    );
  inst_cortexm0_u_logic_Bdcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"03030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Hy0wx4,
      O => inst_cortexm0_u_logic_Bdcvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"000FFFF0000FFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o,
      ADR2 => inst_cortexm0_u_logic_U11wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(17)
    );
  inst_cortexm0_u_logic_Qbcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_U11wx4,
      O => inst_cortexm0_u_logic_Qbcvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_4_inst_cortexm0_u_logic_Madd_n16585_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(4),
      O => inst_cortexm0_u_logic_n16585_4_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_4_inst_cortexm0_u_logic_Madd_n16585_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(3),
      O => inst_cortexm0_u_logic_n16585_3_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_4_inst_cortexm0_u_logic_Madd_n16585_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(2),
      O => inst_cortexm0_u_logic_n16585_2_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_4_inst_cortexm0_u_logic_Madd_n16585_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(1),
      O => inst_cortexm0_u_logic_n16585_1_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"AA55A55A00FF0FF0"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      ADR0 => N854,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o,
      ADR5 => N320,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(4)
    );
  ProtoComp742_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X26Y113"
    )
    port map (
      O => ProtoComp742_CYINITGND_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y113"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp742_CYINITGND_0,
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_4_Q_28076,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q,
      DI(1) => inst_cortexm0_u_logic_Qqbvx4,
      DI(0) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q,
      O(3) => inst_cortexm0_u_logic_n16585(4),
      O(2) => inst_cortexm0_u_logic_n16585(3),
      O(1) => inst_cortexm0_u_logic_n16585(2),
      O(0) => inst_cortexm0_u_logic_n16585(1),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(4),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(3),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(2),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(1)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"3333333333C933CC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Jrnvx4,
      ADR5 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR1 => inst_cortexm0_u_logic_Hnbwx4_B19wx4_XOR_83_o,
      ADR3 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(3)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"33333C3C33333C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_U09wx4_B19wx4_XOR_65_o,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(2)
    );
  inst_cortexm0_u_logic_Qqbvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o,
      O => inst_cortexm0_u_logic_Qqbvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"FCFC0303FCFC0303"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_E1bvx4,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR1 => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(1)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_24_inst_cortexm0_u_logic_Madd_n16585_cy_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(24),
      O => inst_cortexm0_u_logic_n16585_24_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_24_inst_cortexm0_u_logic_Madd_n16585_cy_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(23),
      O => inst_cortexm0_u_logic_n16585_23_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_24_inst_cortexm0_u_logic_Madd_n16585_cy_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(22),
      O => inst_cortexm0_u_logic_n16585_22_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_24_inst_cortexm0_u_logic_Madd_n16585_cy_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(21),
      O => inst_cortexm0_u_logic_n16585_21_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"00FF0FF000FF0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_T7cwx4_B19wx4_XOR_86_o,
      ADR2 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(24)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y118"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_20_Q_28089,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_24_Q_28093,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q,
      DI(2) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q,
      DI(1) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q,
      DI(0) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q,
      O(3) => inst_cortexm0_u_logic_n16585(24),
      O(2) => inst_cortexm0_u_logic_n16585(23),
      O(1) => inst_cortexm0_u_logic_n16585(22),
      O(0) => inst_cortexm0_u_logic_n16585(21),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(24),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(23),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(22),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(21)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"0F3CF0C30F3CF0C3"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_E5awx4,
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR1 => inst_cortexm0_u_logic_N90wx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(23)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"0F0F0FF00F0F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o,
      ADR4 => inst_cortexm0_u_logic_Lf0wx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(22)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"00000F0FFFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_Fj0wx4,
      ADR5 => inst_cortexm0_u_logic_M9awx4_B19wx4_XOR_72_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(21)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_28_inst_cortexm0_u_logic_Madd_n16585_cy_28_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(28),
      O => inst_cortexm0_u_logic_n16585_28_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_28_inst_cortexm0_u_logic_Madd_n16585_cy_28_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(27),
      O => inst_cortexm0_u_logic_n16585_27_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_28_inst_cortexm0_u_logic_Madd_n16585_cy_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(26),
      O => inst_cortexm0_u_logic_n16585_26_0
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_28_inst_cortexm0_u_logic_Madd_n16585_cy_28_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(25),
      O => inst_cortexm0_u_logic_n16585_25_0
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"CCCCCCCCCCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Yih2z4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR5 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(28)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y119"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_24_Q_28093,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_28_Q_28096,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q,
      DI(2) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q,
      DI(1) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q,
      DI(0) => inst_cortexm0_u_logic_Ancvx4,
      O(3) => inst_cortexm0_u_logic_n16585(28),
      O(2) => inst_cortexm0_u_logic_n16585(27),
      O(1) => inst_cortexm0_u_logic_n16585(26),
      O(0) => inst_cortexm0_u_logic_n16585(25),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(28),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(27),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(26),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(25)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"00FF0FF000FF0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o,
      ADR2 => inst_cortexm0_u_logic_Hlzvx4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(27)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"0F0F0FF00F0F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Nozvx4,
      ADR2 => inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(26)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"CCCCCC33CCCCCC33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR1 => inst_cortexm0_u_logic_Rih2z4,
      ADR4 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(25)
    );
  inst_cortexm0_u_logic_Ancvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0,
      O => inst_cortexm0_u_logic_Ancvx4
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(15),
      O => inst_cortexm0_u_logic_Iwh2z4_15_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(14),
      O => inst_cortexm0_u_logic_Iwh2z4_14_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(13),
      O => inst_cortexm0_u_logic_Iwh2z4_13_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(12),
      O => inst_cortexm0_u_logic_Iwh2z4_12_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ara3z4_27850,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(15)
    );
  ahbmo_hprot_1_OBUF_1_8_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y94"
    )
    port map (
      CI => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28123,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28129,
      CO(2) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_Iwh2z4(15),
      O(2) => inst_cortexm0_u_logic_Iwh2z4(14),
      O(1) => inst_cortexm0_u_logic_Iwh2z4(13),
      O(0) => inst_cortexm0_u_logic_Iwh2z4(12),
      S(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(15),
      S(2) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(14),
      S(1) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(13),
      S(0) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(12)
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Rsa3z4_26299,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(14)
    );
  ahbmo_hprot_1_OBUF_1_9_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_K7g3z4_27188,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(13)
    );
  ahbmo_hprot_1_OBUF_1_10_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Iua3z4_28125,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(12)
    );
  ahbmo_hprot_1_OBUF_1_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(11),
      O => inst_cortexm0_u_logic_Iwh2z4_11_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(10),
      O => inst_cortexm0_u_logic_Iwh2z4_10_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(9),
      O => inst_cortexm0_u_logic_Iwh2z4_9_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(8),
      O => inst_cortexm0_u_logic_Iwh2z4_8_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_She3z4_27767,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(11)
    );
  ahbmo_hprot_1_OBUF_1_12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y93"
    )
    port map (
      CI => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28115,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28123,
      CO(2) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_Iwh2z4(11),
      O(2) => inst_cortexm0_u_logic_Iwh2z4(10),
      O(1) => inst_cortexm0_u_logic_Iwh2z4(9),
      O(0) => inst_cortexm0_u_logic_Iwh2z4(8),
      S(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(11),
      S(2) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(10),
      S(1) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(9),
      S(0) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(8)
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Zva3z4_25860,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(10)
    );
  ahbmo_hprot_1_OBUF_1_13_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Aze3z4_28120,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(9)
    );
  ahbmo_hprot_1_OBUF_1_14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_M5f3z4_28118,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(8)
    );
  ahbmo_hprot_1_OBUF_1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(3),
      O => inst_cortexm0_u_logic_Iwh2z4_3_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(2),
      O => inst_cortexm0_u_logic_Iwh2z4_2_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(1),
      O => inst_cortexm0_u_logic_Iwh2z4_1_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(0),
      O => inst_cortexm0_u_logic_Iwh2z4_0_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_W0b3z4_27190,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(3)
    );
  ahbmo_hprot_1_OBUF_1_20_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED
    );
  ProtoComp750_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X28Y91"
    )
    port map (
      O => ProtoComp750_CYINITVCC_1
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y91"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp750_CYINITVCC_1,
      CO(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28109,
      CO(2) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '0',
      O(3) => inst_cortexm0_u_logic_Iwh2z4(3),
      O(2) => inst_cortexm0_u_logic_Iwh2z4(2),
      O(1) => inst_cortexm0_u_logic_Iwh2z4(1),
      O(0) => inst_cortexm0_u_logic_Iwh2z4(0),
      S(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(3),
      S(2) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(2),
      S(1) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(1),
      S(0) => inst_cortexm0_u_logic_F2o2z4_rt_757
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_M2b3z4_28107,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(2)
    );
  ahbmo_hprot_1_OBUF_1_21_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_C4b3z4_28105,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(1)
    );
  ahbmo_hprot_1_OBUF_1_22_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_F2o2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_F2o2z4_26445,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_F2o2z4_rt_757
    );
  ahbmo_htrans_0_OBUF_1_36_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(7),
      O => inst_cortexm0_u_logic_Iwh2z4_7_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(6),
      O => inst_cortexm0_u_logic_Iwh2z4_6_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(5),
      O => inst_cortexm0_u_logic_Iwh2z4_5_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(4),
      O => inst_cortexm0_u_logic_Iwh2z4_4_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Dhb3z4_28116,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(7)
    );
  ahbmo_hprot_1_OBUF_1_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y92"
    )
    port map (
      CI => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28109,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28115,
      CO(2) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_Iwh2z4(7),
      O(2) => inst_cortexm0_u_logic_Iwh2z4(6),
      O(1) => inst_cortexm0_u_logic_Iwh2z4(5),
      O(0) => inst_cortexm0_u_logic_Iwh2z4(4),
      S(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(7),
      S(2) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(6),
      S(1) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(5),
      S(0) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(4)
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Z8b3z4_27255,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(6)
    );
  ahbmo_hprot_1_OBUF_1_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Qxa3z4_26657,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(5)
    );
  ahbmo_hprot_1_OBUF_1_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Gza3z4_28111,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(4)
    );
  ahbmo_hprot_1_OBUF_1_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_n16585_32_inst_cortexm0_u_logic_n16585_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Madd_n16585_cy_32_Q_730,
      O => inst_cortexm0_u_logic_Madd_n16585_cy_32_0
    );
  inst_cortexm0_u_logic_n16585_32_inst_cortexm0_u_logic_n16585_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(31),
      O => inst_cortexm0_u_logic_n16585_31_0
    );
  inst_cortexm0_u_logic_n16585_32_inst_cortexm0_u_logic_n16585_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(30),
      O => inst_cortexm0_u_logic_n16585_30_0
    );
  inst_cortexm0_u_logic_n16585_32_inst_cortexm0_u_logic_n16585_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585(29),
      O => inst_cortexm0_u_logic_n16585_29_0
    );
  inst_cortexm0_u_logic_n16585_32_rt_1 : X_AND2B1L
    generic map(
      LOC => "SLICE_X26Y120"
    )
    port map (
      DI => inst_cortexm0_u_logic_n16585(32),
      O => inst_cortexm0_u_logic_n16585_32_0,
      SRI => '0'
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_32_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"FF00FF00FF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR5 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o,
      ADR3 => inst_cortexm0_u_logic_Phh2z4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(32)
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y120"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_n16585_cy_28_Q_28096,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Madd_n16585_cy_32_Q_730,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q,
      DI(2) => inst_cortexm0_u_logic_Ovcvx4,
      DI(1) => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q,
      DI(0) => inst_cortexm0_u_logic_Sscvx4,
      O(3) => inst_cortexm0_u_logic_n16585(32),
      O(2) => inst_cortexm0_u_logic_n16585(31),
      O(1) => inst_cortexm0_u_logic_n16585(30),
      O(0) => inst_cortexm0_u_logic_n16585(29),
      S(3) => inst_cortexm0_u_logic_Madd_n16585_lut(32),
      S(2) => inst_cortexm0_u_logic_Madd_n16585_lut(31),
      S(1) => inst_cortexm0_u_logic_Madd_n16585_lut(30),
      S(0) => inst_cortexm0_u_logic_Madd_n16585_lut(29)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"FFF0000FFFF0000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Dih2z4,
      ADR3 => inst_cortexm0_u_logic_Q8zvx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(31)
    );
  inst_cortexm0_u_logic_Ovcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Q8zvx4,
      O => inst_cortexm0_u_logic_Ovcvx4
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"FFFFCCCC00003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o,
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR5 => inst_cortexm0_u_logic_Kih2z4,
      O => inst_cortexm0_u_logic_Madd_n16585_lut(30)
    );
  inst_cortexm0_u_logic_Madd_n16585_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"CCC3CCC3CCC3CCC3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o,
      ADR1 => inst_cortexm0_u_logic_Whh2z4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Madd_n16585_lut(29)
    );
  inst_cortexm0_u_logic_Sscvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR2 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Sscvx4
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(19),
      O => inst_cortexm0_u_logic_Iwh2z4_19_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(18),
      O => inst_cortexm0_u_logic_Iwh2z4_18_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(17),
      O => inst_cortexm0_u_logic_Iwh2z4_17_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(16),
      O => inst_cortexm0_u_logic_Iwh2z4_16_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Jpa3z4_25868,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(19)
    );
  ahbmo_hprot_1_OBUF_1_4_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y95"
    )
    port map (
      CI => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28129,
      CYINIT => '0',
      CO(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28136,
      CO(2) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_Iwh2z4(19),
      O(2) => inst_cortexm0_u_logic_Iwh2z4(18),
      O(1) => inst_cortexm0_u_logic_Iwh2z4(17),
      O(0) => inst_cortexm0_u_logic_Iwh2z4(16),
      S(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(19),
      S(2) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(18),
      S(1) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(17),
      S(0) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(16)
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_O0o2z4_27890,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(18)
    );
  ahbmo_hprot_1_OBUF_1_5_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_S3i3z4_28133,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(17)
    );
  ahbmo_hprot_1_OBUF_1_6_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_16_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Xeo2z4_28131,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(16)
    );
  ahbmo_hprot_1_OBUF_1_7_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED
    );
  ahbmo_hsize_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD9"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_0_OBUF_I,
      O => ahbmo_hsize(0)
    );
  ahbmo_hprot_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD12"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(3)
    );
  ahbmo_hsize_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD10"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_1_OBUF_I,
      O => ahbmo_hsize(1)
    );
  ahbmo_hwdata_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD182"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I,
      O => ahbmo_hwdata(2)
    );
  ahbmo_hwdata_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD187"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I,
      O => ahbmo_hwdata(7)
    );
  ahbmo_hprot_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD4"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(0)
    );
  ahbmo_hprot_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD11"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(2)
    );
  ahbmo_hwdata_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD184"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I,
      O => ahbmo_hwdata(4)
    );
  ahbmo_hwdata_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD188"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I,
      O => ahbmo_hwdata(8)
    );
  ahbmo_hwdata_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I,
      O => ahbmo_hwdata(0)
    );
  inst_cortexm0_u_logic_Iwh2z4_23_inst_cortexm0_u_logic_Iwh2z4_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(23),
      O => inst_cortexm0_u_logic_Iwh2z4_23_0
    );
  inst_cortexm0_u_logic_Iwh2z4_23_inst_cortexm0_u_logic_Iwh2z4_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(22),
      O => inst_cortexm0_u_logic_Iwh2z4_22_0
    );
  inst_cortexm0_u_logic_Iwh2z4_23_inst_cortexm0_u_logic_Iwh2z4_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(21),
      O => inst_cortexm0_u_logic_Iwh2z4_21_0
    );
  inst_cortexm0_u_logic_Iwh2z4_23_inst_cortexm0_u_logic_Iwh2z4_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iwh2z4(20),
      O => inst_cortexm0_u_logic_Iwh2z4_20_0
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_23_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Uei3z4_26222,
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(23)
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y96"
    )
    port map (
      CI => inst_cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28136,
      CYINIT => '0',
      CO(3) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED,
      CO(2) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED,
      DI(3) => NLW_inst_cortexm0_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED,
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => inst_cortexm0_u_logic_Iwh2z4(23),
      O(2) => inst_cortexm0_u_logic_Iwh2z4(22),
      O(1) => inst_cortexm0_u_logic_Iwh2z4(21),
      O(0) => inst_cortexm0_u_logic_Iwh2z4(20),
      S(3) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(23),
      S(2) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(22),
      S(1) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(21),
      S(0) => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(20)
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_22_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Ddi3z4_27824,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(22)
    );
  ahbmo_hprot_1_OBUF_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_21_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ogo2z4_25728,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(21)
    );
  ahbmo_hprot_1_OBUF_1_2_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Msub_Iwh2z4_lut_20_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Z2h3z4_28138,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Msub_Iwh2z4_lut(20)
    );
  ahbmo_hprot_1_OBUF_1_3_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED
    );
  ahbmo_hwdata_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I,
      O => ahbmo_hwdata(1)
    );
  ahbmo_hsize_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD7"
    )
    port map (
      I => '0',
      O => ahbmo_hsize(2)
    );
  ahbmo_hwdata_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I,
      O => ahbmo_hwdata(3)
    );
  ahbmo_hwdata_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD186"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I,
      O => ahbmo_hwdata(6)
    );
  ahbmo_hprot_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD6"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(1)
    );
  ahbmo_hwrite_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwrite_OBUF_I,
      O => ahbmo_hwrite
    );
  ahbmo_hwdata_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD185"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I,
      O => ahbmo_hwdata(5)
    );
  ahbmo_hwdata_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I,
      O => ahbmo_hwdata(20)
    );
  ahbmo_hwdata_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD189"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I,
      O => ahbmo_hwdata(9)
    );
  ahbmo_hwdata_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD193"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I,
      O => ahbmo_hwdata(13)
    );
  ahbmo_hwdata_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD191"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I,
      O => ahbmo_hwdata(11)
    );
  ahbmo_hwdata_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD190"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I,
      O => ahbmo_hwdata(10)
    );
  ahbmo_hwdata_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD192"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I,
      O => ahbmo_hwdata(12)
    );
  ahbmo_hconfig_1_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD418"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 1)
    );
  ahbmo_hconfig_2_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD269"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 0)
    );
  ahbmo_hconfig_1_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 8)
    );
  ahbmo_hconfig_1_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD426"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 9)
    );
  ahbmo_hconfig_0_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD491"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 8)
    );
  ahbmo_hconfig_1_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD422"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 5)
    );
  ahbmo_hconfig_2_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD271"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 2)
    );
  ahbmo_hconfig_2_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD272"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 3)
    );
  ahbmo_hconfig_2_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD273"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 4)
    );
  ahbmo_hconfig_1_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD417"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 0)
    );
  ahbmo_hconfig_0_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD487"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 4)
    );
  ahbmo_hconfig_0_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD489"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 6)
    );
  ahbmo_hconfig_1_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 2)
    );
  ahbmo_hconfig_1_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD420"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 3)
    );
  ahbmo_hconfig_1_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD423"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 6)
    );
  ahbmo_hconfig_2_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD270"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 1)
    );
  ahbmo_hconfig_0_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD490"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 7)
    );
  ahbmo_hconfig_1_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD421"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 4)
    );
  ahbmo_hconfig_0_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD492"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 9)
    );
  ahbmo_hconfig_1_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD424"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 7)
    );
  ahbmo_hconfig_0_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD488"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 5)
    );
  ahbmo_hwdata_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I,
      O => ahbmo_hwdata(31)
    );
  ahbmo_hwdata_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I,
      O => ahbmo_hwdata(16)
    );
  ahbmo_hwdata_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD197"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I,
      O => ahbmo_hwdata(17)
    );
  ahbmo_hwdata_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD211"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I,
      O => ahbmo_hwdata(29)
    );
  ahbmo_htrans_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD14"
    )
    port map (
      I => '0',
      O => ahbmo_htrans(0)
    );
  ahbmo_hwdata_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I,
      O => ahbmo_hwdata(30)
    );
  ahbmo_hwdata_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I,
      O => ahbmo_hwdata(28)
    );
  ahbmo_htrans_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD38"
    )
    port map (
      I => NlwBufferSignal_ahbmo_htrans_1_OBUF_I,
      O => ahbmo_htrans(1)
    );
  ahbmo_hwdata_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I,
      O => ahbmo_hwdata(26)
    );
  clkm_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      O => clkm_BUFGP_IBUFG_956,
      I => clkm
    );
  ProtoComp754_IMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_956,
      O => clkm_BUFGP_IBUFG_0
    );
  ahbmo_hwdata_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD204"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I,
      O => ahbmo_hwdata(27)
    );
  ahbmo_hwdata_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD195"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I,
      O => ahbmo_hwdata(15)
    );
  ahbmo_hwdata_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD194"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I,
      O => ahbmo_hwdata(14)
    );
  ahbmo_hwdata_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I,
      O => ahbmo_hwdata(21)
    );
  rstn_IBUF : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      O => inst_cortexm0_u_logic_hreset_n_inv_non_inverted,
      I => rstn
    );
  ProtoComp755_IMUX : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      I => ProtoComp755_IINV_OUT,
      O => inst_cortexm0_u_logic_hreset_n_inv
    );
  ProtoComp755_IINV : X_INV
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_hreset_n_inv_non_inverted,
      O => ProtoComp755_IINV_OUT
    );
  ahbmo_hwdata_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD206"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I,
      O => ahbmo_hwdata(24)
    );
  ahbmo_hwdata_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I,
      O => ahbmo_hwdata(22)
    );
  ahbmo_hwdata_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD198"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I,
      O => ahbmo_hwdata(18)
    );
  ahbmo_hwdata_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I,
      O => ahbmo_hwdata(19)
    );
  ahbmo_hwdata_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I,
      O => ahbmo_hwdata(25)
    );
  ahbmo_hwdata_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD205"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I,
      O => ahbmo_hwdata(23)
    );
  ahbmo_hconfig_0_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD485"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 2)
    );
  ahbmo_hconfig_0_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD486"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 3)
    );
  cm0_led_OBUF : X_OBUF
    generic map(
      LOC => "PAD5"
    )
    port map (
      I => NlwBufferSignal_cm0_led_OBUF_I,
      O => cm0_led
    );
  ahbmo_hconfig_0_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD484"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 1)
    );
  ahbmo_hconfig_0_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD483"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 0)
    );
  ahbmo_hconfig_5_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 8)
    );
  ahbmo_hconfig_6_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD301"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 0)
    );
  ahbmo_hconfig_6_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD304"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 3)
    );
  ahbmo_hconfig_5_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD146"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 3)
    );
  ahbmo_hconfig_6_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD306"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 5)
    );
  ahbmo_hconfig_7_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD452"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 1)
    );
  ahbmo_hconfig_6_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD310"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 9)
    );
  ahbmo_hconfig_6_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD309"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 8)
    );
  ahbmo_hconfig_7_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD453"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 2)
    );
  ahbmo_hconfig_5_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD242"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 5)
    );
  ahbmo_hconfig_6_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD308"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 7)
    );
  ahbmo_hconfig_5_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD244"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 7)
    );
  ahbmo_hconfig_6_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD305"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 4)
    );
  ahbmo_hconfig_5_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD241"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 4)
    );
  ahbmo_hconfig_6_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD307"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 6)
    );
  ahbmo_hconfig_7_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD451"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 0)
    );
  ahbmo_hconfig_5_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD145"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 2)
    );
  ahbmo_hconfig_6_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD303"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 2)
    );
  ahbmo_hconfig_5_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD243"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 6)
    );
  ahbmo_hconfig_6_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD302"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 1)
    );
  ahbmo_hconfig_5_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD246"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 9)
    );
  ahbmo_hconfig_4_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 2)
    );
  ahbmo_hconfig_4_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 4)
    );
  ahbmo_hconfig_4_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 0)
    );
  ahbmo_hconfig_3_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 2)
    );
  ahbmo_hconfig_4_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 5)
    );
  ahbmo_hconfig_3_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 1)
    );
  ahbmo_hconfig_4_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD217"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 3)
    );
  ahbmo_hconfig_2_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD275"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 6)
    );
  ahbmo_hconfig_2_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD274"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 5)
    );
  ahbmo_hconfig_3_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD115"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 6)
    );
  ahbmo_hconfig_3_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD116"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 7)
    );
  ahbmo_hconfig_3_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD117"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 8)
    );
  ahbmo_hconfig_2_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD277"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 8)
    );
  ahbmo_hconfig_3_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 3)
    );
  ahbmo_hconfig_2_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD276"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 7)
    );
  ahbmo_hconfig_4_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 1)
    );
  ahbmo_hconfig_3_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 0)
    );
  ahbmo_hconfig_3_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD114"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 5)
    );
  ahbmo_hconfig_3_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD118"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 9)
    );
  ahbmo_hconfig_2_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD278"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 9)
    );
  ahbmo_hconfig_3_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD113"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 4)
    );
  ahbmo_hconfig_4_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 6)
    );
  ahbmo_hconfig_5_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD143"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 0)
    );
  ahbmo_hconfig_4_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 7)
    );
  ahbmo_hconfig_5_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD144"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 1)
    );
  ahbmo_hconfig_4_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD223"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 9)
    );
  ahbmo_hconfig_4_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 8)
    );
  ahbmi_hrdata_1_IBUF : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_1_IBUF_1131,
      I => ahbmi_hrdata(1)
    );
  ProtoComp754_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_1_IBUF_1131,
      O => ahbmi_hrdata_1_IBUF_0
    );
  ahbmi_hrdata_2_IBUF : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_2_IBUF_1134,
      I => ahbmi_hrdata(2)
    );
  ProtoComp754_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_2_IBUF_1134,
      O => ahbmi_hrdata_2_IBUF_0
    );
  ahbmi_hrdata_7_IBUF : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_7_IBUF_1149,
      I => ahbmi_hrdata(7)
    );
  ProtoComp754_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_7_IBUF_1149,
      O => ahbmi_hrdata_7_IBUF_0
    );
  ahbmi_hgrant_0_IBUF : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hgrant_0_IBUF_1125,
      I => ahbmi_hgrant(0)
    );
  ProtoComp754_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hgrant_0_IBUF_1125,
      O => ahbmi_hgrant_0_IBUF_0
    );
  ahbmo_hconfig_7_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD457"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 6)
    );
  ahbmi_hrdata_3_IBUF : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_3_IBUF_1137,
      I => ahbmi_hrdata(3)
    );
  ProtoComp754_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_3_IBUF_1137,
      O => ahbmi_hrdata_3_IBUF_0
    );
  ahbmi_hrdata_0_IBUF : X_BUF
    generic map(
      LOC => "PAD382",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_0_IBUF_1128,
      I => ahbmi_hrdata(0)
    );
  ProtoComp754_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD382",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_0_IBUF_1128,
      O => ahbmi_hrdata_0_IBUF_0
    );
  ahbmo_hconfig_7_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD456"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 5)
    );
  ahbmi_hrdata_4_IBUF : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_4_IBUF_1140,
      I => ahbmi_hrdata(4)
    );
  ProtoComp754_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_4_IBUF_1140,
      O => ahbmi_hrdata_4_IBUF_0
    );
  ahbmi_hrdata_8_IBUF : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_8_IBUF_1152,
      I => ahbmi_hrdata(8)
    );
  ProtoComp754_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_8_IBUF_1152,
      O => ahbmi_hrdata_8_IBUF_0
    );
  ahbmi_hrdata_9_IBUF : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_9_IBUF_1155,
      I => ahbmi_hrdata(9)
    );
  ProtoComp754_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_9_IBUF_1155,
      O => ahbmi_hrdata_9_IBUF_0
    );
  ahbmo_hconfig_7_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD460"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 9)
    );
  ahbmo_hconfig_7_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD454"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 3)
    );
  ahbmo_hconfig_7_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD459"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 8)
    );
  ahbmo_hconfig_7_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD458"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 7)
    );
  ahbmo_hconfig_7_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD455"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 4)
    );
  ahbmi_hrdata_5_IBUF : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_5_IBUF_1143,
      I => ahbmi_hrdata(5)
    );
  ProtoComp754_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_5_IBUF_1143,
      O => ahbmi_hrdata_5_IBUF_0
    );
  ahbmi_hrdata_6_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_6_IBUF_1146,
      I => ahbmi_hrdata(6)
    );
  ProtoComp754_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_6_IBUF_1146,
      O => ahbmi_hrdata_6_IBUF_0
    );
  ahbmo_hconfig_0_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 30)
    );
  ahbmo_hconfig_0_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD99"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 22)
    );
  ahbmo_hconfig_0_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 16)
    );
  ahbmo_hconfig_0_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 25)
    );
  ahbmo_hconfig_0_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD98"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 21)
    );
  ahbmo_hconfig_0_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD497"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 14)
    );
  ahbmo_hconfig_0_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD103"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 26)
    );
  ahbmo_hconfig_0_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 19)
    );
  ahbmo_hconfig_0_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD104"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 27)
    );
  ahbmo_hconfig_0_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD97"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 20)
    );
  ahbmo_hconfig_0_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD495"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 12)
    );
  ahbmo_hconfig_0_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD105"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 28)
    );
  ahbmo_hconfig_0_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD101"
    )
    port map (
      I => '1',
      O => ahbmo_hconfig(0, 24)
    );
  ahbmo_hconfig_0_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD493"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 10)
    );
  ahbmo_hconfig_0_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 17)
    );
  ahbmo_hconfig_0_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD494"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 11)
    );
  ahbmo_hconfig_0_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 18)
    );
  ahbmo_hconfig_0_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD496"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 13)
    );
  ahbmo_hconfig_0_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 31)
    );
  ahbmo_hconfig_0_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD498"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 15)
    );
  ahbmo_hconfig_0_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD100"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 23)
    );
  ahbmo_hconfig_1_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD437"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 20)
    );
  ahbmo_hconfig_1_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD430"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 13)
    );
  ahbmo_hconfig_0_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 29)
    );
  ahbmo_hconfig_1_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD427"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 10)
    );
  ahbmo_hconfig_1_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD428"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 11)
    );
  ahbmo_hconfig_1_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD429"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 12)
    );
  ahbmo_hconfig_1_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD448"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 29)
    );
  ahbmo_hconfig_2_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD279"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 10)
    );
  ahbmo_hconfig_2_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD281"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 12)
    );
  ahbmo_hconfig_2_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD289"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 20)
    );
  ahbmo_hconfig_1_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD447"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 28)
    );
  ahbmo_hconfig_2_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD280"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 11)
    );
  ahbmo_hconfig_1_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD445"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 26)
    );
  ahbmo_hconfig_1_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD436"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 19)
    );
  ahbmo_hconfig_1_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD439"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 22)
    );
  ahbmo_hconfig_1_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD450"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 31)
    );
  ahbmo_hconfig_1_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD432"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 15)
    );
  ahbmo_hconfig_1_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD435"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 18)
    );
  ahbmo_hconfig_1_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD438"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 21)
    );
  ahbmo_hconfig_1_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD433"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 16)
    );
  ahbmo_hconfig_1_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD441"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 24)
    );
  ahbmo_hconfig_1_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD449"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 30)
    );
  ahbmo_hconfig_1_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD431"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 14)
    );
  ahbmo_hconfig_1_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD434"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 17)
    );
  ahbmo_hconfig_1_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD442"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 25)
    );
  ahbmo_hconfig_1_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD446"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 27)
    );
  ahbmo_hconfig_1_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD440"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 23)
    );
  ahbmo_hconfig_2_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD290"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 21)
    );
  ahbmo_hconfig_2_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD298"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 29)
    );
  ahbmo_hconfig_2_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD300"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 31)
    );
  ahbmo_hconfig_3_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD129"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 20)
    );
  ahbmo_hconfig_2_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD297"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 28)
    );
  ahbmo_hconfig_2_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD291"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 22)
    );
  ahbmo_hconfig_2_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD293"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 24)
    );
  ahbmo_hconfig_3_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD121"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 12)
    );
  ahbmo_hconfig_2_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD283"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 14)
    );
  ahbmo_hconfig_2_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD285"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 16)
    );
  ahbmo_hconfig_2_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD287"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 18)
    );
  ahbmo_hconfig_2_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD294"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 25)
    );
  ahbmo_hconfig_3_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD119"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 10)
    );
  ahbmo_hconfig_2_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD296"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 27)
    );
  ahbmo_hconfig_2_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD292"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 23)
    );
  ahbmo_hconfig_2_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD286"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 17)
    );
  ahbmo_hconfig_2_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD282"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 13)
    );
  ahbmo_hconfig_2_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD288"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 19)
    );
  ahbmo_hconfig_2_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD284"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 15)
    );
  ahbmo_hconfig_2_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD299"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 30)
    );
  ahbmo_hconfig_3_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD120"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 11)
    );
  ahbmo_hconfig_2_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD295"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 26)
    );
  ahbmo_hconfig_3_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD132"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 23)
    );
  ahbmo_hconfig_3_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD125"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 16)
    );
  ahbmo_hconfig_3_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD134"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 25)
    );
  ahbmo_hconfig_3_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD133"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 24)
    );
  ahbmo_hconfig_3_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD130"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 21)
    );
  ahbmo_hconfig_3_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD135"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 26)
    );
  ahbmo_hconfig_3_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD127"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 18)
    );
  ahbmo_hconfig_3_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD128"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 19)
    );
  ahbmo_hconfig_3_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD136"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 27)
    );
  ahbmo_hconfig_3_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD126"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 17)
    );
  ahbmo_hconfig_4_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 11)
    );
  ahbmo_hconfig_3_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD124"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 15)
    );
  ahbmo_hconfig_3_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 22)
    );
  ahbmo_hconfig_3_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD139"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 30)
    );
  ahbmo_hconfig_3_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD137"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 28)
    );
  ahbmo_hconfig_3_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD138"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 29)
    );
  ahbmo_hconfig_3_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 14)
    );
  ahbmo_hconfig_3_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD140"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 31)
    );
  ahbmo_hconfig_4_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 10)
    );
  ahbmo_hconfig_3_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 13)
    );
  ahbmo_hconfig_4_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD226"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 12)
    );
  ahbmo_hconfig_4_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 20)
    );
  ahbmo_hconfig_5_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD247"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 10)
    );
  ahbmo_hconfig_5_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 11)
    );
  ahbmo_hconfig_4_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 25)
    );
  ahbmo_hconfig_4_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD334"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 28)
    );
  ahbmo_hconfig_4_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 16)
    );
  ahbmo_hconfig_4_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD337"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 31)
    );
  ahbmo_hconfig_4_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 13)
    );
  ahbmo_hconfig_4_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD336"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 30)
    );
  ahbmo_hconfig_4_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 21)
    );
  ahbmo_hconfig_4_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD237"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 23)
    );
  ahbmo_hconfig_4_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 14)
    );
  ahbmo_hconfig_4_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD240"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 26)
    );
  ahbmo_hconfig_4_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD238"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 24)
    );
  ahbmo_hconfig_4_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD229"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 15)
    );
  ahbmo_hconfig_4_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 22)
    );
  ahbmo_hconfig_4_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 17)
    );
  ahbmo_hconfig_4_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 19)
    );
  ahbmo_hconfig_4_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 18)
    );
  ahbmo_hconfig_4_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD333"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 27)
    );
  ahbmo_hconfig_4_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD335"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 29)
    );
  ahbmo_hconfig_5_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD259"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 22)
    );
  ahbmo_hconfig_5_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD251"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 14)
    );
  ahbmo_hconfig_5_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 12)
    );
  ahbmo_hconfig_5_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD253"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 16)
    );
  ahbmo_hconfig_5_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD260"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 23)
    );
  ahbmo_hconfig_5_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD267"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 30)
    );
  ahbmo_hconfig_5_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD257"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 20)
    );
  ahbmo_hconfig_5_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD268"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 31)
    );
  ahbmo_hconfig_5_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD258"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 21)
    );
  ahbmo_hconfig_5_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD252"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 15)
    );
  ahbmo_hconfig_5_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD261"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 24)
    );
  ahbmo_hconfig_5_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD250"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 13)
    );
  ahbmi_hrdata_19_IBUF : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_19_IBUF_1569,
      I => ahbmi_hrdata(19)
    );
  ProtoComp754_IMUX_31 : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_19_IBUF_1569,
      O => ahbmi_hrdata_19_IBUF_0
    );
  ahbmo_haddr_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_15_OBUF_I,
      O => ahbmo_haddr(15)
    );
  ahbmo_haddr_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_31_OBUF_I,
      O => ahbmo_haddr(31)
    );
  ahbmo_haddr_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_16_OBUF_I,
      O => ahbmo_haddr(16)
    );
  ahbmi_hrdata_27_IBUF : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_27_IBUF_1572,
      I => ahbmi_hrdata(27)
    );
  ProtoComp754_IMUX_32 : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_27_IBUF_1572,
      O => ahbmi_hrdata_27_IBUF_0
    );
  ahbmo_haddr_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_20_OBUF_I,
      O => ahbmo_haddr(20)
    );
  ahbmo_haddr_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_21_OBUF_I,
      O => ahbmo_haddr(21)
    );
  ahbmo_haddr_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_30_OBUF_I,
      O => ahbmo_haddr(30)
    );
  ahbmo_haddr_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_23_OBUF_I,
      O => ahbmo_haddr(23)
    );
  ahbmi_hrdata_29_IBUF : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_29_IBUF_1578,
      I => ahbmi_hrdata(29)
    );
  ProtoComp754_IMUX_34 : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_29_IBUF_1578,
      O => ahbmi_hrdata_29_IBUF_0
    );
  ahbmo_haddr_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_11_OBUF_I,
      O => ahbmo_haddr(11)
    );
  ahbmo_haddr_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_22_OBUF_I,
      O => ahbmo_haddr(22)
    );
  ahbmi_hrdata_26_IBUF : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_26_IBUF_1566,
      I => ahbmi_hrdata(26)
    );
  ProtoComp754_IMUX_30 : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_26_IBUF_1566,
      O => ahbmi_hrdata_26_IBUF_0
    );
  ahbmo_haddr_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_14_OBUF_I,
      O => ahbmo_haddr(14)
    );
  ahbmi_hrdata_18_IBUF : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_18_IBUF_1563,
      I => ahbmi_hrdata(18)
    );
  ProtoComp754_IMUX_29 : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_18_IBUF_1563,
      O => ahbmi_hrdata_18_IBUF_0
    );
  ahbmo_haddr_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_13_OBUF_I,
      O => ahbmo_haddr(13)
    );
  ahbmo_haddr_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_10_OBUF_I,
      O => ahbmo_haddr(10)
    );
  ahbmo_haddr_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_12_OBUF_I,
      O => ahbmo_haddr(12)
    );
  ahbmi_hrdata_28_IBUF : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_28_IBUF_1575,
      I => ahbmi_hrdata(28)
    );
  ProtoComp754_IMUX_33 : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_28_IBUF_1575,
      O => ahbmi_hrdata_28_IBUF_0
    );
  ahbmo_hconfig_6_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD331"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 30)
    );
  ahbmo_hconfig_5_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD256"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 19)
    );
  ahbmo_hconfig_5_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD265"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 28)
    );
  ahbmo_hconfig_6_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD316"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 15)
    );
  ahbmo_hconfig_6_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD322"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 21)
    );
  ahbmo_hconfig_6_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD324"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 23)
    );
  ahbmo_hconfig_6_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD314"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 13)
    );
  ahbmo_hconfig_6_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD332"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 31)
    );
  ahbmo_hconfig_6_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD317"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 16)
    );
  ahbmo_hconfig_5_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD263"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 26)
    );
  ahbmo_hconfig_5_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD264"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 27)
    );
  ahbmo_hconfig_6_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD315"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 14)
    );
  ahbmo_hconfig_5_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD254"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 17)
    );
  ahbmo_hconfig_5_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD255"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 18)
    );
  ahbmo_hconfig_6_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD321"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 20)
    );
  ahbmo_hconfig_6_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD312"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 11)
    );
  ahbmo_hconfig_5_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD262"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 25)
    );
  ahbmo_hconfig_6_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD313"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 12)
    );
  ahbmo_hconfig_6_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD311"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 10)
    );
  ahbmo_hconfig_5_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD266"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 29)
    );
  ahbmo_hconfig_6_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD323"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 22)
    );
  ahbmo_hconfig_7_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD462"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 11)
    );
  ahbmo_hconfig_6_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD320"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 19)
    );
  ahbmo_hconfig_6_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD319"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 18)
    );
  ahbmo_hconfig_7_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD465"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 14)
    );
  ahbmo_hconfig_6_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD326"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 25)
    );
  ahbmo_hconfig_6_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD325"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 24)
    );
  ahbmo_hconfig_6_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD328"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 27)
    );
  ahbmo_hconfig_7_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD461"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 10)
    );
  ahbmo_hconfig_7_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD466"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 15)
    );
  ahbmo_hconfig_7_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD464"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 13)
    );
  ahbmo_hconfig_7_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD474"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 23)
    );
  ahbmo_hconfig_7_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD482"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 31)
    );
  ahbmo_hconfig_7_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD467"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 16)
    );
  ahbmo_hconfig_7_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD471"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 20)
    );
  ahbmo_hconfig_7_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD463"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 12)
    );
  ahbmo_hconfig_7_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD473"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 22)
    );
  ahbmo_hconfig_6_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD318"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 17)
    );
  ahbmo_hconfig_6_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD329"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 28)
    );
  ahbmo_hconfig_7_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD481"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 30)
    );
  ahbmo_hconfig_6_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD327"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 26)
    );
  ahbmo_hconfig_7_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD472"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 21)
    );
  ahbmo_hconfig_6_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD330"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 29)
    );
  ahbmo_hconfig_7_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD469"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 18)
    );
  ahbmi_hrdata_13_IBUF : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_13_IBUF_1527,
      I => ahbmi_hrdata(13)
    );
  ProtoComp754_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_13_IBUF_1527,
      O => ahbmi_hrdata_13_IBUF_0
    );
  ahbmi_hrdata_20_IBUF : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_20_IBUF_1524,
      I => ahbmi_hrdata(20)
    );
  ProtoComp754_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_20_IBUF_1524,
      O => ahbmi_hrdata_20_IBUF_0
    );
  ahbmi_hrdata_14_IBUF : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_14_IBUF_1533,
      I => ahbmi_hrdata(14)
    );
  ProtoComp754_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_14_IBUF_1533,
      O => ahbmi_hrdata_14_IBUF_0
    );
  ahbmi_hrdata_21_IBUF : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_21_IBUF_1530,
      I => ahbmi_hrdata(21)
    );
  ProtoComp754_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_21_IBUF_1530,
      O => ahbmi_hrdata_21_IBUF_0
    );
  ahbmo_hconfig_7_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD470"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 19)
    );
  ahbmi_hrdata_12_IBUF : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_12_IBUF_1521,
      I => ahbmi_hrdata(12)
    );
  ProtoComp754_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_12_IBUF_1521,
      O => ahbmi_hrdata_12_IBUF_0
    );
  ahbmo_hconfig_7_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD479"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 28)
    );
  ahbmo_hconfig_7_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD480"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 29)
    );
  ahbmo_hconfig_7_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD478"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 27)
    );
  ahbmo_hconfig_7_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD476"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 25)
    );
  ahbmo_hconfig_7_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD468"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 17)
    );
  ahbmo_hconfig_7_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD477"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 26)
    );
  ahbmi_hrdata_11_IBUF : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_11_IBUF_1518,
      I => ahbmi_hrdata(11)
    );
  ProtoComp754_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_11_IBUF_1518,
      O => ahbmi_hrdata_11_IBUF_0
    );
  ahbmi_hresp_1_IBUF : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hresp_1_IBUF_1512,
      I => ahbmi_hresp(1)
    );
  ProtoComp754_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hresp_1_IBUF_1512,
      O => ahbmi_hresp_1_IBUF_0
    );
  ahbmi_hrdata_10_IBUF : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_10_IBUF_1515,
      I => ahbmi_hrdata(10)
    );
  ProtoComp754_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_10_IBUF_1515,
      O => ahbmi_hrdata_10_IBUF_0
    );
  ahbmo_hlock_OBUF : X_OBUF
    generic map(
      LOC => "PAD16"
    )
    port map (
      I => '0',
      O => ahbmo_hlock
    );
  ahbmo_hconfig_7_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD475"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 24)
    );
  ahbmi_hrdata_24_IBUF : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_24_IBUF_1554,
      I => ahbmi_hrdata(24)
    );
  ProtoComp754_IMUX_26 : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_24_IBUF_1554,
      O => ahbmi_hrdata_24_IBUF_0
    );
  ahbmi_hrdata_25_IBUF : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_25_IBUF_1560,
      I => ahbmi_hrdata(25)
    );
  ProtoComp754_IMUX_28 : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_25_IBUF_1560,
      O => ahbmi_hrdata_25_IBUF_0
    );
  ahbmi_hrdata_30_IBUF : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_30_IBUF_1539,
      I => ahbmi_hrdata(30)
    );
  ProtoComp754_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_30_IBUF_1539,
      O => ahbmi_hrdata_30_IBUF_0
    );
  ahbmi_hrdata_22_IBUF : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_22_IBUF_1536,
      I => ahbmi_hrdata(22)
    );
  ProtoComp754_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_22_IBUF_1536,
      O => ahbmi_hrdata_22_IBUF_0
    );
  ahbmi_hrdata_16_IBUF : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_16_IBUF_1551,
      I => ahbmi_hrdata(16)
    );
  ProtoComp754_IMUX_25 : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_16_IBUF_1551,
      O => ahbmi_hrdata_16_IBUF_0
    );
  ahbmi_hrdata_23_IBUF : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_23_IBUF_1545,
      I => ahbmi_hrdata(23)
    );
  ProtoComp754_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_23_IBUF_1545,
      O => ahbmi_hrdata_23_IBUF_0
    );
  ahbmi_hrdata_17_IBUF : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_17_IBUF_1557,
      I => ahbmi_hrdata(17)
    );
  ProtoComp754_IMUX_27 : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_17_IBUF_1557,
      O => ahbmi_hrdata_17_IBUF_0
    );
  ahbmi_hrdata_31_IBUF : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_31_IBUF_1548,
      I => ahbmi_hrdata(31)
    );
  ProtoComp754_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_31_IBUF_1548,
      O => ahbmi_hrdata_31_IBUF_0
    );
  ahbmi_hrdata_15_IBUF : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_15_IBUF_1542,
      I => ahbmi_hrdata(15)
    );
  ProtoComp754_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_15_IBUF_1542,
      O => ahbmi_hrdata_15_IBUF_0
    );
  ahbmo_haddr_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD149"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_2_OBUF_I,
      O => ahbmo_haddr(2)
    );
  ahbmo_haddr_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_1_OBUF_I,
      O => ahbmo_haddr(1)
    );
  ahbmo_haddr_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_9_OBUF_I,
      O => ahbmo_haddr(9)
    );
  ahbmo_haddr_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_26_OBUF_I,
      O => ahbmo_haddr(26)
    );
  ahbmo_haddr_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_27_OBUF_I,
      O => ahbmo_haddr(27)
    );
  ahbmo_haddr_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_28_OBUF_I,
      O => ahbmo_haddr(28)
    );
  ahbmo_haddr_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD165"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_18_OBUF_I,
      O => ahbmo_haddr(18)
    );
  ahbmo_haddr_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD147"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_0_OBUF_I,
      O => ahbmo_haddr(0)
    );
  ahbmi_hready_IBUF : X_BUF
    generic map(
      LOC => "PAD13",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hready_IBUF_1645,
      I => ahbmi_hready
    );
  ProtoComp754_IMUX_35 : X_BUF
    generic map(
      LOC => "PAD13",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hready_IBUF_1645,
      O => ahbmi_hready_IBUF_0
    );
  ahbmo_haddr_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD150"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_3_OBUF_I,
      O => ahbmo_haddr(3)
    );
  ahbmo_haddr_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD151"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_4_OBUF_I,
      O => ahbmo_haddr(4)
    );
  ahbmo_haddr_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD172"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_25_OBUF_I,
      O => ahbmo_haddr(25)
    );
  ahbmo_haddr_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD152"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_5_OBUF_I,
      O => ahbmo_haddr(5)
    );
  ahbmo_haddr_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_24_OBUF_I,
      O => ahbmo_haddr(24)
    );
  ahbmo_haddr_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD155"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_8_OBUF_I,
      O => ahbmo_haddr(8)
    );
  ahbmo_haddr_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_7_OBUF_I,
      O => ahbmo_haddr(7)
    );
  ahbmo_haddr_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_29_OBUF_I,
      O => ahbmo_haddr(29)
    );
  ahbmo_hindex_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD17"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(0)
    );
  ahbmo_haddr_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_17_OBUF_I,
      O => ahbmo_haddr(17)
    );
  ahbmo_haddr_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD166"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_19_OBUF_I,
      O => ahbmo_haddr(19)
    );
  ahbmo_haddr_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_6_OBUF_I,
      O => ahbmo_haddr(6)
    );
  ahbmo_hirq_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD364"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(14)
    );
  ahbmo_hirq_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD380"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(30)
    );
  ahbmo_hindex_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD19"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(2)
    );
  ahbmo_hirq_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD376"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(26)
    );
  ahbmo_hirq_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD352"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(10)
    );
  ahbmo_hirq_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD369"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(19)
    );
  ahbmo_hirq_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD368"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(18)
    );
  ahbmo_hirq_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD361"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(11)
    );
  ahbmo_hirq_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD362"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(12)
    );
  ahbmo_hirq_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD371"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(21)
    );
  ahbmo_hirq_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD372"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(22)
    );
  ahbmo_hirq_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(23)
    );
  ahbmo_hirq_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD375"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(25)
    );
  ahbmo_hindex_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD15"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(1)
    );
  ahbmo_hirq_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD363"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(13)
    );
  ahbmo_hirq_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD381"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(31)
    );
  ahbmo_hirq_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD370"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(20)
    );
  ahbmo_hirq_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD366"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(16)
    );
  ahbmo_hirq_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD365"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(15)
    );
  ahbmo_hirq_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD374"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(24)
    );
  ahbmo_hirq_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD367"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(17)
    );
  ahbmo_hindex_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD20"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(3)
    );
  ahbmo_hirq_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD349"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(7)
    );
  ahbmo_hburst_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD3"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(2)
    );
  ahbmo_hirq_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD347"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(5)
    );
  ahbmo_hirq_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD350"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(8)
    );
  INV_LEDCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => LED_INV_LEDCLK
    );
  LED : X_SFF
    generic map(
      LOC => "OLOGIC_X2Y173",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_LED_CLK,
      I => NlwBufferSignal_LED_IN,
      O => LED_28146,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND
    );
  inst_cortexm0_u_logic_Wshwx4_inst_cortexm0_u_logic_Wshwx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1493,
      O => N1493_0
    );
  inst_cortexm0_u_logic_Wshwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y95",
      INIT => X"0C000C000C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Wshwx4
    );
  inst_cortexm0_u_logic_Owhvx419_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y95",
      INIT => X"FFFFFBFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => N1493
    );
  ahbmo_hirq_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(27)
    );
  ahbmo_hirq_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD378"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(28)
    );
  ahbmo_hbusreq_OBUF : X_OBUF
    generic map(
      LOC => "PAD142"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hbusreq_OBUF_I,
      O => ahbmo_hbusreq
    );
  ahbmo_hirq_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD340"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(2)
    );
  ahbmo_hirq_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD339"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(1)
    );
  ahbmo_hirq_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD346"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(4)
    );
  ahbmo_hirq_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(29)
    );
  ahbmo_hirq_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD351"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(9)
    );
  ahbmo_hirq_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD338"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(0)
    );
  ahbmo_hirq_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD348"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(6)
    );
  ahbmo_hburst_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD2"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(1)
    );
  clkm_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_clkm_BUFGP_BUFG_IN,
      O => clkm_BUFGP
    );
  inst_cortexm0_u_logic_C1svx4_N3svx4_XOR_91_o_inst_cortexm0_u_logic_C1svx4_N3svx4_XOR_91_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yuhvx412_1737,
      O => inst_cortexm0_u_logic_Yuhvx412_0
    );
  inst_cortexm0_u_logic_Mxor_C1svx4_N3svx4_XOR_91_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"6666666666666666"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_C1svx4_N3svx4_XOR_91_o
    );
  inst_cortexm0_u_logic_Yuhvx412 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"10001000"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Yuhvx412_1737
    );
  inst_cortexm0_u_logic_Eyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"0000000000010000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Yj6wx4,
      ADR5 => inst_cortexm0_u_logic_Lqwvx4,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Fk6wx4,
      ADR3 => inst_cortexm0_u_logic_C1svx4_N3svx4_XOR_91_o,
      O => inst_cortexm0_u_logic_Eyhvx41_28802
    );
  inst_cortexm0_u_logic_Eyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"0000A2AA0000A2AA"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Dziwx4,
      ADR2 => inst_cortexm0_u_logic_Eyhvx41_28802,
      ADR1 => inst_cortexm0_u_logic_Ulgwx4,
      O => inst_cortexm0_u_logic_Eyhvx42_28504
    );
  ahbmo_hburst_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD1"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(0)
    );
  ahbmo_hirq_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD345"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(3)
    );
  inst_cortexm0_u_logic_Q5vvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"000000000F0D0F0F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o212,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Q5vvx431_28806
    );
  inst_cortexm0_u_logic_Q5vvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"32F2FAFA32FFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wt2wx4,
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Q5vvx434_28805
    );
  inst_cortexm0_u_logic_Q5vvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"FFFFFFFFEEEEFFEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Q5vvx434_28805,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Q5vvx431_28806,
      ADR5 => inst_cortexm0_u_logic_Q5vvx432_27155,
      ADR1 => inst_cortexm0_u_logic_Q5vvx433_27157,
      O => inst_cortexm0_u_logic_Q5vvx435_27161
    );
  inst_cortexm0_u_logic_Q5vvx436 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"FFFFAAAAAAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR5 => inst_cortexm0_u_logic_Ik4wx4,
      ADR4 => inst_cortexm0_u_logic_Q5vvx435_27161,
      O => inst_cortexm0_u_logic_Q5vvx43
    );
  inst_cortexm0_u_logic_Epxvx4_inst_cortexm0_u_logic_Epxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Owhvx44_1901,
      O => inst_cortexm0_u_logic_Owhvx44_0
    );
  inst_cortexm0_u_logic_Epxvx4_inst_cortexm0_u_logic_Epxvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Owhvx4118_pack_13,
      O => inst_cortexm0_u_logic_Owhvx4118
    );
  inst_cortexm0_u_logic_Owhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y103"
    )
    port map (
      IA => N1629,
      IB => N1630,
      O => inst_cortexm0_u_logic_Owhvx44_1901,
      SEL => inst_cortexm0_u_logic_H9i2z4_25619
    );
  inst_cortexm0_u_logic_Owhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y103",
      INIT => X"FCFCFFFFFFFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Owhvx4118,
      O => N1629
    );
  inst_cortexm0_u_logic_Owhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y103",
      INIT => X"FFFFFFFF88FFF0FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Owhvx4118,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => N1630
    );
  inst_cortexm0_u_logic_Epxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y103",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Epxvx4
    );
  inst_cortexm0_u_logic_Owhvx41181 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y103",
      INIT => X"00000100"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Owhvx4118_pack_13
    );
  inst_cortexm0_u_logic_Owhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y103",
      INIT => X"0FBF0F3F0FAF0F0F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Owhvx4118,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Owhvx46_27958
    );
  inst_cortexm0_u_logic_Vwhvx43_inst_cortexm0_u_logic_Vwhvx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx44_1954,
      O => inst_cortexm0_u_logic_Vwhvx44_0
    );
  inst_cortexm0_u_logic_Vwhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y107"
    )
    port map (
      IA => N1641,
      IB => N1642,
      O => inst_cortexm0_u_logic_Vwhvx44_1954,
      SEL => inst_cortexm0_u_logic_Fij2z4_25812
    );
  inst_cortexm0_u_logic_Vwhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"80800000C0FFC0FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_SF1181,
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Vwhvx43_28812,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1641
    );
  inst_cortexm0_u_logic_Vwhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"CFCCCCCC0F000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Bnfwx4,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N1642
    );
  inst_cortexm0_u_logic_Vwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"05AF55FF37BF77FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_SF1181,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_SF1182,
      ADR5 => inst_cortexm0_u_logic_Fjewx4,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Vwhvx43_28812
    );
  inst_cortexm0_u_logic_SF11821 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_SF1182
    );
  inst_cortexm0_u_logic_Lbiwx4_inst_cortexm0_u_logic_Lbiwx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N122,
      O => N122_0
    );
  inst_cortexm0_u_logic_Lbiwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"0F0FFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Lbiwx4
    );
  inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"F030F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => N122
    );
  inst_cortexm0_u_logic_Xxhvx417_inst_cortexm0_u_logic_Xxhvx417_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N635_pack_4,
      O => N635
    );
  inst_cortexm0_u_logic_Xxhvx417_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y100"
    )
    port map (
      IA => N1335,
      IB => N1336,
      O => N635_pack_4,
      SEL => inst_cortexm0_u_logic_Xxhvx413
    );
  inst_cortexm0_u_logic_Xxhvx417_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"CCAACCAACCAACCAE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Mvgwx4,
      ADR2 => inst_cortexm0_u_logic_H0kwx4,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Xxhvx417,
      O => N1335
    );
  inst_cortexm0_u_logic_Xxhvx417_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"FFFFFFFF33333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => N1336
    );
  inst_cortexm0_u_logic_Xxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"CCFF00A0CCEC00A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Xxhvx411_27867,
      ADR4 => inst_cortexm0_u_logic_Fjewx4,
      ADR5 => inst_cortexm0_u_logic_Zmewx4,
      ADR1 => N1559,
      O => inst_cortexm0_u_logic_Xxhvx417
    );
  inst_cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"CCCCCCCCAAACACAC"
    )
    port map (
      ADR1 => N635,
      ADR2 => inst_cortexm0_u_logic_Xxhvx41_27923,
      ADR3 => inst_cortexm0_u_logic_Xxhvx42_27924,
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => N636,
      O => N873
    );
  inst_cortexm0_u_logic_Fvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"0505050545550555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Izwvx4_Sh9vx4_OR_699_o,
      ADR4 => inst_cortexm0_u_logic_Xhxvx4,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => N1471,
      O => inst_cortexm0_u_logic_Fvhvx46_27094
    );
  inst_cortexm0_u_logic_Fvhvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"0000BBBB0000BFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fvhvx43_27092,
      ADR5 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Lqwvx4,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => N1471
    );
  inst_cortexm0_u_logic_Q5vvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"5F135F5FFF33FFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      O => inst_cortexm0_u_logic_Q5vvx433_27157
    );
  inst_cortexm0_u_logic_Xxhvx41_inst_cortexm0_u_logic_Xxhvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1505_pack_4,
      O => N1505
    );
  inst_cortexm0_u_logic_Xxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"0000000000000004"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Fjewx4,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Xxhvx41_27923
    );
  inst_cortexm0_u_logic_Xxhvx417_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"F5F5F5F5F5F5F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => N636
    );
  inst_cortexm0_u_logic_Ruhvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"FFCFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => N1505_pack_4
    );
  inst_cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"FF22FF32DD00CD00"
    )
    port map (
      ADR3 => N635,
      ADR0 => inst_cortexm0_u_logic_Xxhvx41_27923,
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Xxhvx42_27924,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => N636,
      O => N872
    );
  inst_cortexm0_u_logic_Ruhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"0000100000005000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Gh6wx4,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Iufwx4,
      ADR1 => N1505,
      O => inst_cortexm0_u_logic_Ruhvx44_27920
    );
  inst_cortexm0_u_logic_Yuhvx413_inst_cortexm0_u_logic_Yuhvx413_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yuhvx44_1995,
      O => inst_cortexm0_u_logic_Yuhvx44_0
    );
  inst_cortexm0_u_logic_Yuhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y95",
      INIT => X"FF01010101010101"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Qxgwx4,
      ADR5 => inst_cortexm0_u_logic_Hyewx4,
      ADR4 => inst_cortexm0_u_logic_Yuhvx412_0,
      O => inst_cortexm0_u_logic_Yuhvx413_28815
    );
  inst_cortexm0_u_logic_Yuhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y95",
      INIT => X"5444444444444444"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Yuhvx413_28815,
      ADR1 => inst_cortexm0_u_logic_Yuhvx411_28813,
      O => inst_cortexm0_u_logic_Yuhvx414_28755
    );
  inst_cortexm0_u_logic_Yuhvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y95",
      INIT => X"FFFF5F5FFFFF5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => '1',
      O => N1515
    );
  inst_cortexm0_u_logic_Yuhvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y95",
      INIT => X"74006600"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Yuhvx44_1995
    );
  inst_cortexm0_u_logic_Yuhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y95",
      INIT => X"1000500030007000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => N1515,
      O => inst_cortexm0_u_logic_Yuhvx411_28813
    );
  inst_cortexm0_u_logic_Yuhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"55F557F755555577"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Yuhvx42_28808
    );
  inst_cortexm0_u_logic_Yuhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"0D0D0D0D0D0C0C0C"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Yuhvx43_28807,
      ADR3 => inst_cortexm0_u_logic_Yuhvx44_0,
      ADR4 => inst_cortexm0_u_logic_Yuhvx45_27866,
      ADR1 => inst_cortexm0_u_logic_Yuhvx41_28695,
      O => inst_cortexm0_u_logic_Yuhvx46_28697
    );
  inst_cortexm0_u_logic_Yuhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"000000000000FAEA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Iufwx4,
      ADR5 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Ugewx4,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR0 => inst_cortexm0_u_logic_Yuhvx42_28808,
      O => inst_cortexm0_u_logic_Yuhvx43_28807
    );
  inst_cortexm0_u_logic_Q5vvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y96",
      INIT => X"0808EAC8C8C8EAC8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Q5vvx432_27155
    );
  inst_cortexm0_u_logic_Bkxvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y91",
      INIT => X"FD00FF005D005D00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_Bkxvx47_28426
    );
  inst_cortexm0_u_logic_Qxhvx418 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y106"
    )
    port map (
      IA => N1637,
      IB => N1638,
      O => inst_cortexm0_u_logic_Qxhvx4,
      SEL => inst_cortexm0_u_logic_Emi2z4_25902
    );
  inst_cortexm0_u_logic_Qxhvx418_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"0A0A0A0E0A0A0A0E"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Qxhvx414_28811,
      O => N1637
    );
  inst_cortexm0_u_logic_Emi2z4 : X_FF
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Emi2z4_CLK,
      I => inst_cortexm0_u_logic_Qxhvx4,
      O => inst_cortexm0_u_logic_Emi2z4_25902,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Qxhvx418_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"FFFFFFFFFF00FF0A"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Qxhvx416_26405,
      ADR4 => inst_cortexm0_u_logic_Pxyvx4,
      ADR0 => inst_cortexm0_u_logic_W9fwx4,
      ADR2 => inst_cortexm0_u_logic_Fjewx4,
      ADR3 => inst_cortexm0_u_logic_Qxhvx414_28811,
      O => N1638
    );
  inst_cortexm0_u_logic_Qxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"FCFFFEFFFCFFFCFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Qxhvx44_28238,
      ADR1 => inst_cortexm0_u_logic_Qxhvx413_26757,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_688_o,
      ADR0 => inst_cortexm0_u_logic_P9fwx4_0,
      ADR3 => inst_cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2819_o_28206,
      O => inst_cortexm0_u_logic_Qxhvx414_28811
    );
  inst_cortexm0_u_logic_Xwawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"DF5FFF5F55555555"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Xwawx41_26958
    );
  inst_cortexm0_u_logic_Qxgwx4_inst_cortexm0_u_logic_Qxgwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bkxvx412_pack_11,
      O => inst_cortexm0_u_logic_Bkxvx412_28803
    );
  inst_cortexm0_u_logic_Qxgwx4_inst_cortexm0_u_logic_Qxgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bkxvx410_pack_10,
      O => inst_cortexm0_u_logic_Bkxvx410_28804
    );
  inst_cortexm0_u_logic_Bkxvx412 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y96"
    )
    port map (
      IA => N1605,
      IB => N1606,
      O => inst_cortexm0_u_logic_Bkxvx412_pack_11,
      SEL => inst_cortexm0_u_logic_Swy2z4_26645
    );
  inst_cortexm0_u_logic_Bkxvx412_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y96",
      INIT => X"0300030002000200"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Xhxvx4,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Bkxvx410_28804,
      O => N1605
    );
  inst_cortexm0_u_logic_Bkxvx412_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y96",
      INIT => X"F544F5C4F544F5C4"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => N1606
    );
  inst_cortexm0_u_logic_Qxgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y96",
      INIT => X"0C0000000C000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qxgwx4
    );
  inst_cortexm0_u_logic_Bkxvx410 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y96",
      INIT => X"0FF5FFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_Bkxvx410_pack_10
    );
  inst_cortexm0_u_logic_Bkxvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y96",
      INIT => X"FCCC0000ECCC0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_Bkxvx412_28803,
      O => inst_cortexm0_u_logic_Bkxvx413_28467
    );
  inst_cortexm0_u_logic_Owhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y103",
      INIT => X"0133010101010101"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Owhvx41_28817,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Owhvx42_28628
    );
  inst_cortexm0_u_logic_Owhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y103",
      INIT => X"0C0C5D0C0C0C0C0C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Epxvx4,
      ADR5 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Owhvx4118,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Owhvx41_28817
    );
  inst_cortexm0_u_logic_Hwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y93",
      INIT => X"0000400044004400"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Hwhvx411_28659
    );
  inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o_inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx422_2128,
      O => inst_cortexm0_u_logic_Vwhvx422_0
    );
  inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o_inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Dziwx4_pack_7,
      O => inst_cortexm0_u_logic_Dziwx4
    );
  inst_cortexm0_u_logic_Vwhvx422 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y94"
    )
    port map (
      IA => N1645,
      IB => N1646,
      O => inst_cortexm0_u_logic_Vwhvx422_2128,
      SEL => inst_cortexm0_u_logic_Ugewx4
    );
  inst_cortexm0_u_logic_Vwhvx422_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"5155555555515454"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Dziwx4,
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      O => N1645
    );
  inst_cortexm0_u_logic_Vwhvx422_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"00F6000F00FF00CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Dziwx4,
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR5 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => N1646
    );
  inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"FF33FFFFFF33FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o
    );
  inst_cortexm0_u_logic_Dziwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"FFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Dziwx4_pack_7
    );
  inst_cortexm0_u_logic_Vwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"CDFFCDCD05FF0505"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_L5wvx4_0,
      ADR3 => inst_cortexm0_u_logic_Ct6wx4,
      ADR1 => inst_cortexm0_u_logic_Hh3wx4,
      ADR5 => inst_cortexm0_u_logic_Pyxvx4,
      ADR2 => inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_Vwhvx423_27656
    );
  inst_cortexm0_u_logic_Bkxvx46_inst_cortexm0_u_logic_Bkxvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o,
      O => inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o_0
    );
  inst_cortexm0_u_logic_Bkxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y91",
      INIT => X"0000AAAA0000FFBA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Bkxvx44_27906,
      ADR2 => inst_cortexm0_u_logic_Bkxvx45_28819,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_Bkxvx43_28424,
      O => inst_cortexm0_u_logic_Bkxvx46_28820
    );
  inst_cortexm0_u_logic_Bkxvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y91",
      INIT => X"FFFFFFFFCCCCCCEC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bkxvx47_28426,
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Bkxvx48_28427,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR5 => inst_cortexm0_u_logic_Bkxvx46_28820,
      O => inst_cortexm0_u_logic_Bkxvx49_28425
    );
  inst_cortexm0_u_logic_H4gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y91",
      INIT => X"0088008800880088"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_H4gwx4
    );
  inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y91",
      INIT => X"00800080"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      O => inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o
    );
  inst_cortexm0_u_logic_Bkxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y91",
      INIT => X"A020F520FF33FF33"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_L5wvx4_0,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => inst_cortexm0_u_logic_Fk6wx4,
      ADR5 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_H4gwx4,
      O => inst_cortexm0_u_logic_Bkxvx45_28819
    );
  inst_cortexm0_u_logic_Lqwvx4_inst_cortexm0_u_logic_Lqwvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hwhvx414_2198,
      O => inst_cortexm0_u_logic_Hwhvx414_0
    );
  inst_cortexm0_u_logic_Lqwvx4_inst_cortexm0_u_logic_Lqwvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tc7wx4_pack_1,
      O => inst_cortexm0_u_logic_Tc7wx4
    );
  inst_cortexm0_u_logic_Hwhvx414 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y96"
    )
    port map (
      IA => N1633,
      IB => N1634,
      O => inst_cortexm0_u_logic_Hwhvx414_2198,
      SEL => inst_cortexm0_u_logic_Tki2z4_25766
    );
  inst_cortexm0_u_logic_Hwhvx414_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"0000000000330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Hq1wx4,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N1633
    );
  inst_cortexm0_u_logic_Hwhvx414_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"0FCF04040ECE0E0E"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Tc7wx4,
      O => N1634
    );
  inst_cortexm0_u_logic_Lqwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Lqwvx4
    );
  inst_cortexm0_u_logic_Tc7wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      O => inst_cortexm0_u_logic_Tc7wx4_pack_1
    );
  inst_cortexm0_u_logic_Swy2z4_inst_cortexm0_u_logic_Swy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_L5wvx4,
      O => inst_cortexm0_u_logic_L5wvx4_0
    );
  inst_cortexm0_u_logic_Xhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xhxvx4
    );
  inst_cortexm0_u_logic_L5wvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"00003300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_L5wvx4
    );
  inst_cortexm0_u_logic_Bkxvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"0002000000020002"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_H4gwx4,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Xhxvx4,
      O => inst_cortexm0_u_logic_Bkxvx44_27906
    );
  inst_cortexm0_u_logic_A5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"FFACFF0CACAC0C0C"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR0 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR4 => inst_cortexm0_u_logic_Bby2z4_26646,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => ahbmi_hrdata_3_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N272
    );
  inst_cortexm0_u_logic_Swy2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Swy2z4_CLK,
      I => inst_cortexm0_u_logic_A5nvx4_2089,
      O => inst_cortexm0_u_logic_Swy2z4_26645,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_A5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"FFFFEAEAFFFFC0C0"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Xuw2z4_26643,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_19_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N272,
      O => inst_cortexm0_u_logic_A5nvx4_2089
    );
  inst_cortexm0_u_logic_Owhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"0E000E0000AA0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR4 => inst_cortexm0_u_logic_Ugewx4,
      O => inst_cortexm0_u_logic_Owhvx421_27971
    );
  inst_cortexm0_u_logic_Qxhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"FFE2FFC0FFE2FFC8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Qxhvx42_28822
    );
  inst_cortexm0_u_logic_Qxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"CCCCCCCC0000CCC8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Iufwx4,
      ADR2 => inst_cortexm0_u_logic_Qxhvx43_27644,
      ADR3 => inst_cortexm0_u_logic_Qxhvx42_28822,
      ADR0 => inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o_0,
      ADR5 => inst_cortexm0_u_logic_Qxhvx41_28821,
      O => inst_cortexm0_u_logic_Qxhvx44_28238
    );
  inst_cortexm0_u_logic_Qxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"4040F0F040401000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Qxhvx41_28821
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"FF0FFF0FFF0F330F"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N745
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"AA8A220200002202"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => N745,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o3
    );
  inst_cortexm0_u_logic_Vwhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"3300730000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Vwhvx432_27965,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_P9fwx4_0,
      ADR4 => inst_cortexm0_u_logic_S87wx4,
      ADR0 => inst_cortexm0_u_logic_W9fwx4,
      O => inst_cortexm0_u_logic_Vwhvx433_28873
    );
  inst_cortexm0_u_logic_Ffj2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ffj2z4_1_CLK,
      I => inst_cortexm0_u_logic_Vwhvx4,
      O => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Vwhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"88CCAAFF88CCA8FC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Vwhvx414_28750,
      ADR5 => inst_cortexm0_u_logic_Vwhvx431_0,
      ADR2 => inst_cortexm0_u_logic_Vwhvx433_28873,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Vwhvx4
    );
  N1561_N1561_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx46_pack_9,
      O => inst_cortexm0_u_logic_Vwhvx46_28878
    );
  inst_cortexm0_u_logic_Vwhvx46 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y106"
    )
    port map (
      IA => N1647,
      IB => N1648,
      O => inst_cortexm0_u_logic_Vwhvx46_pack_9,
      SEL => inst_cortexm0_u_logic_Npk2z4_25677
    );
  inst_cortexm0_u_logic_Vwhvx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FFFFFFFFFEEEFCCC"
    )
    port map (
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Bnfwx4,
      ADR3 => inst_cortexm0_u_logic_Ucqvx4,
      ADR1 => inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o,
      O => N1647
    );
  inst_cortexm0_u_logic_Vwhvx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FFFFECFFFFFFECEC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Bnfwx4,
      ADR2 => inst_cortexm0_u_logic_Ucqvx4,
      ADR1 => inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o,
      O => N1648
    );
  inst_cortexm0_u_logic_Vwhvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FFFFFFFFFFFF0F8F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o,
      ADR5 => inst_cortexm0_u_logic_Vwhvx46_28878,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Msyvx4,
      ADR2 => inst_cortexm0_u_logic_H2xvx4,
      O => N1561
    );
  inst_cortexm0_u_logic_Vwhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FFFF0004FFFF0000"
    )
    port map (
      ADR4 => N1561,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_B73wx4,
      ADR0 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Vwhvx48_28751
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y113",
      INIT => X"FFAFF3F3FFAF0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2111,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o1_28882
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y113",
      INIT => X"F080F0A08080A0A0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o1_28882,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2_28705
    );
  inst_cortexm0_u_logic_Mfw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mfw2z4_CLK,
      I => inst_cortexm0_u_logic_Jqhvx4,
      O => inst_cortexm0_u_logic_Mfw2z4_26506,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y88",
      INIT => X"AAEAFFFF00400000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Mfw2z4_26506,
      ADR3 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Jqhvx4
    );
  inst_cortexm0_u_logic_Yuhvx415_inst_cortexm0_u_logic_Yuhvx415_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o_pack_5,
      O => inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o
    );
  inst_cortexm0_u_logic_Yuhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"D000500000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Yuhvx415_28876
    );
  inst_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6653_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"0000008000000080"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6653_o
    );
  inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"20002000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o_pack_5
    );
  inst_cortexm0_u_logic_Yuhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FFFFAABBFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Yuhvx415_28876,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Njxvx4,
      ADR5 => inst_cortexm0_u_logic_H2xvx4,
      ADR4 => inst_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6653_o,
      O => inst_cortexm0_u_logic_Yuhvx416_28875
    );
  inst_cortexm0_u_logic_Yuhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FEFEFEFFFFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR2 => inst_cortexm0_u_logic_Yuhvx416_28875,
      ADR1 => inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o,
      ADR5 => inst_cortexm0_u_logic_SF510,
      ADR4 => inst_cortexm0_u_logic_Msyvx4,
      ADR3 => inst_cortexm0_u_logic_Bswvx4,
      O => inst_cortexm0_u_logic_Yuhvx417_28757
    );
  inst_cortexm0_u_logic_Rfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"0000000044004450"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Rfpvx41_27917
    );
  inst_cortexm0_u_logic_I1c2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_I1c2z4
    );
  inst_cortexm0_u_logic_Fjewx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"111111F1000000F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR0 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR4 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR5 => inst_cortexm0_u_logic_Fjewx42_28407,
      ADR2 => inst_cortexm0_u_logic_Fjewx41_28406,
      O => inst_cortexm0_u_logic_Fjewx4
    );
  inst_cortexm0_u_logic_Ol6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"55445545FFCCFFCF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Sznvx4_0,
      ADR1 => inst_cortexm0_u_logic_S87wx4,
      ADR4 => inst_cortexm0_u_logic_Fjewx4,
      O => inst_cortexm0_u_logic_Ol6wx4
    );
  inst_cortexm0_u_logic_Ark2z4_inst_cortexm0_u_logic_Ark2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xwawx46_3285,
      O => inst_cortexm0_u_logic_Xwawx46_0
    );
  inst_cortexm0_u_logic_Xwawx46 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y102"
    )
    port map (
      IA => N1675,
      IB => '0',
      O => inst_cortexm0_u_logic_Xwawx46_3285,
      SEL => inst_cortexm0_u_logic_Ark2z4_25678
    );
  inst_cortexm0_u_logic_Ark2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_IN,
      O => inst_cortexm0_u_logic_Ark2z4_25678,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Xwawx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"CFCEF0E0CF0EFF0E"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => N1675
    );
  inst_cortexm0_u_logic_Ffj2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ffj2z4_CLK,
      I => inst_cortexm0_u_logic_Vwhvx4_rt_3273,
      O => inst_cortexm0_u_logic_Ffj2z4_25653,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  ahbmo_htrans_0_OBUF_1_396_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_396_C6LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Vwhvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Vwhvx4,
      O => inst_cortexm0_u_logic_Vwhvx4_rt_3273
    );
  inst_cortexm0_u_logic_Fij2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fij2z4_CLK,
      I => inst_cortexm0_u_logic_Hwhvx4,
      O => inst_cortexm0_u_logic_Fij2z4_25812,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Hwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"FDFD3131FDFC3130"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Hwhvx417_28872,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Hwhvx420_27634,
      ADR2 => N1519,
      O => inst_cortexm0_u_logic_Hwhvx4
    );
  inst_cortexm0_u_logic_Hwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"FFFFFEFFFFFFFAFA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pyxvx4,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Hwhvx412_28660,
      ADR4 => inst_cortexm0_u_logic_Hwhvx414_0,
      ADR0 => N1527,
      O => inst_cortexm0_u_logic_Hwhvx417_28872
    );
  inst_cortexm0_u_logic_Vwhvx426_inst_cortexm0_u_logic_Vwhvx426_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hwhvx47_3518,
      O => inst_cortexm0_u_logic_Hwhvx47_0
    );
  inst_cortexm0_u_logic_Vwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"000C0A0E00000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Vwhvx426_28884
    );
  inst_cortexm0_u_logic_Vwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"ECECFDFECCCCFDFE"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Vwhvx425_28883
    );
  inst_cortexm0_u_logic_Dthwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Dthwx4
    );
  inst_cortexm0_u_logic_Hwhvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"FFFF3331"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Hwhvx47_3518
    );
  inst_cortexm0_u_logic_Vwhvx430 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"FFCFFFFF5545FFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vwhvx425_28883,
      ADR3 => inst_cortexm0_u_logic_Vwhvx426_28884,
      ADR2 => inst_cortexm0_u_logic_Oohwx4,
      ADR5 => inst_cortexm0_u_logic_Vwhvx429_0,
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Dthwx4,
      O => inst_cortexm0_u_logic_Vwhvx430_27653
    );
  inst_cortexm0_u_logic_Df3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"0F0F00000F0F0E0E"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Df3wx45_27324,
      ADR0 => inst_cortexm0_u_logic_Df3wx46_27325,
      ADR4 => inst_cortexm0_u_logic_Df3wx44_28881,
      O => inst_cortexm0_u_logic_Df3wx4
    );
  inst_cortexm0_u_logic_Df3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"FAFFFAFAFBFFFBFA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Df3wx42_28879,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR4 => inst_cortexm0_u_logic_Ohpvx4_0,
      ADR2 => N1525,
      O => inst_cortexm0_u_logic_Df3wx44_28881
    );
  inst_cortexm0_u_logic_Df3wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"FEFFFFFF00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o_0,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Njxvx4,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N1573
    );
  inst_cortexm0_u_logic_Df3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"000000FF020002FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_B73wx4,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => N1573,
      O => inst_cortexm0_u_logic_Df3wx42_28879
    );
  inst_cortexm0_u_logic_Gzvvx42_inst_cortexm0_u_logic_Gzvvx42_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tfxvx4,
      O => inst_cortexm0_u_logic_Tfxvx4_0
    );
  inst_cortexm0_u_logic_Gzvvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y112",
      INIT => X"00C002C200C002C2"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Gzvvx42_27853
    );
  inst_cortexm0_u_logic_Tfxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y112",
      INIT => X"C000C000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Tfxvx4
    );
  inst_cortexm0_u_logic_Itw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Itw2z4_CLK,
      I => inst_cortexm0_u_logic_Ynhvx4,
      O => inst_cortexm0_u_logic_Itw2z4_28367,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ynhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => X"FF2FFF0F00200000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Itw2z4_28367,
      ADR1 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Ynhvx4
    );
  inst_cortexm0_u_logic_Fvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"DFFF000000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR2 => inst_cortexm0_u_logic_M0jwx4,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      O => inst_cortexm0_u_logic_Fvhvx417_27909
    );
  inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => X"1111111155445504"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o5_25811
    );
  inst_cortexm0_u_logic_Qlw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qlw2z4_CLK,
      I => inst_cortexm0_u_logic_Hphvx4,
      O => inst_cortexm0_u_logic_Qlw2z4_28380,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => X"CCFFECFF00002000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Qlw2z4_28380,
      ADR4 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Hphvx4
    );
  inst_cortexm0_u_logic_Eyhvx43_inst_cortexm0_u_logic_Eyhvx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1551_pack_2,
      O => N1551
    );
  inst_cortexm0_u_logic_Eyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"00000000D5C05500"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pxyvx4,
      ADR3 => inst_cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_688_o,
      ADR0 => inst_cortexm0_u_logic_S87wx4,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_W9fwx4,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Eyhvx43_28505
    );
  inst_cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_688_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_688_o
    );
  inst_cortexm0_u_logic_Owhvx430_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"FCFFFCFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1551_pack_2
    );
  inst_cortexm0_u_logic_Owhvx430 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"000000CC404051CC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => N1551,
      O => inst_cortexm0_u_logic_Owhvx430_27704
    );
  inst_cortexm0_u_logic_Yuhvx49_inst_cortexm0_u_logic_Yuhvx49_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1569_pack_6,
      O => N1569
    );
  inst_cortexm0_u_logic_Yuhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"0000222200F022F2"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => N1553,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Zjwvx4,
      O => inst_cortexm0_u_logic_Yuhvx49_28698
    );
  inst_cortexm0_u_logic_Yuhvx49_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"FFDDAF8DFFDDAF8D"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => N1553
    );
  inst_cortexm0_u_logic_Fvhvx411_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"00330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => '1',
      O => N1569_pack_6
    );
  inst_cortexm0_u_logic_Fvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"FF00FF55FF0CFF5D"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_A8yvx4,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Fvhvx411_28830,
      O => inst_cortexm0_u_logic_Fvhvx412_28501
    );
  inst_cortexm0_u_logic_Fvhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"FFFF8C0CFFFF8000"
    )
    port map (
      ADR1 => N1569,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Gv6wx4,
      O => inst_cortexm0_u_logic_Fvhvx411_28830
    );
  inst_cortexm0_u_logic_Eyhvx45_inst_cortexm0_u_logic_Eyhvx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_A8yvx4_pack_5,
      O => inst_cortexm0_u_logic_A8yvx4
    );
  inst_cortexm0_u_logic_Eyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"FFFFCFCFFFFFCFDF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uv6wx4,
      ADR1 => inst_cortexm0_u_logic_Eyhvx43_28505,
      ADR5 => inst_cortexm0_u_logic_Gcqvx4,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Jf6wx4,
      ADR4 => inst_cortexm0_u_logic_Eyhvx44_28834,
      O => inst_cortexm0_u_logic_Eyhvx45_28506
    );
  inst_cortexm0_u_logic_Eyhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"0333003307370537"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_A8yvx4,
      O => inst_cortexm0_u_logic_Eyhvx44_28834
    );
  inst_cortexm0_u_logic_Hwhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"0F000F010F000F01"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hwhvx418_27635
    );
  inst_cortexm0_u_logic_A8yvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"F0FFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_A8yvx4_pack_5
    );
  inst_cortexm0_u_logic_D6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"FFFF0F0FCF0FCF0F"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => N1591,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR2 => inst_cortexm0_u_logic_A8yvx4,
      O => inst_cortexm0_u_logic_D6yvx43_27131
    );
  inst_cortexm0_u_logic_Fvhvx423 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y106"
    )
    port map (
      IA => N1599,
      IB => N1600,
      O => inst_cortexm0_u_logic_Fvhvx4,
      SEL => inst_cortexm0_u_logic_Npk2z4_25677
    );
  inst_cortexm0_u_logic_Fvhvx423_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"2222322222222222"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Jhxvx4,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Fvhvx419_28835,
      O => N1599
    );
  inst_cortexm0_u_logic_Npk2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Npk2z4_CLK,
      I => inst_cortexm0_u_logic_Fvhvx4,
      O => inst_cortexm0_u_logic_Npk2z4_25677,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Fvhvx423_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"FF50FFFFFF50FF50"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Pcyvx4,
      ADR4 => inst_cortexm0_u_logic_Zj3wx4,
      ADR2 => inst_cortexm0_u_logic_Fvhvx420_27631,
      ADR0 => inst_cortexm0_u_logic_Fjewx4,
      ADR3 => inst_cortexm0_u_logic_Fvhvx419_28835,
      O => N1600
    );
  inst_cortexm0_u_logic_Fvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fvhvx413_28203,
      ADR3 => inst_cortexm0_u_logic_Fvhvx418_27914,
      ADR0 => inst_cortexm0_u_logic_Fvhvx42_28204,
      ADR2 => inst_cortexm0_u_logic_Fvhvx46_27094,
      ADR5 => inst_cortexm0_u_logic_Fvhvx41_28205,
      ADR1 => inst_cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2819_o_28206,
      O => inst_cortexm0_u_logic_Fvhvx419_28835
    );
  inst_cortexm0_u_logic_Xwawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"FF002200FF00FA00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Xwawx42_26959
    );
  inst_cortexm0_u_logic_Ruhvx415_inst_cortexm0_u_logic_Ruhvx415_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o_pack_5,
      O => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o
    );
  inst_cortexm0_u_logic_Ruhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"040C000004040000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_X16wx4_0,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Zjwvx4,
      ADR5 => inst_cortexm0_u_logic_Xhxvx4,
      ADR3 => inst_cortexm0_u_logic_Tc7wx4,
      O => inst_cortexm0_u_logic_Ruhvx415_28824
    );
  inst_cortexm0_u_logic_Ruhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"FFFFFFFF00FF01FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_N4yvx4,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Fscwx4,
      ADR4 => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o,
      ADR3 => inst_cortexm0_u_logic_Uv6wx4,
      ADR5 => inst_cortexm0_u_logic_Ruhvx415_28824,
      O => inst_cortexm0_u_logic_Ruhvx416_28234
    );
  inst_cortexm0_u_logic_Yuhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Yuhvx45_27866
    );
  inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"FFFFF7FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o_pack_5
    );
  inst_cortexm0_u_logic_Fbfwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"2FAF2FAFAF0FAF0F"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o,
      O => N96
    );
  inst_cortexm0_u_logic_Yuhvx41_inst_cortexm0_u_logic_Yuhvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pyxvx4_pack_8,
      O => inst_cortexm0_u_logic_Pyxvx4
    );
  inst_cortexm0_u_logic_Yuhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"0000000000800000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Pyxvx4,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      O => inst_cortexm0_u_logic_Yuhvx41_28695
    );
  inst_cortexm0_u_logic_Zjwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"EFEFEFEFEFEFEFEF"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zjwvx4
    );
  inst_cortexm0_u_logic_Pyxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"20202020"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => inst_cortexm0_u_logic_Pyxvx4_pack_8
    );
  inst_cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2929_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"0008080800000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => inst_cortexm0_u_logic_Pyxvx4,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => inst_cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2929_o
    );
  inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"FFFF00BBFFFF0B0B"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sjwvx4,
      ADR0 => inst_cortexm0_u_logic_Zjwvx4,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1485
    );
  inst_cortexm0_u_logic_Wfhvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"FF007300FFFF7373"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o,
      ADR1 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR2 => inst_cortexm0_u_logic_X0lwx4_Cwawx4_AND_6835_o,
      ADR0 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR4 => inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_27799,
      ADR5 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => N62
    );
  inst_cortexm0_u_logic_K9z2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K9z2z4_CLK,
      I => inst_cortexm0_u_logic_Wfhvx4_2297,
      O => inst_cortexm0_u_logic_K9z2z4_27037,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"3F330C00FFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Qllwx4,
      ADR2 => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o_0,
      ADR4 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => N62,
      O => inst_cortexm0_u_logic_Wfhvx4_2297
    );
  inst_cortexm0_u_logic_Dghvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"FFFF0F0FFF330F03"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o,
      ADR2 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR5 => inst_cortexm0_u_logic_X0lwx4_Cwawx4_AND_6835_o,
      ADR3 => inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_27799,
      ADR1 => inst_cortexm0_u_logic_W7z2z4_26103,
      O => N172
    );
  inst_cortexm0_u_logic_W7z2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W7z2z4_CLK,
      I => inst_cortexm0_u_logic_Dghvx4_2301,
      O => inst_cortexm0_u_logic_W7z2z4_26103,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dghvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"FF5F7F5FAA0A2A0A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qllwx4,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o_0,
      ADR5 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR4 => inst_cortexm0_u_logic_Ohwvx4,
      ADR2 => N172,
      O => inst_cortexm0_u_logic_Dghvx4_2301
    );
  inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o_inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o,
      O => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o_0
    );
  inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o_inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oohwx4_pack_8,
      O => inst_cortexm0_u_logic_Oohwx4
    );
  inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y97"
    )
    port map (
      IA => N1639,
      IB => N1640,
      O => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o,
      SEL => inst_cortexm0_u_logic_H9i2z4_25619
    );
  inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"FFFFC000FFFFD000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Oohwx4,
      ADR3 => inst_cortexm0_u_logic_N4yvx4,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Epxvx4,
      ADR1 => inst_cortexm0_u_logic_Yj6wx4,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1639
    );
  inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"FCCCECCCFCCCFCCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o,
      ADR2 => inst_cortexm0_u_logic_N4yvx4,
      ADR4 => inst_cortexm0_u_logic_Iufwx4,
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1640
    );
  inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"FFFFCFFFFFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o
    );
  inst_cortexm0_u_logic_Oohwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"FFFF3FFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => inst_cortexm0_u_logic_Oohwx4_pack_8
    );
  inst_cortexm0_u_logic_Fvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"5555FF551010FF10"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yj6wx4,
      ADR2 => inst_cortexm0_u_logic_Lqwvx4,
      ADR1 => inst_cortexm0_u_logic_Epxvx4,
      ADR5 => inst_cortexm0_u_logic_Fvhvx49_27848,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o,
      O => inst_cortexm0_u_logic_Fvhvx410_27847
    );
  inst_cortexm0_u_logic_Owhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"2A222A22AAAA0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_X16wx4_0,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Ulgwx4,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Izwvx4_Sh9vx4_OR_699_o,
      ADR4 => inst_cortexm0_u_logic_Uuewx4,
      O => inst_cortexm0_u_logic_Owhvx49_28829
    );
  inst_cortexm0_u_logic_Owhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"EEEEEEEE00EE0EEE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Owhvx412_28635,
      ADR0 => inst_cortexm0_u_logic_Owhvx414_28827,
      ADR2 => inst_cortexm0_u_logic_Chxvx4,
      ADR4 => inst_cortexm0_u_logic_Sznvx4_0,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Owhvx49_28829,
      O => inst_cortexm0_u_logic_Owhvx415_28634
    );
  inst_cortexm0_u_logic_Owhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"77F755F5FFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Gh6wx4,
      ADR3 => inst_cortexm0_u_logic_Zjwvx4,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Ulgwx4,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Izwvx4_Sh9vx4_OR_699_o,
      O => inst_cortexm0_u_logic_Owhvx413_28828
    );
  inst_cortexm0_u_logic_Owhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"AAFA000088880000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Owhvx413_28828,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Zjwvx4,
      ADR2 => inst_cortexm0_u_logic_Gh6wx4,
      ADR0 => inst_cortexm0_u_logic_X16wx4_0,
      ADR1 => inst_cortexm0_u_logic_Uuewx4,
      O => inst_cortexm0_u_logic_Owhvx414_28827
    );
  inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bthvx42_pack_3,
      O => inst_cortexm0_u_logic_Bthvx42_28823
    );
  inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bthvx43_2238,
      O => inst_cortexm0_u_logic_Bthvx43_0
    );
  inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ruhvx427,
      O => inst_cortexm0_u_logic_Ruhvx427_0
    );
  inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"F0000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_27813
    );
  inst_cortexm0_u_logic_Bthvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"00330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_Bthvx42_pack_3
    );
  inst_cortexm0_u_logic_Izwvx4_Sh9vx4_OR_699_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"FF33FF33FF33FF33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Izwvx4_Sh9vx4_OR_699_o
    );
  inst_cortexm0_u_logic_Bthvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"EAAEAAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Bthvx42_28823,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Bthvx422,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Bthvx43_2238
    );
  inst_cortexm0_u_logic_Bthvx4221 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"000FAAAA000FAAAA"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bthvx422
    );
  inst_cortexm0_u_logic_Ruhvx4271 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"00000044"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Srgwx4,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Ruhvx427
    );
  inst_cortexm0_u_logic_X3xvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"FAC8FA00FFCCFF00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => N1563
    );
  inst_cortexm0_u_logic_X3xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"FDFDFDFDFDFD31FD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Srgwx4,
      O => inst_cortexm0_u_logic_X3xvx42_28845
    );
  inst_cortexm0_u_logic_X3xvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"CF4FC040FFFFF040"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => N1563,
      ADR5 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3779_o,
      ADR4 => inst_cortexm0_u_logic_X3xvx42_28845,
      O => inst_cortexm0_u_logic_X3xvx4
    );
  inst_cortexm0_u_logic_Bkxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y91",
      INIT => X"FFFFFFFF00002300"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Qdj2z4_26649,
      O => inst_cortexm0_u_logic_Bkxvx48_28427
    );
  inst_cortexm0_u_logic_Hwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"AAA0AAA0AA80AA00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Hwhvx46_28838,
      ADR5 => inst_cortexm0_u_logic_Hwhvx47_0,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Hwhvx48_0,
      ADR3 => inst_cortexm0_u_logic_Hwhvx42_28521,
      O => inst_cortexm0_u_logic_Hwhvx49_28840
    );
  inst_cortexm0_u_logic_Hwhvx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"FFFFFFFFFF40FFF0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Wshwx4,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Ndhwx421,
      ADR5 => inst_cortexm0_u_logic_Hwhvx416_28528,
      ADR3 => inst_cortexm0_u_logic_Hwhvx49_28840,
      O => N1527
    );
  inst_cortexm0_u_logic_Hwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"C040C000C000C0C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Hwhvx43_28839
    );
  inst_cortexm0_u_logic_Hwhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"FEFEFE00FEFEFE32"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C1svx4_N3svx4_XOR_91_o,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Hwhvx45_0,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Hwhvx43_28839,
      O => inst_cortexm0_u_logic_Hwhvx46_28838
    );
  inst_cortexm0_u_logic_Lyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y99",
      INIT => X"1100110013031100"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Njxvx4,
      ADR3 => inst_cortexm0_u_logic_Clewx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Lyhvx48_28850
    );
  inst_cortexm0_u_logic_Lyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y99",
      INIT => X"FFFFFFFFFF33FF10"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wt2wx4,
      ADR2 => inst_cortexm0_u_logic_O76wx4_0,
      ADR0 => inst_cortexm0_u_logic_Xviwx4,
      ADR4 => inst_cortexm0_u_logic_Clewx4_R5dwx4_AND_5863_o,
      ADR5 => inst_cortexm0_u_logic_Lyhvx48_28850,
      ADR3 => inst_cortexm0_u_logic_Lyhvx47_28849,
      O => inst_cortexm0_u_logic_Lyhvx49_27152
    );
  inst_cortexm0_u_logic_Lyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y99",
      INIT => X"0808000000080000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ohwvx4,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Gh6wx4,
      ADR2 => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o_0,
      ADR5 => inst_cortexm0_u_logic_J16wx4_0,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Lyhvx47_28849
    );
  inst_cortexm0_u_logic_Uv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y99",
      INIT => X"5555555501555555"
    )
    port map (
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Uv6wx4
    );
  inst_cortexm0_u_logic_Hwhvx412_inst_cortexm0_u_logic_Hwhvx412_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_U6wvx43_2764,
      O => inst_cortexm0_u_logic_U6wvx43_0
    );
  inst_cortexm0_u_logic_Hwhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"FF00FF00FF00FF08"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hwhvx411_28659,
      ADR1 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Wt2wx4,
      ADR4 => inst_cortexm0_u_logic_Fscwx4,
      O => inst_cortexm0_u_logic_Hwhvx412_28660
    );
  inst_cortexm0_u_logic_Fscwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"BBBBBBBBBBBBBBBB"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Fscwx4
    );
  inst_cortexm0_u_logic_U6wvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"FF40FF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR2 => inst_cortexm0_u_logic_Gv6wx4,
      ADR3 => inst_cortexm0_u_logic_U6wvx42_28852,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_U6wvx43_2764
    );
  inst_cortexm0_u_logic_U6wvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"CCCC0C8800000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_U6wvx42_28852
    );
  inst_cortexm0_u_logic_Ushvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"01000100FFFF0100"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Fscwx4,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Ushvx43_27538
    );
  inst_cortexm0_u_logic_D6yvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"D8D8FA50CCCCEECC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR1 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => N1591
    );
  inst_cortexm0_u_logic_Hwhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"FFCFFFCFFFCCFFCE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Ct6wx4,
      ADR5 => inst_cortexm0_u_logic_Hwhvx41_28843,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      O => inst_cortexm0_u_logic_Hwhvx42_28521
    );
  inst_cortexm0_u_logic_Hwhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"CC05CCFFCC55CCFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Lqwvx4,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Hwhvx41_28843
    );
  inst_cortexm0_u_logic_Ky5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"0000000000000002"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Rngwx4,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Ky5wx4
    );
  inst_cortexm0_u_logic_Lyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"FFFFFFFF20022020"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Px5wx4,
      ADR1 => inst_cortexm0_u_logic_Tc7wx4,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Lyhvx45_28851,
      O => inst_cortexm0_u_logic_Lyhvx46_27153
    );
  inst_cortexm0_u_logic_Lyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"CCCCCCCCCDCDCCCD"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_H0kwx4,
      ADR2 => inst_cortexm0_u_logic_Mvgwx4,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Zjwvx4,
      ADR4 => inst_cortexm0_u_logic_L5wvx4_0,
      ADR1 => inst_cortexm0_u_logic_Ky5wx4,
      O => inst_cortexm0_u_logic_Lyhvx45_28851
    );
  inst_cortexm0_u_logic_Mvgwx4_inst_cortexm0_u_logic_Mvgwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1589,
      O => N1589_0
    );
  inst_cortexm0_u_logic_Mvgwx4_inst_cortexm0_u_logic_Mvgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ggswx42_2748,
      O => inst_cortexm0_u_logic_Ggswx42_0
    );
  inst_cortexm0_u_logic_Mvgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"EEEEEEEEEEEEEEEE"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mvgwx4
    );
  inst_cortexm0_u_logic_Hwhvx431_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"FFF35050"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      O => N1589
    );
  inst_cortexm0_u_logic_Owhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"3030000030301000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Clewx4_R5dwx4_AND_5863_o,
      ADR0 => inst_cortexm0_u_logic_Fscwx4,
      ADR3 => inst_cortexm0_u_logic_C9yvx4,
      ADR5 => inst_cortexm0_u_logic_Mvgwx4,
      O => inst_cortexm0_u_logic_Owhvx426_27877
    );
  inst_cortexm0_u_logic_C9yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"0003000300030003"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_C9yvx4
    );
  inst_cortexm0_u_logic_Ggswx42 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"0F000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => '1',
      O => inst_cortexm0_u_logic_Ggswx42_2748
    );
  inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"0000FCFC0000AAFF"
    )
    port map (
      ADR4 => N122_0,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Xviwx4,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_C9yvx4,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_27799
    );
  N1497_N1497_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hwhvx48_2562,
      O => inst_cortexm0_u_logic_Hwhvx48_0
    );
  N1497_N1497_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx431_2564,
      O => inst_cortexm0_u_logic_Vwhvx431_0
    );
  inst_cortexm0_u_logic_Owhvx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"F3F33333F3F33333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => '1',
      O => N1497
    );
  inst_cortexm0_u_logic_Hwhvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"EECEAA82"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_Hwhvx48_2562
    );
  inst_cortexm0_u_logic_Yj6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Yj6wx4
    );
  inst_cortexm0_u_logic_Vwhvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"FF88FF00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vwhvx430_27653,
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Vwhvx424_28842,
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Vwhvx431_2564
    );
  inst_cortexm0_u_logic_Vwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"CCCCFFEECCCCFFFE"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR3 => inst_cortexm0_u_logic_Vwhvx422_0,
      ADR0 => inst_cortexm0_u_logic_Vwhvx423_27656,
      ADR2 => inst_cortexm0_u_logic_Uuewx4,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Vwhvx420_28752,
      O => inst_cortexm0_u_logic_Vwhvx424_28842
    );
  inst_cortexm0_u_logic_Owhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"33003300B3A03300"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ohwvx4,
      ADR2 => N1497,
      ADR0 => inst_cortexm0_u_logic_Gh6wx4,
      ADR5 => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o_0,
      ADR3 => inst_cortexm0_u_logic_X16wx4_0,
      ADR1 => inst_cortexm0_u_logic_Yj6wx4,
      O => inst_cortexm0_u_logic_Owhvx417_27902
    );
  inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"FFFF000000200000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U6wvx4,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Oohwx4,
      ADR5 => inst_cortexm0_u_logic_Bthvx422,
      O => inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o
    );
  inst_cortexm0_u_logic_U6wvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"00FF00FF00DF00DF"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_X3xvx4,
      ADR1 => inst_cortexm0_u_logic_U6wvx46_28847,
      ADR5 => inst_cortexm0_u_logic_U6wvx47_27541,
      ADR0 => inst_cortexm0_u_logic_J3xvx4,
      O => inst_cortexm0_u_logic_U6wvx4
    );
  inst_cortexm0_u_logic_U6wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"FFFFFFFF0000005D"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR5 => inst_cortexm0_u_logic_U6wvx414,
      O => inst_cortexm0_u_logic_U6wvx41_28848
    );
  inst_cortexm0_u_logic_U6wvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"FFFFFBFBFFFFFFFB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Q3xvx4_27532,
      ADR0 => inst_cortexm0_u_logic_U6wvx43_0,
      ADR2 => inst_cortexm0_u_logic_U6wvx45_27534,
      ADR3 => inst_cortexm0_u_logic_Uuewx4,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_U6wvx41_28848,
      O => inst_cortexm0_u_logic_U6wvx46_28847
    );
  inst_cortexm0_u_logic_B3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"E2A2000000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ohwvx4,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      O => inst_cortexm0_u_logic_B3mvx41_28836
    );
  inst_cortexm0_u_logic_B3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"FFFF2020FFFF2200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_B3mvx41_28836,
      O => inst_cortexm0_u_logic_B3mvx42_26866
    );
  inst_cortexm0_u_logic_Fjewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"0000000000010007"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR3 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR5 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR1 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR0 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      O => inst_cortexm0_u_logic_Fjewx42_28407
    );
  inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"0000000008000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o
    );
  inst_cortexm0_u_logic_B3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"EECCEECCFEFCEECC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B3mvx42_26866,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o,
      ADR5 => inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o,
      ADR2 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR4 => inst_cortexm0_u_logic_Ukpvx4,
      O => inst_cortexm0_u_logic_B3mvx43_28837
    );
  inst_cortexm0_u_logic_C3z2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C3z2z4_CLK,
      I => inst_cortexm0_u_logic_B3mvx4,
      O => inst_cortexm0_u_logic_C3z2z4_25709,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B3mvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"FFFFFFDDFFAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_U6wvx4,
      ADR1 => inst_cortexm0_u_logic_B3mvx44_26869,
      ADR5 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o,
      ADR4 => inst_cortexm0_u_logic_B3mvx43_28837,
      O => inst_cortexm0_u_logic_B3mvx4
    );
  inst_cortexm0_u_logic_Bkxvx41_inst_cortexm0_u_logic_Bkxvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1581_pack_2,
      O => N1581
    );
  inst_cortexm0_u_logic_Bkxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"0000C0CC00008088"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mkrwx4,
      ADR1 => inst_cortexm0_u_logic_Lbiwx4,
      ADR0 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR2 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR3 => inst_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3779_o,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Bkxvx41_28423
    );
  inst_cortexm0_u_logic_Mkrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"0033000000330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Msyvx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mkrwx4
    );
  inst_cortexm0_u_logic_Owhvx422_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"0000AABB"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Msyvx4,
      O => N1581_pack_2
    );
  inst_cortexm0_u_logic_J3xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"008C000000FF0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mkrwx4,
      ADR4 => inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o,
      ADR1 => inst_cortexm0_u_logic_Ct6wx4,
      ADR0 => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o_0,
      ADR2 => inst_cortexm0_u_logic_J16wx4_0,
      ADR5 => inst_cortexm0_u_logic_Wshwx4,
      O => inst_cortexm0_u_logic_J3xvx4
    );
  inst_cortexm0_u_logic_Owhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"CCCC0000CCCE000A"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Px5wx4,
      ADR4 => inst_cortexm0_u_logic_Owhvx421_27971,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => N1581,
      O => inst_cortexm0_u_logic_Owhvx422_27969
    );
  inst_cortexm0_u_logic_Vwhvx45_inst_cortexm0_u_logic_Vwhvx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Sjwvx4_pack_3,
      O => inst_cortexm0_u_logic_Sjwvx4
    );
  inst_cortexm0_u_logic_Vwhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"CCCCCCCC040C44CC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_SF1182,
      ADR4 => inst_cortexm0_u_logic_SF1181,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Vwhvx44_0,
      O => inst_cortexm0_u_logic_Vwhvx45_26824
    );
  inst_cortexm0_u_logic_SF11811 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"BABBBBBBFAFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Ukpvx4,
      ADR5 => inst_cortexm0_u_logic_Bnfwx4,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_SF1181
    );
  inst_cortexm0_u_logic_Ukpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ukpvx4
    );
  inst_cortexm0_u_logic_Sjwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"000A000A"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Sjwvx4_pack_3
    );
  inst_cortexm0_u_logic_K6yvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"00A000A000B300A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Oedwx4,
      ADR4 => inst_cortexm0_u_logic_C9yvx4,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_L5wvx4_0,
      ADR2 => inst_cortexm0_u_logic_Sjwvx4,
      O => inst_cortexm0_u_logic_K6yvx46_27352
    );
  inst_cortexm0_u_logic_Auk2z4_inst_cortexm0_u_logic_Auk2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kzbwx41_pack_4,
      O => inst_cortexm0_u_logic_Kzbwx41_28860
    );
  inst_cortexm0_u_logic_Auk2z4_inst_cortexm0_u_logic_Auk2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kzbwx42_2937,
      O => inst_cortexm0_u_logic_Kzbwx42_0
    );
  inst_cortexm0_u_logic_Lk9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"5000000050000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Lk9wx41_27592
    );
  inst_cortexm0_u_logic_Kzbwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"40400000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Kzbwx41_pack_4
    );
  inst_cortexm0_u_logic_Auk2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Auk2z4_CLK,
      I => inst_cortexm0_u_logic_P3mvx4_2927,
      O => inst_cortexm0_u_logic_Auk2z4_26066,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"FFFFAAF0FFFFEAF0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U6wvx4,
      ADR5 => inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o,
      ADR1 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR2 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR0 => N100,
      ADR4 => inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o,
      O => inst_cortexm0_u_logic_P3mvx4_2927
    );
  inst_cortexm0_u_logic_Zj3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zj3wx4
    );
  inst_cortexm0_u_logic_Kzbwx42 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"F8F08800"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR1 => inst_cortexm0_u_logic_Kzbwx41_28860,
      ADR2 => inst_cortexm0_u_logic_H1cwx4,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Kzbwx42_2937
    );
  inst_cortexm0_u_logic_Fvhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"0000000002000300"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Zj3wx4,
      O => inst_cortexm0_u_logic_Fvhvx420_27631
    );
  inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o_inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1495_pack_3,
      O => N1495
    );
  inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o
    );
  inst_cortexm0_u_logic_Fvhvx48_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"CCCCFFF5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => N1495_pack_3
    );
  inst_cortexm0_u_logic_Fvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"FFFFFFFFFEFCFCFC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fvhvx410_27847,
      ADR1 => inst_cortexm0_u_logic_Fvhvx412_28501,
      ADR4 => inst_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6664_o,
      ADR0 => inst_cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_688_o,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Fvhvx48_28857,
      O => inst_cortexm0_u_logic_Fvhvx413_28203
    );
  inst_cortexm0_u_logic_Fvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"05050000CD05CC00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => N1495,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Pyxvx4,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_Fvhvx48_28857
    );
  inst_cortexm0_u_logic_Dvy2z4_inst_cortexm0_u_logic_Dvy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o,
      O => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o_0
    );
  inst_cortexm0_u_logic_Ct6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"BBBBBBBBBBBBBBBB"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ct6wx4
    );
  inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FFFFDDDD"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o
    );
  inst_cortexm0_u_logic_Fvhvx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"F000F200F0AAF200"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Fvhvx417_27909,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Ct6wx4,
      O => N1583
    );
  inst_cortexm0_u_logic_H5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FAFCAACCF0FC00CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR0 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR5 => inst_cortexm0_u_logic_M9y2z4_26794,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => ahbmi_hrdata_2_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N274
    );
  inst_cortexm0_u_logic_Dvy2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dvy2z4_CLK,
      I => inst_cortexm0_u_logic_H5nvx4_2980,
      O => inst_cortexm0_u_logic_Dvy2z4_26142,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FFFFFAF0FFFFAA00"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Itw2z4_28367,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_18_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N274,
      O => inst_cortexm0_u_logic_H5nvx4_2980
    );
  inst_cortexm0_u_logic_Prxvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"337B7BFF33B7B7FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jvxvx4_0,
      ADR4 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_Zwxvx4,
      O => inst_cortexm0_u_logic_Prxvx4
    );
  inst_cortexm0_u_logic_Mxor_Irxvx4_Prxvx4_XOR_49_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"17FF17FFE800E800"
    )
    port map (
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Prxvx4,
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR1 => inst_cortexm0_u_logic_Zwxvx4,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR3 => inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o_0,
      O => inst_cortexm0_u_logic_Irxvx4_Prxvx4_XOR_49_o
    );
  inst_cortexm0_u_logic_Sbxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"0000000010003310"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uqxvx4,
      ADR4 => inst_cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_50_o,
      ADR2 => inst_cortexm0_u_logic_Ejpvx4,
      ADR0 => inst_cortexm0_u_logic_Brxvx4_Y5svx4_XOR_48_o,
      ADR1 => inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o,
      ADR5 => inst_cortexm0_u_logic_Irxvx4_Prxvx4_XOR_49_o,
      O => inst_cortexm0_u_logic_Sbxvx41_28865
    );
  inst_cortexm0_u_logic_Uup2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uup2z4_CLK,
      I => inst_cortexm0_u_logic_Sbxvx4,
      O => inst_cortexm0_u_logic_Uup2z4_25830,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sbxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"FFFFEFEFFFFFEEEE"
    )
    port map (
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR2 => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o,
      ADR1 => inst_cortexm0_u_logic_Sbxvx46_28593,
      ADR0 => inst_cortexm0_u_logic_Sbxvx47_0,
      ADR4 => inst_cortexm0_u_logic_Sbxvx41_28865,
      O => inst_cortexm0_u_logic_Sbxvx4
    );
  inst_cortexm0_u_logic_Hwhvx428_inst_cortexm0_u_logic_Hwhvx428_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o_pack_5,
      O => inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o
    );
  inst_cortexm0_u_logic_Hwhvx428 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"FF5DFF5FFF55FF55"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Hwhvx428_28859
    );
  inst_cortexm0_u_logic_Bnfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"0100010001000100"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bnfwx4
    );
  inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"55555454"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o_pack_5
    );
  inst_cortexm0_u_logic_B3mvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"00000000FFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o,
      ADR4 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR0 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR2 => inst_cortexm0_u_logic_Auk2z4_26066,
      O => inst_cortexm0_u_logic_B3mvx44_26869
    );
  inst_cortexm0_u_logic_Hwhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"00EC000000FC0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Hwhvx428_28859,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => N1589_0,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Bnfwx4,
      O => inst_cortexm0_u_logic_Hwhvx432_27913
    );
  inst_cortexm0_u_logic_Rxl2z4_inst_cortexm0_u_logic_Rxl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o,
      O => inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o_0
    );
  inst_cortexm0_u_logic_Mxor_Zwxvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"C33CC33CC33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR3 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR2 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zwxvx4
    );
  inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR3 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR2 => inst_cortexm0_u_logic_Yzi2z4_26694,
      O => inst_cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_209_o
    );
  inst_cortexm0_u_logic_Mxor_Brxvx4_Y5svx4_XOR_48_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"9669699669969669"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR1 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_Zwxvx4,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Brxvx4_Y5svx4_XOR_48_o
    );
  inst_cortexm0_u_logic_S7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"FAFCAACCF0FC00CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR5 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR0 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR2 => ahbmi_hrdata_9_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N292
    );
  inst_cortexm0_u_logic_Rxl2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rxl2z4_CLK,
      I => inst_cortexm0_u_logic_S7nvx4_3026,
      O => inst_cortexm0_u_logic_Rxl2z4_26291,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"FEFCFAF0FEFCFAF0"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Mfw2z4_26506,
      ADR3 => inst_cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_25_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Vapvx4,
      ADR2 => N292,
      O => inst_cortexm0_u_logic_S7nvx4_3026
    );
  inst_cortexm0_u_logic_Fjewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => X"0000000000010117"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR4 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR3 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR1 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR0 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR5 => inst_cortexm0_u_logic_Cyq2z4_25827,
      O => inst_cortexm0_u_logic_Fjewx41_28406
    );
  inst_cortexm0_u_logic_I2t2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I2t2z4_CLK,
      I => inst_cortexm0_u_logic_W3mvx4_2831,
      O => inst_cortexm0_u_logic_I2t2z4_26277,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => X"FFFFFFFFF4F4FF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U6wvx4,
      ADR2 => N252,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR3 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR0 => inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o_27274,
      ADR5 => inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o,
      O => inst_cortexm0_u_logic_W3mvx4_2831
    );
  inst_cortexm0_u_logic_I3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => X"FFFFAAAA00A8AAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR3 => inst_cortexm0_u_logic_Zrvvx4_L4xvx4_AND_890_o,
      ADR1 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR2 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR4 => inst_cortexm0_u_logic_U6wvx4,
      ADR5 => inst_cortexm0_u_logic_I3mvx41_27139,
      O => inst_cortexm0_u_logic_I3mvx42_28856
    );
  inst_cortexm0_u_logic_K1z2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K1z2z4_CLK,
      I => inst_cortexm0_u_logic_I3mvx4,
      O => inst_cortexm0_u_logic_K1z2z4_25714,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_I3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_865_o,
      ADR4 => inst_cortexm0_u_logic_I3mvx42_28856,
      O => inst_cortexm0_u_logic_I3mvx4
    );
  inst_cortexm0_u_logic_W7hwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"000030F0000030F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR1 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR4 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_W7hwx4
    );
  inst_cortexm0_u_logic_Owhvx436_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"FFFFFFFF3BFF33FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_W7hwx4,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => N1280
    );
  inst_cortexm0_u_logic_Q6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"FDECF5A0DDCC5500"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR5 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR2 => inst_cortexm0_u_logic_F0y2z4_26841,
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => ahbmi_hrdata_13_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N284
    );
  inst_cortexm0_u_logic_Lny2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lny2z4_CLK,
      I => inst_cortexm0_u_logic_Q6nvx4_3011,
      O => inst_cortexm0_u_logic_Lny2z4_25895,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"FFFFFFC0FFC0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Qlw2z4_28380,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_29_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Vapvx4,
      ADR3 => N284,
      O => inst_cortexm0_u_logic_Q6nvx4_3011
    );
  inst_cortexm0_u_logic_Uqxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"8448488448848448"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR0 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_Zwxvx4,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Uqxvx4
    );
  inst_cortexm0_u_logic_Mxor_Vuxvx4_Rsxvx4_XOR_50_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"F990066FF660099F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Jvxvx4_0,
      ADR2 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR1 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_Zwxvx4,
      O => inst_cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_50_o
    );
  inst_cortexm0_u_logic_Fmqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"FFEAFFFFFFEAFFEA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_905_o,
      ADR0 => inst_cortexm0_u_logic_Fmqvx42_28476,
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Dsqvx4,
      ADR3 => inst_cortexm0_u_logic_Fmqvx41_28864,
      O => inst_cortexm0_u_logic_Fmqvx43_28474
    );
  inst_cortexm0_u_logic_Fmqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"000000009AAA6555"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o,
      ADR4 => inst_cortexm0_u_logic_Uqxvx4,
      ADR0 => inst_cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_50_o,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Brxvx4_Y5svx4_XOR_48_o,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Fmqvx41_28864
    );
  inst_cortexm0_u_logic_Owhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"33BB00AA3FBF0FAF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kzxvx4,
      ADR1 => inst_cortexm0_u_logic_Zj3wx4,
      ADR2 => inst_cortexm0_u_logic_B4dwx4,
      ADR5 => inst_cortexm0_u_logic_Sznvx4_0,
      ADR0 => inst_cortexm0_u_logic_Zmewx4,
      ADR3 => inst_cortexm0_u_logic_Fjewx4,
      O => inst_cortexm0_u_logic_Owhvx47_28855
    );
  inst_cortexm0_u_logic_Owhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"4455F4F50000F0F0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Owhvx44_0,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Xwawx4112,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Owhvx45_28854
    );
  inst_cortexm0_u_logic_Owhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"EEAAECA0EEAACC00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Owhvx42_28628,
      ADR4 => inst_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2652_o,
      ADR5 => inst_cortexm0_u_logic_Owhvx45_28854,
      ADR2 => inst_cortexm0_u_logic_Owhvx46_27958,
      ADR1 => inst_cortexm0_u_logic_Owhvx47_28855,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Owhvx48_28853
    );
  inst_cortexm0_u_logic_Owhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Owhvx427_28633,
      ADR0 => inst_cortexm0_u_logic_Owhvx430_27704,
      ADR5 => inst_cortexm0_u_logic_Owhvx422_27969,
      ADR1 => inst_cortexm0_u_logic_Owhvx420_27901,
      ADR3 => inst_cortexm0_u_logic_Owhvx415_28634,
      ADR4 => inst_cortexm0_u_logic_Owhvx48_28853,
      O => inst_cortexm0_u_logic_Owhvx431_28632
    );
  inst_cortexm0_u_logic_B8gwx4_inst_cortexm0_u_logic_B8gwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1533,
      O => N1533_0
    );
  inst_cortexm0_u_logic_B8gwx4_inst_cortexm0_u_logic_B8gwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_O3hwx4_pack_2,
      O => inst_cortexm0_u_logic_O3hwx4
    );
  inst_cortexm0_u_logic_B8gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_B8gwx4
    );
  inst_cortexm0_u_logic_Ruhvx413_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"13335FFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_O3hwx4,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => N1533
    );
  inst_cortexm0_u_logic_Vwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"AAAAAEAEAAFFAEFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR2 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR5 => inst_cortexm0_u_logic_B8gwx4,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Vwhvx432_27965
    );
  inst_cortexm0_u_logic_Ihewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"0000303000003030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ihewx4
    );
  inst_cortexm0_u_logic_O3hwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"10100000"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_O3hwx4_pack_2
    );
  inst_cortexm0_u_logic_Owhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"FF00FF00EA00AA00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Owhvx417_27902,
      ADR5 => inst_cortexm0_u_logic_Owhvx419_27903,
      ADR2 => inst_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2884_o,
      ADR4 => inst_cortexm0_u_logic_Ihewx4,
      ADR1 => inst_cortexm0_u_logic_Xly2z4_26779,
      O => inst_cortexm0_u_logic_Owhvx420_27901
    );
  inst_cortexm0_u_logic_Xxhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"2000000020002000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pyxvx4,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Abgwx4,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Xxhvx42_27924
    );
  inst_cortexm0_u_logic_Ruhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"FFFFFFFFF0F4FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ruhvx427_0,
      ADR0 => inst_cortexm0_u_logic_Njxvx4,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Unewx43,
      ADR5 => inst_cortexm0_u_logic_Ruhvx413_28871,
      O => inst_cortexm0_u_logic_Ruhvx414_28233
    );
  inst_cortexm0_u_logic_Ruhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"0000000000020000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => N1533_0,
      O => inst_cortexm0_u_logic_Ruhvx413_28871
    );
  inst_cortexm0_u_logic_B73wx4_inst_cortexm0_u_logic_B73wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_3233,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_0
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y100"
    )
    port map (
      IA => N1611,
      IB => N1612,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_3233,
      SEL => inst_cortexm0_u_logic_Nsk2z4_25763
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"FA32FF33AA22AA22"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_B73wx4,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N1611
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"FFFFFC00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_B73wx4,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1612
    );
  inst_cortexm0_u_logic_B73wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"0000CCCC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_B73wx4
    );
  inst_cortexm0_u_logic_Kfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"FFFCFFFCFFFDFFFC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ohpvx4_0,
      ADR1 => inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o,
      ADR3 => inst_cortexm0_u_logic_Kfpvx43_26574,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_B73wx4,
      O => inst_cortexm0_u_logic_Kfpvx41_26571
    );
  inst_cortexm0_u_logic_Ejpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Ejpvx4
    );
  inst_cortexm0_u_logic_Jrnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"F0F0FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Jrnvx4
    );
  inst_cortexm0_u_logic_Kfpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"FFFFFFFFCDFFCCFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Kfpvx41_26571,
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Ukpvx4,
      ADR2 => inst_cortexm0_u_logic_Dziwx4,
      ADR3 => inst_cortexm0_u_logic_Jrnvx4,
      ADR1 => inst_cortexm0_u_logic_Kfpvx42_27727,
      O => inst_cortexm0_u_logic_Kfpvx44_28868
    );
  inst_cortexm0_u_logic_Kfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"FFFF33B7FFFF00A5"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o,
      ADR2 => inst_cortexm0_u_logic_Ejpvx4,
      ADR0 => inst_cortexm0_u_logic_Brxvx4_Y5svx4_XOR_48_o,
      ADR4 => inst_cortexm0_u_logic_Kfpvx44_28868,
      ADR5 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_905_o,
      O => inst_cortexm0_u_logic_Kfpvx45_28382
    );
  inst_cortexm0_u_logic_Ndhwx421_inst_cortexm0_u_logic_Ndhwx421_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1513_pack_6,
      O => N1513
    );
  inst_cortexm0_u_logic_Ndhwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"FFFFF7FFFFFF7777"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Ndhwx421
    );
  inst_cortexm0_u_logic_Hwhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"000010F00000F0F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Jhxvx4,
      ADR3 => inst_cortexm0_u_logic_J43wx4,
      ADR5 => inst_cortexm0_u_logic_Ndhwx421,
      ADR1 => inst_cortexm0_u_logic_Z2dwx4,
      ADR0 => inst_cortexm0_u_logic_Msyvx4,
      O => inst_cortexm0_u_logic_Hwhvx416_28528
    );
  inst_cortexm0_u_logic_J43wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_J43wx4
    );
  inst_cortexm0_u_logic_Xxhvx410_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"00008080"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1513_pack_6
    );
  inst_cortexm0_u_logic_Xxhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"A000A800AA00AA00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pcyvx4,
      ADR3 => inst_cortexm0_u_logic_B73wx4,
      ADR5 => N1557,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => N1513,
      O => inst_cortexm0_u_logic_Xxhvx410_27650
    );
  inst_cortexm0_u_logic_Z4xvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"0FF00FF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR3 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR5 => inst_cortexm0_u_logic_Qzq2z4_25831,
      O => inst_cortexm0_u_logic_Z4xvx44_27737
    );
  inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"CCDCCCCCCCCCCCCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Xhxvx4,
      ADR1 => inst_cortexm0_u_logic_Ohwvx4,
      O => N1489
    );
  inst_cortexm0_u_logic_Fzl2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fzl2z4_CLK,
      I => inst_cortexm0_u_logic_Fmqvx4,
      O => inst_cortexm0_u_logic_Fzl2z4_25832,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fmqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"CCDDDDCCFCFDFDFC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o,
      ADR3 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR1 => inst_cortexm0_u_logic_Fmqvx43_28474,
      ADR4 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR2 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR5 => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o,
      O => inst_cortexm0_u_logic_Fmqvx4
    );
  inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"F5F500F531310031"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Oohwx4,
      ADR3 => inst_cortexm0_u_logic_C2yvx4,
      ADR5 => inst_cortexm0_u_logic_N4yvx4,
      ADR1 => inst_cortexm0_u_logic_Rngwx4,
      ADR2 => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o1_27813,
      ADR0 => N1489,
      O => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o
    );
  inst_cortexm0_u_logic_K6yvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"FDFCFCFCFDFDFCFC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ipkwx4_0,
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o,
      ADR1 => inst_cortexm0_u_logic_K6yvx45_28975,
      ADR2 => inst_cortexm0_u_logic_K6yvx46_27352,
      O => inst_cortexm0_u_logic_K6yvx47_28976
    );
  inst_cortexm0_u_logic_K6yvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"5555555555555544"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_K6yvx48_0,
      ADR4 => inst_cortexm0_u_logic_K6yvx42_27335,
      ADR3 => inst_cortexm0_u_logic_K6yvx44_27339,
      ADR5 => inst_cortexm0_u_logic_K6yvx47_28976,
      O => inst_cortexm0_u_logic_K6yvx4
    );
  inst_cortexm0_u_logic_K6yvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"ABAAFFFFFFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Sznvx4_0,
      ADR4 => inst_cortexm0_u_logic_Lbiwx4,
      ADR5 => inst_cortexm0_u_logic_I2mwx41,
      O => inst_cortexm0_u_logic_K6yvx45_28975
    );
  inst_cortexm0_u_logic_I2mwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_I2mwx41
    );
  inst_cortexm0_u_logic_Fjswx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"0000000000040000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR1 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      O => inst_cortexm0_u_logic_Fjswx43_28168
    );
  inst_cortexm0_u_logic_Ppsvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"DFDFFFDFDFDFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Ppsvx47_28988
    );
  inst_cortexm0_u_logic_Ppsvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N1565
    );
  inst_cortexm0_u_logic_Bn53z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bn53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bn53z4_IN,
      O => inst_cortexm0_u_logic_Bn53z4_26522,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pxyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"F0F0F0F0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Pxyvx4
    );
  inst_cortexm0_u_logic_Ppsvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"00000000C0C0C080"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ppsvx47_28988,
      ADR1 => N1565,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Pxyvx4,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Ppsvx48_28638
    );
  inst_cortexm0_u_logic_Wcyvx4_inst_cortexm0_u_logic_Wcyvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ydyvx4,
      O => inst_cortexm0_u_logic_Ydyvx4_0
    );
  inst_cortexm0_u_logic_Wcyvx4_inst_cortexm0_u_logic_Wcyvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pu1wx4_inv,
      O => inst_cortexm0_u_logic_Pu1wx4_inv_0
    );
  inst_cortexm0_u_logic_Wcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"0000A0000000A000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR0 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR2 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR4 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Wcyvx4
    );
  inst_cortexm0_u_logic_Ydyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"00005000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR0 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR2 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR4 => inst_cortexm0_u_logic_Xc2wx4_25716,
      O => inst_cortexm0_u_logic_Ydyvx4
    );
  inst_cortexm0_u_logic_Xc2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"0300030301000101"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o,
      ADR2 => N54,
      ADR5 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o,
      ADR4 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR3 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      O => inst_cortexm0_u_logic_Xc2wx4_25716
    );
  inst_cortexm0_u_logic_G02wx4_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"0000100000001000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR2 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR4 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR1 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_G02wx4_inv
    );
  inst_cortexm0_u_logic_Pu1wx4_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"00000100"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR2 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR4 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR1 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      O => inst_cortexm0_u_logic_Pu1wx4_inv
    );
  inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"0000000000008ACF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o,
      ADR5 => N68,
      ADR1 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o,
      ADR3 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR0 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717
    );
  inst_cortexm0_u_logic_Kuc2z44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"003B00003B3B3333"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ark2z4_1_27407,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N1278
    );
  inst_cortexm0_u_logic_Kuc2z44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"0000000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => N1278,
      O => inst_cortexm0_u_logic_Kuc2z44_28435
    );
  inst_cortexm0_u_logic_Mvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"00FD00FD00FD00FC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Mvhvx415_0,
      ADR5 => inst_cortexm0_u_logic_Mvhvx417_27780,
      ADR2 => inst_cortexm0_u_logic_Mvhvx410_28715,
      ADR1 => inst_cortexm0_u_logic_Mvhvx49_28606,
      O => inst_cortexm0_u_logic_Mvhvx418_28982
    );
  inst_cortexm0_u_logic_Aok2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aok2z4_CLK,
      I => inst_cortexm0_u_logic_Mvhvx4,
      O => inst_cortexm0_u_logic_Aok2z4_25680,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"FFFFFBFA55555050"
    )
    port map (
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Mvhvx48_28595,
      ADR4 => inst_cortexm0_u_logic_Mvhvx418_28982,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Mvhvx4
    );
  inst_cortexm0_u_logic_Mvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"FFFFF0F0FFFFFEFC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => inst_cortexm0_u_logic_Mvhvx47_27707,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o,
      ADR2 => inst_cortexm0_u_logic_Mvhvx46_28977,
      ADR4 => inst_cortexm0_u_logic_Mvhvx42_28979,
      O => inst_cortexm0_u_logic_Mvhvx48_28595
    );
  inst_cortexm0_u_logic_Mvhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"0004000000F400F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Fjewx4,
      ADR5 => N1555,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_E78wx4,
      ADR4 => inst_cortexm0_u_logic_O76wx4_0,
      O => inst_cortexm0_u_logic_Mvhvx42_28979
    );
  inst_cortexm0_u_logic_Mvhvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"AEAAAAAAFFAAAAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Wpywx4_0,
      ADR1 => inst_cortexm0_u_logic_Clewx4,
      ADR2 => inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o,
      ADR0 => inst_cortexm0_u_logic_Mvhvx44_0,
      O => N1587
    );
  inst_cortexm0_u_logic_Mvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"FFFF0000FFFF0400"
    )
    port map (
      ADR4 => N1587,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Mvhvx46_28977
    );
  inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"0000000000000080"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_E78wx4,
      O => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o
    );
  inst_cortexm0_u_logic_Duc2z41_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"CCCCCCC4FFFFFFF5"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o,
      O => inst_cortexm0_u_logic_Duc2z41_26530
    );
  inst_cortexm0_u_logic_E78wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"F0F0F0F0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_E78wx4
    );
  inst_cortexm0_u_logic_Vwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"0357005500550055"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_SF11715,
      ADR5 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2_26680,
      ADR4 => inst_cortexm0_u_logic_E78wx4,
      O => inst_cortexm0_u_logic_Vwhvx49_26679
    );
  inst_cortexm0_u_logic_U4z2z4_inst_cortexm0_u_logic_U4z2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vllvx42_pack_4,
      O => inst_cortexm0_u_logic_Vllvx42_28981
    );
  inst_cortexm0_u_logic_Ulgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"FFFFAFAFFFFFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ulgwx4
    );
  inst_cortexm0_u_logic_Vllvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"AF002F00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Vllvx42_pack_4
    );
  inst_cortexm0_u_logic_Mvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"FF110000FFF10000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Mvhvx416_27781,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Lcpvx4_Izwvx4_OR_940_o,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Ulgwx4,
      O => inst_cortexm0_u_logic_Mvhvx417_27780
    );
  inst_cortexm0_u_logic_U4z2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U4z2z4_CLK,
      I => inst_cortexm0_u_logic_Vllvx4,
      O => inst_cortexm0_u_logic_U4z2z4_26527,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vllvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"FFFFDCDC73735050"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Loyvx4_26737,
      ADR2 => inst_cortexm0_u_logic_Vllvx42_28981,
      ADR4 => inst_cortexm0_u_logic_U4z2z4_26527,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Vllvx41_28980,
      O => inst_cortexm0_u_logic_Vllvx4
    );
  inst_cortexm0_u_logic_Vllvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"8F880F0000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Vllvx41_28980
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2_inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9_6000,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9_0
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"FFFF5555FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2_26680
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"22330000"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9_6000
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"A0A0A000AAAAAA00"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o4_25760,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o12_25761,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o27_25762,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o8_25764,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"F000FBBBF000F000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_SF1631,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o5_28624,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o7_26861,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o8_25764
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"5555555555505550"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o15_28725,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o17_27302,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o14_28723,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o18_28987
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o26 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"A0A0A080AAAAAA88"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o,
      ADR2 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o26_28726,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o22_28724,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o18_28987,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o27_25762
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o7_inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_SF2361_pack_4,
      O => inst_cortexm0_u_logic_SF2361
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"CCCF0F0FCC00EFAF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_SF2361,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o7_28986
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"A8FFA8FFA8A8A8A8"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o8_28708,
      ADR2 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o9_0,
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o7_28986,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o10_28707
    );
  inst_cortexm0_u_logic_Rblwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"DDCCCCCCDDCCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3714_o,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Rblwx41_25898
    );
  inst_cortexm0_u_logic_SF23611 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"FFFF0FFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => '1',
      O => inst_cortexm0_u_logic_SF2361_pack_4
    );
  inst_cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3714_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"0000000000010000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3714_o
    );
  inst_cortexm0_u_logic_It63z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_It63z4_CLK,
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => inst_cortexm0_u_logic_It63z4_28245,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Oszvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => X"FFFFFFFFBBFFBFFF"
    )
    port map (
      ADR0 => N351,
      ADR4 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR1 => N649,
      ADR3 => N26,
      ADR2 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Oszvx4_25997
    );
  inst_cortexm0_u_logic_Xzavx44_inst_cortexm0_u_logic_Xzavx44_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_D2ovx4_pack_6,
      O => inst_cortexm0_u_logic_D2ovx4
    );
  inst_cortexm0_u_logic_Xzavx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"F2F0220000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Zei2z4_27647,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_D2ovx4,
      O => inst_cortexm0_u_logic_Xzavx44_27935
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"DCDCD0DCDCDCD0DC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o1_28984
    );
  inst_cortexm0_u_logic_D2ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"50500000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => '1',
      O => inst_cortexm0_u_logic_D2ovx4_pack_6
    );
  inst_cortexm0_u_logic_Hwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"EFAFEEAAEEAAEEAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hwhvx423_27537,
      ADR1 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR3 => inst_cortexm0_u_logic_Tfxvx4_0,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Rngwx4,
      ADR5 => inst_cortexm0_u_logic_D2ovx4,
      O => inst_cortexm0_u_logic_Hwhvx424_27596
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"FEFAFFFFFEFAEEEE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2_27594,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o3_27595,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o1_28984,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o4_25760
    );
  inst_cortexm0_u_logic_Eyhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"FF32FF3032323030"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H0kwx4,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => inst_cortexm0_u_logic_Sjwvx4,
      ADR3 => inst_cortexm0_u_logic_Eyhvx412_28974,
      O => inst_cortexm0_u_logic_Eyhvx413_28249
    );
  inst_cortexm0_u_logic_Eyhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"FFFFEEFFFFFFFEEF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => inst_cortexm0_u_logic_Eyhvx412_28974
    );
  N1509_N1509_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V6swx4,
      O => inst_cortexm0_u_logic_V6swx4_0
    );
  inst_cortexm0_u_logic_Q3xvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"0B0BBBBB0B0BBBBB"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => N1509
    );
  inst_cortexm0_u_logic_V6swx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"10000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_V6swx4
    );
  inst_cortexm0_u_logic_Q3xvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FFFAFFFFFFC8FFCC"
    )
    port map (
      ADR5 => N1509,
      ADR1 => inst_cortexm0_u_logic_Jhxvx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Pxyvx4,
      ADR4 => inst_cortexm0_u_logic_W9fwx4,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Q3xvx4_27532
    );
  inst_cortexm0_u_logic_Qllwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FFFFFFFF13031100"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sznvx4_0,
      ADR3 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR0 => inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o,
      ADR4 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Hq1wx4,
      ADR5 => inst_cortexm0_u_logic_Qllwx42_28893,
      O => inst_cortexm0_u_logic_Qllwx43_28468
    );
  inst_cortexm0_u_logic_Qllwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FFFFFFFF33337333"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qllwx41_28607,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Q3xvx4_27532,
      O => inst_cortexm0_u_logic_Qllwx42_28893
    );
  inst_cortexm0_u_logic_Bthvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"FF0AFFCEFF0AFF0A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR2 => inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o,
      ADR4 => inst_cortexm0_u_logic_Gvrwx4_0,
      ADR5 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR1 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR3 => inst_cortexm0_u_logic_Bthvx43_0,
      O => inst_cortexm0_u_logic_Bthvx44_28892
    );
  inst_cortexm0_u_logic_Bthvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"FFFFFFFFFFB0B0B0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR0 => inst_cortexm0_u_logic_Ohwvx4,
      ADR1 => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o_0,
      ADR4 => inst_cortexm0_u_logic_Dsqvx4,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR5 => inst_cortexm0_u_logic_Bthvx44_28892,
      O => N1547
    );
  inst_cortexm0_u_logic_Kghvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"00F00000AAFAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Gvrwx4_0,
      ADR2 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR4 => inst_cortexm0_u_logic_F0y2z4_26841,
      ADR0 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o,
      O => N1475
    );
  inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"BBBFFFBFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_P7wvx4_Zfswx4_AND_3793_o
    );
  inst_cortexm0_u_logic_P3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"BBAA3300FBFAF3F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o,
      ADR5 => inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o,
      ADR2 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR1 => inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o_27274,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => N100
    );
  inst_cortexm0_u_logic_I3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"BAFF30FFBABA3030"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o_27274,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o,
      ADR2 => inst_cortexm0_u_logic_Viy2z4_25897,
      O => inst_cortexm0_u_logic_I3mvx41_27139
    );
  inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"CF008F00CF000F00"
    )
    port map (
      ADR3 => N1485,
      ADR1 => inst_cortexm0_u_logic_Oohwx4,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Gakwx4,
      ADR4 => inst_cortexm0_u_logic_Yj6wx4,
      ADR2 => inst_cortexm0_u_logic_C2yvx4,
      O => inst_cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_848_o_27274
    );
  inst_cortexm0_u_logic_G9w2z4_inst_cortexm0_u_logic_G9w2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Sbxvx47_3598,
      O => inst_cortexm0_u_logic_Sbxvx47_0
    );
  inst_cortexm0_u_logic_G9w2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G9w2z4_CLK,
      I => inst_cortexm0_u_logic_Lrhvx4,
      O => inst_cortexm0_u_logic_G9w2z4_25828,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lrhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"FFAA5500FFFF5555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR5 => inst_cortexm0_u_logic_Rqywx4,
      ADR3 => inst_cortexm0_u_logic_C6mwx4,
      O => inst_cortexm0_u_logic_Lrhvx4
    );
  inst_cortexm0_u_logic_Jeewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"3FFFFFFF3FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR3 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR4 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR1 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Jeewx4
    );
  inst_cortexm0_u_logic_Sbxvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"14505050"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o,
      ADR2 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR3 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR4 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR1 => inst_cortexm0_u_logic_Zcn2z4_25833,
      O => inst_cortexm0_u_logic_Sbxvx47_3598
    );
  inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"FFEEFFEEFFEEFFEE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o4_25810,
      ADR1 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o5_25811,
      ADR3 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o3_25807,
      O => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o
    );
  inst_cortexm0_u_logic_Xxhvx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"F5F5F5C4F5F5F5F5"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Jeewx4,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_G9w2z4_25828,
      O => N1557
    );
  inst_cortexm0_u_logic_Fvhvx42_inst_cortexm0_u_logic_Fvhvx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o_pack_5,
      O => inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o
    );
  inst_cortexm0_u_logic_Fvhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"0A0A0A3B00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fjewx4,
      ADR0 => inst_cortexm0_u_logic_Qp3wx4,
      ADR2 => inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Jf6wx4,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Fvhvx42_28204
    );
  inst_cortexm0_u_logic_Owhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"1010F0101010F010"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Owhvx423_28896
    );
  inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"FFFFF3F3"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1103_o_pack_5
    );
  inst_cortexm0_u_logic_Owhvx427 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Owhvx426_27877,
      ADR5 => inst_cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3816_o,
      ADR1 => inst_cortexm0_u_logic_Owhvx425_27835,
      ADR3 => inst_cortexm0_u_logic_Owhvx424_28895,
      O => inst_cortexm0_u_logic_Owhvx427_28633
    );
  inst_cortexm0_u_logic_Owhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"CCCCCCCC04000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Owhvx423_28896,
      ADR3 => inst_cortexm0_u_logic_B73wx4,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Owhvx424_28895
    );
  inst_cortexm0_u_logic_Jky2z4_inst_cortexm0_u_logic_Jky2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Jvxvx4,
      O => inst_cortexm0_u_logic_Jvxvx4_0
    );
  inst_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2884_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"0000000080000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Abgwx4,
      ADR0 => inst_cortexm0_u_logic_Gh6wx4,
      ADR4 => inst_cortexm0_u_logic_Hyewx4,
      ADR1 => inst_cortexm0_u_logic_Ohwvx4,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2884_o
    );
  inst_cortexm0_u_logic_Hyewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"0000001100000011"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR3 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR4 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hyewx4
    );
  inst_cortexm0_u_logic_Mxor_Jvxvx4_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"177E7EE8"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR0 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR3 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR4 => inst_cortexm0_u_logic_Jky2z4_25892,
      O => inst_cortexm0_u_logic_Jvxvx4
    );
  inst_cortexm0_u_logic_E7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"FCCCEEEEF000AAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR3 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR2 => inst_cortexm0_u_logic_Gtp2z4_26621,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR1 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N288
    );
  inst_cortexm0_u_logic_Jky2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jky2z4_CLK,
      I => inst_cortexm0_u_logic_E7nvx4_3542,
      O => inst_cortexm0_u_logic_Jky2z4_25892,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_E7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_Oiw2z4_28368,
      ADR3 => inst_cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_27_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N288,
      O => inst_cortexm0_u_logic_E7nvx4_3542
    );
  inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o4_inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xviwx4_pack_8,
      O => inst_cortexm0_u_logic_Xviwx4
    );
  inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"FFCFAA8A0F0F0A0A"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Xviwx4,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o4_25810
    );
  inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"88CC80CCCC808080"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mv2wx4,
      ADR4 => inst_cortexm0_u_logic_Xviwx4,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o3_25807
    );
  inst_cortexm0_u_logic_Qxhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"0400545004005450"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qxhvx415_26406
    );
  inst_cortexm0_u_logic_Xviwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"FFFFF3F3"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Xviwx4_pack_8
    );
  inst_cortexm0_u_logic_U6wvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"0D0D0DFF080808FF"
    )
    port map (
      ADR2 => N1491,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Nywvx4,
      ADR5 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR4 => inst_cortexm0_u_logic_Xviwx4,
      O => inst_cortexm0_u_logic_U6wvx45_27534
    );
  inst_cortexm0_u_logic_Xxhvx44_inst_cortexm0_u_logic_Xxhvx44_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o_pack_2,
      O => inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o
    );
  inst_cortexm0_u_logic_Xxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"4400440F44004400"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_B73wx4,
      ADR4 => inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Xxhvx44_28890
    );
  inst_cortexm0_u_logic_SF5101 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"AAFFFFFFAAFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Srgwx4,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_SF510
    );
  inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"FFFFAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1165_o_pack_2
    );
  inst_cortexm0_u_logic_Xxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"FCFECCEEFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xxhvx43_28699,
      ADR4 => inst_cortexm0_u_logic_Px5wx4,
      ADR1 => inst_cortexm0_u_logic_Xxhvx44_28890,
      ADR0 => inst_cortexm0_u_logic_Mcewx4,
      ADR3 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o211,
      ADR5 => inst_cortexm0_u_logic_Unewx43,
      O => inst_cortexm0_u_logic_Xxhvx45_28889
    );
  inst_cortexm0_u_logic_Xxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"FFFFFFFFFFFFFFDC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Xxhvx410_27650,
      ADR2 => inst_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2884_o,
      ADR0 => inst_cortexm0_u_logic_Ihewx4,
      ADR5 => inst_cortexm0_u_logic_Xxhvx412_28700,
      ADR3 => inst_cortexm0_u_logic_Xxhvx45_28889,
      ADR4 => inst_cortexm0_u_logic_Xxhvx46_27711,
      O => inst_cortexm0_u_logic_Xxhvx413
    );
  inst_cortexm0_u_logic_Gh6wx4_inst_cortexm0_u_logic_Gh6wx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_X16wx4,
      O => inst_cortexm0_u_logic_X16wx4_0
    );
  inst_cortexm0_u_logic_Gh6wx4_inst_cortexm0_u_logic_Gh6wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ohwvx4_pack_6,
      O => inst_cortexm0_u_logic_Ohwvx4
    );
  inst_cortexm0_u_logic_Gh6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Gh6wx4
    );
  inst_cortexm0_u_logic_X16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"00000005"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_X16wx4
    );
  inst_cortexm0_u_logic_Unewx431 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"BAFF00FFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Lqwvx4_Y99vx4_OR_869_o_0,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR3 => inst_cortexm0_u_logic_Gh6wx4,
      ADR5 => inst_cortexm0_u_logic_Ohwvx4,
      O => inst_cortexm0_u_logic_Unewx43
    );
  inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"0800000008000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o
    );
  inst_cortexm0_u_logic_Ohwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"02000200"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Ohwvx4_pack_6
    );
  inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"5FFF5777FFFF7777"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_635_o,
      ADR1 => inst_cortexm0_u_logic_Ukpvx4,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Ohwvx4,
      O => inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o
    );
  inst_cortexm0_u_logic_N9ewx4_inst_cortexm0_u_logic_N9ewx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Nywvx4_pack_6,
      O => inst_cortexm0_u_logic_Nywvx4
    );
  inst_cortexm0_u_logic_N9ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"0000000000000080"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      O => inst_cortexm0_u_logic_N9ewx4
    );
  inst_cortexm0_u_logic_Xxhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"0301010100000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_N9ewx4,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Nywvx4,
      O => inst_cortexm0_u_logic_Xxhvx412_28700
    );
  inst_cortexm0_u_logic_Ruhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"0005005500050055"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR4 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ruhvx47_27951
    );
  inst_cortexm0_u_logic_Nywvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"50005000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Nywvx4_pack_6
    );
  inst_cortexm0_u_logic_Owhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"0010001000220000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => N1493_0,
      ADR5 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Nywvx4,
      O => inst_cortexm0_u_logic_Owhvx419_27903
    );
  inst_cortexm0_u_logic_Zcn2z4_inst_cortexm0_u_logic_Zcn2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rfpvx4_pack_3,
      O => inst_cortexm0_u_logic_Rfpvx4
    );
  inst_cortexm0_u_logic_Qllwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"0F000F0F0F000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Bkxvx4,
      ADR3 => inst_cortexm0_u_logic_Qllwx43_28468,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qllwx4
    );
  inst_cortexm0_u_logic_Rfpvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"0C0C0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Rfpvx45_27915,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Bkxvx4,
      ADR3 => '1',
      O => inst_cortexm0_u_logic_Rfpvx4_pack_3
    );
  inst_cortexm0_u_logic_Bkxvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"88CC80C400000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X3xvx4,
      ADR5 => inst_cortexm0_u_logic_Bkxvx41_28423,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Bkxvx49_28425,
      ADR2 => inst_cortexm0_u_logic_Bkxvx413_28467,
      ADR3 => inst_cortexm0_u_logic_V6swx4_0,
      O => inst_cortexm0_u_logic_Bkxvx4
    );
  inst_cortexm0_u_logic_Z4xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"040D04040B020B0B"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Irxvx4_Prxvx4_XOR_49_o,
      ADR1 => inst_cortexm0_u_logic_Uqxvx4,
      ADR0 => inst_cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_50_o,
      ADR4 => inst_cortexm0_u_logic_Ejpvx4,
      ADR3 => inst_cortexm0_u_logic_Brxvx4_Y5svx4_XOR_48_o,
      ADR2 => inst_cortexm0_u_logic_Vnxvx4_Coxvx4_AND_930_o,
      O => inst_cortexm0_u_logic_Z4xvx41_28887
    );
  inst_cortexm0_u_logic_Zcn2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zcn2z4_CLK,
      I => inst_cortexm0_u_logic_Z4xvx4,
      O => inst_cortexm0_u_logic_Zcn2z4_25833,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Z4xvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"FFFFF2FFFFFFF2F2"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Z4xvx44_27737,
      ADR1 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o,
      ADR2 => inst_cortexm0_u_logic_Z4xvx43_0,
      ADR5 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR3 => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o,
      ADR4 => inst_cortexm0_u_logic_Z4xvx41_28887,
      O => inst_cortexm0_u_logic_Z4xvx4
    );
  inst_cortexm0_u_logic_SF117151 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"FFFFDF55FFFFFF55"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_SF11715
    );
  inst_cortexm0_u_logic_Eyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"BAAABAAABAAAFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR1 => inst_cortexm0_u_logic_S87wx4,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Kzxvx4,
      ADR4 => inst_cortexm0_u_logic_Bswvx4,
      ADR5 => inst_cortexm0_u_logic_Msyvx4,
      O => inst_cortexm0_u_logic_Eyhvx49_28508
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o3_inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Nv6wx4,
      O => inst_cortexm0_u_logic_Nv6wx4_0
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y113",
      INIT => X"008C00C000CC00C0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o3_28902
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y113",
      INIT => X"5555555545444444"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o4_28901,
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o3_28902,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Bdqvx4,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o5_28706
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o21111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y113",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2111
    );
  inst_cortexm0_u_logic_Nv6wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y113",
      INIT => X"00005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Nv6wx4
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y113",
      INIT => X"0F0F0A0F0F030F03"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2111,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o4_28901
    );
  inst_cortexm0_u_logic_Xuw2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xuw2z4_CLK,
      I => inst_cortexm0_u_logic_Rnhvx4,
      O => inst_cortexm0_u_logic_Xuw2z4_26643,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y90",
      INIT => X"CCECFFFF00200000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Xuw2z4_26643,
      ADR3 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Rnhvx4
    );
  inst_cortexm0_u_logic_Sbxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"FFFFEFAFFFFFEEAA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Gtp2z4_26621,
      ADR2 => inst_cortexm0_u_logic_Wyxvx4_Aopvx4_OR_212_o,
      ADR0 => inst_cortexm0_u_logic_Sbxvx45_28905,
      ADR3 => inst_cortexm0_u_logic_Dsqvx4,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => N1479,
      O => inst_cortexm0_u_logic_Sbxvx46_28593
    );
  inst_cortexm0_u_logic_Sbxvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"0000EA0000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Lxwvx4_0,
      ADR1 => inst_cortexm0_u_logic_Xhxvx4,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => N1479
    );
  inst_cortexm0_u_logic_Sbxvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"AAAAAAAAEEFFEAFA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Pyxvx4,
      ADR5 => inst_cortexm0_u_logic_Uuewx4,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Zjwvx4,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => N1457
    );
  inst_cortexm0_u_logic_Sbxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"550055F0DD88DDF8"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => N1457,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Sbxvx45_28905
    );
  inst_cortexm0_u_logic_Mtqvx41_inst_cortexm0_u_logic_Mtqvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mtqvx42_pack_10,
      O => inst_cortexm0_u_logic_Mtqvx42_28900
    );
  inst_cortexm0_u_logic_Mtqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"0000EEFF3F3FFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Mtqvx41_28899
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o212
    );
  inst_cortexm0_u_logic_Mtqvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"5F1F5F5A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Mtqvx42_pack_10
    );
  inst_cortexm0_u_logic_Mtqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"FFFFDFCCDCCCDFCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Mtqvx41_28899,
      ADR5 => inst_cortexm0_u_logic_Mtqvx42_28900,
      O => inst_cortexm0_u_logic_Mtqvx43_25986
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"FDDDFDDDF0DDF000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o212,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o16_27601
    );
  inst_cortexm0_u_logic_B4dwx4_inst_cortexm0_u_logic_B4dwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2_3904,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2_0
    );
  inst_cortexm0_u_logic_B4dwx4_inst_cortexm0_u_logic_B4dwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o,
      O => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o_0
    );
  inst_cortexm0_u_logic_B4dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_B4dwx4
    );
  inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"404000CC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2_3904
    );
  inst_cortexm0_u_logic_Njxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"FAFFFAFFFAFFFAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Njxvx4
    );
  inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o3 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"C8CCCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2_26402,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o
    );
  inst_cortexm0_u_logic_Qxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"F0FCF0F0F5FDF5F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Qxhvx415_26406,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR4 => inst_cortexm0_u_logic_Kzxvx4,
      ADR0 => inst_cortexm0_u_logic_Njxvx4,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Qxhvx416_26405
    );
  inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"FFFFBFFFFAFABAFA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_B4dwx4,
      ADR5 => N1503_0,
      O => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2_26402
    );
  inst_cortexm0_u_logic_Xly2z4_inst_cortexm0_u_logic_Xly2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1541,
      O => N1541_0
    );
  inst_cortexm0_u_logic_M0jwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FFAAFFAAFFAAFFAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_M0jwx4
    );
  inst_cortexm0_u_logic_Eyhvx416_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"CC8CCCCC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Eyhvx414_0,
      ADR4 => inst_cortexm0_u_logic_Hyewx4,
      ADR0 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => N1541
    );
  inst_cortexm0_u_logic_Qxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR0 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR1 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR3 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR4 => inst_cortexm0_u_logic_M0jwx4,
      O => inst_cortexm0_u_logic_Qxhvx46_27961
    );
  inst_cortexm0_u_logic_X6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FAF0AA00FCFCCCCC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR0 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR3 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR1 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR2 => ahbmi_hrdata_12_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N286
    );
  inst_cortexm0_u_logic_Xly2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xly2z4_CLK,
      I => inst_cortexm0_u_logic_X6nvx4_4042,
      O => inst_cortexm0_u_logic_Xly2z4_26779,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_X6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FFFFFFFFFFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Ckw2z4_27502,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR3 => ahbmi_hrdata_28_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Vapvx4,
      ADR5 => N286,
      O => inst_cortexm0_u_logic_X6nvx4_4042
    );
  HSIZE_1_HSIZE_1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE(0),
      O => HSIZE_0_0
    );
  inst_cortexm0_u_logic_hsize_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y143",
      INIT => X"AAAAAFAFAAAAAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR0 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR5 => '1',
      O => HSIZE(1)
    );
  inst_cortexm0_u_logic_hsize_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y143",
      INIT => X"00005500"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Oq42z4,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      O => HSIZE(0)
    );
  inst_cortexm0_u_logic_Oiw2z4_inst_cortexm0_u_logic_Oiw2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx429_4004,
      O => inst_cortexm0_u_logic_Vwhvx429_0
    );
  inst_cortexm0_u_logic_Oiw2z4_inst_cortexm0_u_logic_Oiw2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx428_pack_6,
      O => inst_cortexm0_u_logic_Vwhvx428_28903
    );
  inst_cortexm0_u_logic_Vwhvx429 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y92"
    )
    port map (
      IA => N1613,
      IB => N1614,
      O => inst_cortexm0_u_logic_Vwhvx429_4004,
      SEL => inst_cortexm0_u_logic_Hyewx4
    );
  inst_cortexm0_u_logic_Vwhvx429_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"FFFF4444FFFF4444"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Vwhvx428_28903,
      ADR0 => inst_cortexm0_u_logic_Ajfwx42411,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => N1613
    );
  inst_cortexm0_u_logic_Vwhvx429_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"00040004FFFF0004"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR0 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR5 => inst_cortexm0_u_logic_Ajfwx42411,
      ADR4 => inst_cortexm0_u_logic_Vwhvx428_28903,
      O => N1614
    );
  inst_cortexm0_u_logic_Ajfwx424111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"8888000088880000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ajfwx42411
    );
  inst_cortexm0_u_logic_Vwhvx428 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"F0F0FBFE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => inst_cortexm0_u_logic_Vwhvx428_pack_6
    );
  inst_cortexm0_u_logic_Oiw2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Oiw2z4_CLK,
      I => inst_cortexm0_u_logic_Vphvx4,
      O => inst_cortexm0_u_logic_Oiw2z4_28368,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"DCFFCCFF10000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Oiw2z4_28368,
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR4 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Vphvx4
    );
  inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o_inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Gvrwx4,
      O => inst_cortexm0_u_logic_Gvrwx4_0
    );
  inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o_inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ohpvx4,
      O => inst_cortexm0_u_logic_Ohpvx4_0
    );
  inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"8888000088880000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o
    );
  inst_cortexm0_u_logic_Gvrwx42 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"0007FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Gvrwx4
    );
  inst_cortexm0_u_logic_H2xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"FF33FFFFFF33FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_H2xvx4
    );
  inst_cortexm0_u_logic_Ohpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"00000400"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Ohpvx4
    );
  inst_cortexm0_u_logic_Df3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"FFFFEFCFFFFFCFCF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o,
      ADR0 => inst_cortexm0_u_logic_Ukpvx4,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Lxwvx4_0,
      ADR4 => inst_cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2929_o,
      ADR2 => inst_cortexm0_u_logic_H2xvx4,
      O => N1525
    );
  inst_cortexm0_u_logic_Hwhvx426_inst_cortexm0_u_logic_Hwhvx426_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_SF230_pack_2,
      O => inst_cortexm0_u_logic_SF230
    );
  inst_cortexm0_u_logic_Hwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"8880888088808800"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hwhvx422_28661,
      ADR1 => inst_cortexm0_u_logic_Hwhvx424_27596,
      ADR2 => inst_cortexm0_u_logic_Ju5wx4,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR3 => inst_cortexm0_u_logic_Hwhvx425_28662,
      O => inst_cortexm0_u_logic_Hwhvx426_28898
    );
  inst_cortexm0_u_logic_Hwhvx432_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"FFFFFFFFDFCF0F0F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_SF230,
      ADR1 => inst_cortexm0_u_logic_Hwhvx432_27913,
      ADR0 => inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o_0,
      ADR5 => inst_cortexm0_u_logic_Hwhvx426_28898,
      O => N1519
    );
  inst_cortexm0_u_logic_Kngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kngwx4
    );
  inst_cortexm0_u_logic_SF2302 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"22FF32FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_SF2301_27636,
      ADR2 => inst_cortexm0_u_logic_Bnfwx4,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_SF230_pack_2
    );
  inst_cortexm0_u_logic_Hwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"0B0A03000B0A0300"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => N1549,
      ADR0 => inst_cortexm0_u_logic_Hwhvx418_27635,
      ADR4 => inst_cortexm0_u_logic_SF230,
      O => inst_cortexm0_u_logic_Hwhvx420_27634
    );
  inst_cortexm0_u_logic_K6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"0F000F000F040F00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_O3hwx4,
      ADR0 => inst_cortexm0_u_logic_Abgwx4,
      ADR4 => inst_cortexm0_u_logic_Ohwvx4,
      ADR5 => inst_cortexm0_u_logic_Epxvx4,
      ADR3 => inst_cortexm0_u_logic_K6yvx43_28908,
      O => inst_cortexm0_u_logic_K6yvx44_27339
    );
  inst_cortexm0_u_logic_K6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"0010000000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR4 => inst_cortexm0_u_logic_Ltswx4_Qsewx4_AND_3841_o,
      ADR3 => inst_cortexm0_u_logic_J16wx4_0,
      ADR1 => inst_cortexm0_u_logic_Lqwvx4,
      O => inst_cortexm0_u_logic_K6yvx43_28908
    );
  inst_cortexm0_u_logic_U6wvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"0C0C00000E0C0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Fjewx4,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_U6wvx47_27541
    );
  inst_cortexm0_u_logic_Cdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"050007030F0F0703"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR3 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N64
    );
  inst_cortexm0_u_logic_Hwhvx420_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"AAA8FFFCFFFCFFFC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Msyvx4,
      ADR4 => inst_cortexm0_u_logic_Fjewx4,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Kngwx4,
      O => N1549
    );
  inst_cortexm0_u_logic_Hwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"FFFFFFFFFFCCFECC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2652_o,
      ADR0 => inst_cortexm0_u_logic_Rngwx4,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Hwhvx425_28662
    );
  N1491_N1491_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o_pack_4,
      O => inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o
    );
  N1491_N1491_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o_pack_2,
      O => inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o
    );
  inst_cortexm0_u_logic_U6wvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"FAFFFFFFFAFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => '1',
      O => N1491
    );
  inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"EEFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o_pack_4
    );
  inst_cortexm0_u_logic_Df3wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"0F440F550F000F00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Sjwvx4,
      ADR0 => inst_cortexm0_u_logic_Iufwx4,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Hh3wx4,
      ADR1 => inst_cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2595_o_0,
      ADR2 => inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o,
      O => inst_cortexm0_u_logic_Df3wx46_27325
    );
  inst_cortexm0_u_logic_Hh3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"1111111111111111"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hh3wx4
    );
  inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"DDDDDDDD"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o_pack_2
    );
  inst_cortexm0_u_logic_Mvhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"00AAC0EA00AA00AA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_D2ovx4,
      ADR1 => inst_cortexm0_u_logic_Clewx4,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_S87wx4,
      ADR0 => inst_cortexm0_u_logic_Ohwvx4,
      ADR3 => inst_cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_924_o,
      O => inst_cortexm0_u_logic_Mvhvx47_27707
    );
  inst_cortexm0_u_logic_Ok7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR2 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR3 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR1 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR0 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR4 => inst_cortexm0_u_logic_Hnwwx4,
      O => inst_cortexm0_u_logic_Ok7wx45_27772
    );
  inst_cortexm0_u_logic_Hnwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"00000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Hnwwx4
    );
  inst_cortexm0_u_logic_Cyq2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cyq2z4_CLK,
      I => inst_cortexm0_u_logic_Bthvx4,
      O => inst_cortexm0_u_logic_Cyq2z4_25827,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bthvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"FFFFF0F00F3F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_27799,
      ADR3 => inst_cortexm0_u_logic_Layvx4,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR2 => inst_cortexm0_u_logic_Qllwx4,
      ADR5 => inst_cortexm0_u_logic_Bthvx45_28912,
      O => inst_cortexm0_u_logic_Bthvx4
    );
  inst_cortexm0_u_logic_Bthvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"F0F0F0F0F0F2F0FD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o,
      ADR4 => inst_cortexm0_u_logic_Jeewx4,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR2 => N1547,
      O => inst_cortexm0_u_logic_Bthvx45_28912
    );
  inst_cortexm0_u_logic_Vwhvx413_inst_cortexm0_u_logic_Vwhvx413_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx412_pack_3,
      O => inst_cortexm0_u_logic_Vwhvx412_28916
    );
  inst_cortexm0_u_logic_Vwhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"FAFA0A0AFAFAFA3A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR0 => inst_cortexm0_u_logic_Vwhvx412_28916,
      O => inst_cortexm0_u_logic_Vwhvx413_28917
    );
  inst_cortexm0_u_logic_Vwhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"FEFEFEEEFEEEFEEE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vwhvx49_26679,
      ADR3 => inst_cortexm0_u_logic_Vwhvx413_28917,
      ADR5 => inst_cortexm0_u_logic_Xhxvx4,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Vwhvx48_28751,
      ADR1 => inst_cortexm0_u_logic_Vwhvx45_26824,
      O => inst_cortexm0_u_logic_Vwhvx414_28750
    );
  inst_cortexm0_u_logic_Ucqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"0000F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ucqvx4
    );
  inst_cortexm0_u_logic_Vwhvx412 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"FAAA3222"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_SF11715,
      ADR0 => inst_cortexm0_u_logic_Vwhvx410_28749,
      ADR3 => inst_cortexm0_u_logic_Vwhvx411_28915,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Vwhvx412_pack_3
    );
  inst_cortexm0_u_logic_Vwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"3033B0B33030B0B0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_B73wx4,
      ADR4 => inst_cortexm0_u_logic_Mv2wx4,
      ADR3 => inst_cortexm0_u_logic_Ucqvx4,
      ADR5 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2_26680,
      O => inst_cortexm0_u_logic_Vwhvx411_28915
    );
  inst_cortexm0_u_logic_U6wvx414_inst_cortexm0_u_logic_U6wvx414_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uuewx4_pack_2,
      O => inst_cortexm0_u_logic_Uuewx4
    );
  inst_cortexm0_u_logic_U6wvx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"0000030000000300"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_U6wvx414
    );
  inst_cortexm0_u_logic_Uuewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"F0000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => '1',
      O => inst_cortexm0_u_logic_Uuewx4_pack_2
    );
  inst_cortexm0_u_logic_Qxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"F0F2F3F300223333"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Jf6wx4,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Uuewx4,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Qxhvx412_26762
    );
  inst_cortexm0_u_logic_Rfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"FFFFFFFFFFFFFEFC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_He6wx4_C9yvx4_AND_1660_o,
      ADR1 => N1579,
      ADR4 => inst_cortexm0_u_logic_Rfpvx41_27917,
      ADR2 => inst_cortexm0_u_logic_Rfpvx42_27792,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_U6wvx414,
      O => inst_cortexm0_u_logic_Rfpvx45_27915
    );
  inst_cortexm0_u_logic_Mv2wx4_inst_cortexm0_u_logic_Mv2wx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M66wx4,
      O => inst_cortexm0_u_logic_M66wx4_0
    );
  inst_cortexm0_u_logic_Mv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"FFFF5555FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mv2wx4
    );
  inst_cortexm0_u_logic_M66wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_M66wx4
    );
  inst_cortexm0_u_logic_Hwhvx421_inst_cortexm0_u_logic_Hwhvx421_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ju5wx4_pack_8,
      O => inst_cortexm0_u_logic_Ju5wx4
    );
  inst_cortexm0_u_logic_Hwhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"EEEECECEAAAA8A00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ju5wx4,
      ADR1 => inst_cortexm0_u_logic_Tfxvx4_0,
      ADR5 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Hwhvx421_28918
    );
  inst_cortexm0_u_logic_Hwhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"FFFFFFFFAA88FAF8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rngwx4,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2652_o,
      ADR5 => inst_cortexm0_u_logic_Hwhvx421_28918,
      ADR2 => inst_cortexm0_u_logic_Ohpvx4_0,
      ADR4 => inst_cortexm0_u_logic_Qmkwx4,
      O => inst_cortexm0_u_logic_Hwhvx422_28661
    );
  inst_cortexm0_u_logic_Qxhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"010101CD010101CD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qxhvx48_26760
    );
  inst_cortexm0_u_logic_Ju5wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"C000C000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Ju5wx4_pack_8
    );
  inst_cortexm0_u_logic_Hwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"F030FCFCF030FDFD"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ju5wx4,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Hwhvx423_27537
    );
  inst_cortexm0_u_logic_Ruhvx418_inst_cortexm0_u_logic_Ruhvx418_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ipkwx4,
      O => inst_cortexm0_u_logic_Ipkwx4_0
    );
  inst_cortexm0_u_logic_Ruhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"AA000000BA000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Px5wx4,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Ugewx4,
      ADR5 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR0 => inst_cortexm0_u_logic_Ruhvx417_0,
      O => inst_cortexm0_u_logic_Ruhvx418_28235
    );
  inst_cortexm0_u_logic_Px5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Iufwx4,
      ADR2 => inst_cortexm0_u_logic_Mvgwx4,
      ADR5 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Px5wx4
    );
  inst_cortexm0_u_logic_Iufwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Iufwx4
    );
  inst_cortexm0_u_logic_Ipkwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"01000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Ipkwx4
    );
  inst_cortexm0_u_logic_Fvhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"00000F0500000607"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Iufwx4,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_Fvhvx43_27092
    );
  inst_cortexm0_u_logic_Qxhvx413_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"FFFFFFFFFFFEFFFA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Qxhvx47_28909,
      ADR5 => inst_cortexm0_u_logic_Qxhvx48_26760,
      ADR0 => inst_cortexm0_u_logic_Qxhvx411_0,
      ADR3 => inst_cortexm0_u_logic_Qxhvx412_26762,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Lxwvx4_0,
      O => N1571
    );
  inst_cortexm0_u_logic_Qxhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"FFFFFFFF00A033A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Bqcwx4,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ju5wx4,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => N1571,
      O => inst_cortexm0_u_logic_Qxhvx413_26757
    );
  inst_cortexm0_u_logic_Qxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Abgwx4,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR2 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_K79vx4_Y99vx4_OR_760_o,
      O => inst_cortexm0_u_logic_Qxhvx45_28910
    );
  inst_cortexm0_u_logic_Qxhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"F1F1F11111111111"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Qxhvx46_27961,
      ADR4 => inst_cortexm0_u_logic_Qxhvx45_28910,
      ADR1 => inst_cortexm0_u_logic_Jf6wx4,
      ADR0 => inst_cortexm0_u_logic_Msyvx4,
      O => inst_cortexm0_u_logic_Qxhvx47_28909
    );
  inst_cortexm0_u_logic_Yuhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"00CC00FF00CC00CE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Yuhvx419_0,
      ADR0 => inst_cortexm0_u_logic_Yuhvx420_0,
      ADR2 => inst_cortexm0_u_logic_Fjewx4,
      ADR1 => inst_cortexm0_u_logic_Yuhvx418_28754,
      O => inst_cortexm0_u_logic_Yuhvx421_28914
    );
  inst_cortexm0_u_logic_Kuc2z42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"00F0333300003010"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ark2z4_1_27407,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Kuc2z42_28432
    );
  inst_cortexm0_u_logic_Yuhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"EEEEEEEEFFFFFFFE"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Yuhvx414_28755,
      ADR4 => inst_cortexm0_u_logic_Yuhvx46_28697,
      ADR2 => inst_cortexm0_u_logic_Yuhvx49_28698,
      ADR1 => inst_cortexm0_u_logic_Yuhvx417_28757,
      ADR0 => inst_cortexm0_u_logic_Yuhvx421_28914,
      O => inst_cortexm0_u_logic_Yuhvx422_28913
    );
  inst_cortexm0_u_logic_Ark2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_1_CLK,
      I => inst_cortexm0_u_logic_Yuhvx4,
      O => inst_cortexm0_u_logic_Ark2z4_1_27407,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Yuhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"AAAAAAAAFFFFAA88"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Yuhvx424_27981,
      ADR3 => inst_cortexm0_u_logic_Yuhvx423_28756,
      ADR4 => inst_cortexm0_u_logic_Yuhvx422_28913,
      O => inst_cortexm0_u_logic_Yuhvx4
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o24_inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_pack_11,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_28920
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y110"
    )
    port map (
      IA => N1631,
      IB => N1632,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_pack_11,
      SEL => inst_cortexm0_u_logic_Sgj2z4_25679
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"AFFFAFFFAFFFAAFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1631
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"0F0F0B0F0F0F0B0F"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => N1632
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o24 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"5450555544004400"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o,
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o23_28920,
      ADR2 => inst_cortexm0_u_logic_Xp3wx4,
      ADR4 => inst_cortexm0_u_logic_B73wx4,
      ADR3 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o21_28919,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o24_28535
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"FFFFFF7FF3FFF3FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o21_28919
    );
  inst_cortexm0_u_logic_Sow2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sow2z4_CLK,
      I => inst_cortexm0_u_logic_Tohvx4,
      O => inst_cortexm0_u_logic_Sow2z4_27197,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"FFFF40FF00004000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => ahbmi_hrdata_15_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Sow2z4_27197,
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Tohvx4
    );
  inst_cortexm0_u_logic_Mrsvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y112",
      INIT => X"3333FF3333337F7F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Kzxvx4,
      ADR3 => inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o,
      ADR4 => inst_cortexm0_u_logic_Zmewx4,
      O => inst_cortexm0_u_logic_Mrsvx412_28675
    );
  inst_cortexm0_u_logic_Zmewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y112",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Zmewx4
    );
  inst_cortexm0_u_logic_Gzvvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y112",
      INIT => X"FFFFCCCCFFFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Gzvvx42_27853,
      ADR1 => inst_cortexm0_u_logic_Gzvvx41_28580,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o,
      O => inst_cortexm0_u_logic_Gzvvx43_28582
    );
  inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y112",
      INIT => X"CFCFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o
    );
  inst_cortexm0_u_logic_R6v2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R6v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_R6v2z4_IN,
      O => inst_cortexm0_u_logic_R6v2z4_26874,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qzw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qzw2z4_CLK,
      I => inst_cortexm0_u_logic_Wmhvx4,
      O => inst_cortexm0_u_logic_Qzw2z4_28386,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"FF73FF3300400000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Qzw2z4_28386,
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Wmhvx4
    );
  inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o_inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o,
      O => inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o_0
    );
  inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"0500010005000100"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o
    );
  inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"BBFFBBFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Pxyvx4_M3ovx4_OR_628_o
    );
  inst_cortexm0_u_logic_Fmqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"FFFFFFFFCF0FCC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o,
      ADR3 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR1 => inst_cortexm0_u_logic_Zpqvx4,
      ADR4 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR2 => inst_cortexm0_u_logic_Wyxvx4_Aopvx4_OR_212_o,
      O => inst_cortexm0_u_logic_Fmqvx42_28476
    );
  inst_cortexm0_u_logic_Z4xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"FDFDFCFCDDDDCCCC"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_P6xvx4_W6xvx4_AND_895_o,
      ADR2 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR5 => inst_cortexm0_u_logic_Zpqvx4,
      ADR4 => inst_cortexm0_u_logic_Lbn2z4_26842,
      ADR0 => inst_cortexm0_u_logic_Wyxvx4_Aopvx4_OR_212_o,
      O => inst_cortexm0_u_logic_Z4xvx42_28684
    );
  inst_cortexm0_u_logic_Zpqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"00800080008000AA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Lcpvx4_Izwvx4_OR_940_o,
      ADR5 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Xhxvx4,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Zpqvx4
    );
  inst_cortexm0_u_logic_Bsy2z4_inst_cortexm0_u_logic_Bsy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4xvx43_4452,
      O => inst_cortexm0_u_logic_Z4xvx43_0
    );
  inst_cortexm0_u_logic_Fk6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"7777777777777777"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Fk6wx4
    );
  inst_cortexm0_u_logic_Z4xvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FFA0FFEC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Z4xvx42_28684,
      ADR2 => inst_cortexm0_u_logic_Dsqvx4,
      ADR4 => inst_cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_905_o,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_Z4xvx43_4452
    );
  inst_cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_905_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FBFFFBFBFBFFFFFB"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_905_o
    );
  inst_cortexm0_u_logic_V5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FFCACACAFF0A0A0A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR1 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR5 => inst_cortexm0_u_logic_K6y2z4_26910,
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => ahbmi_hrdata_0_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N278
    );
  inst_cortexm0_u_logic_Bsy2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bsy2z4_CLK,
      I => inst_cortexm0_u_logic_V5nvx4_4472,
      O => inst_cortexm0_u_logic_Bsy2z4_25618,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_V5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FFFAFFF0FFAAFF00"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Gqw2z4_26908,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_16_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Vapvx4,
      ADR3 => N278,
      O => inst_cortexm0_u_logic_V5nvx4_4472
    );
  inst_cortexm0_u_logic_Nqy2z4_inst_cortexm0_u_logic_Nqy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hwhvx45_4484,
      O => inst_cortexm0_u_logic_Hwhvx45_0
    );
  inst_cortexm0_u_logic_K79vx4_Y99vx4_OR_760_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_K79vx4_Y99vx4_OR_760_o
    );
  inst_cortexm0_u_logic_Hwhvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Hwhvx44_28923,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      O => inst_cortexm0_u_logic_Hwhvx45_4484
    );
  inst_cortexm0_u_logic_Hwhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFF7F7F5FFF5F7F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_Hwhvx44_28923
    );
  inst_cortexm0_u_logic_C6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFE4E4E4FF444444"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR5 => inst_cortexm0_u_logic_W4y2z4_26796,
      ADR1 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => ahbmi_hrdata_15_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N280
    );
  inst_cortexm0_u_logic_Nqy2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nqy2z4_CLK,
      I => inst_cortexm0_u_logic_C6nvx4_4498,
      O => inst_cortexm0_u_logic_Nqy2z4_26780,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFFFFA0FFFFA0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Sow2z4_27197,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_31_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N280,
      O => inst_cortexm0_u_logic_C6nvx4_4498
    );
  inst_cortexm0_u_logic_Exawx4_Lxawx4_AND_2040_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"CDCDCCCCDDCCDDCC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Cgyvx411,
      ADR5 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR3 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR2 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR4 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      O => N182
    );
  inst_cortexm0_u_logic_Qzq2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qzq2z4_CLK,
      I => inst_cortexm0_u_logic_Kfpvx4,
      O => inst_cortexm0_u_logic_Qzq2z4_25831,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"FFFFFFFF0505FF05"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Kfpvx45_28382,
      ADR0 => inst_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3048_o,
      ADR2 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR3 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR4 => inst_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_963_o,
      O => inst_cortexm0_u_logic_Kfpvx4
    );
  inst_cortexm0_u_logic_Cgyvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"FFFFFF57FFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR3 => inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o,
      ADR1 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR2 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => inst_cortexm0_u_logic_X77wx4,
      O => inst_cortexm0_u_logic_Cgyvx411
    );
  inst_cortexm0_u_logic_X77wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_X77wx4
    );
  inst_cortexm0_u_logic_Dsqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"0000000000000200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => inst_cortexm0_u_logic_Dsqvx4
    );
  inst_cortexm0_u_logic_X0lwx4_Cwawx4_AND_6835_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR1 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR5 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR2 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      O => inst_cortexm0_u_logic_X0lwx4_Cwawx4_AND_6835_o
    );
  inst_cortexm0_u_logic_I6z2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I6z2z4_CLK,
      I => inst_cortexm0_u_logic_Kghvx4,
      O => inst_cortexm0_u_logic_I6z2z4_26276,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kghvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"FFF0FFF040F050F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3732_o_27799,
      ADR1 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR4 => inst_cortexm0_u_logic_Layvx4,
      ADR2 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR3 => inst_cortexm0_u_logic_Qllwx4,
      ADR5 => inst_cortexm0_u_logic_Kghvx42_28926,
      O => inst_cortexm0_u_logic_Kghvx4
    );
  inst_cortexm0_u_logic_Kghvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"FFFBFFBBFFF0FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR0 => inst_cortexm0_u_logic_Ohwvx4,
      ADR1 => inst_cortexm0_u_logic_Ceswx4_Jeswx4_AND_3782_o_0,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR4 => inst_cortexm0_u_logic_Dsqvx4,
      ADR3 => N1475,
      O => inst_cortexm0_u_logic_Kghvx42_28926
    );
  inst_cortexm0_u_logic_Gqw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gqw2z4_CLK,
      I => inst_cortexm0_u_logic_Mohvx4,
      O => inst_cortexm0_u_logic_Gqw2z4_26908,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"FFFF20FF00002000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => ahbmi_hrdata_0_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Gqw2z4_26908,
      ADR1 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Mohvx4
    );
  inst_cortexm0_u_logic_Ckw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ckw2z4_CLK,
      I => inst_cortexm0_u_logic_Ophvx4,
      O => inst_cortexm0_u_logic_Ckw2z4_27502,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ophvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"FFFF08FF00000800"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => ahbmi_hrdata_12_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Ckw2z4_27502,
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Ophvx4
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => X"FFFFFFFFF0FFF0FB"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o19_28537
    );
  inst_cortexm0_u_logic_Gzvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => X"111300000C0C0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Gzvvx41_28580
    );
  inst_cortexm0_u_logic_Fvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"3032000033320000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      O => inst_cortexm0_u_logic_Fvhvx49_27848
    );
  inst_cortexm0_u_logic_Rfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => X"0E0AFF0A0E0A0E0A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_W9fwx4,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_S87wx4,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Rfpvx44_28925
    );
  inst_cortexm0_u_logic_Rfpvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => X"0000FFFF00008000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR5 => inst_cortexm0_u_logic_Rfpvx44_28925,
      O => N1579
    );
  inst_cortexm0_u_logic_Yafwx45_inst_cortexm0_u_logic_Yafwx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Eyhvx414_4644,
      O => inst_cortexm0_u_logic_Eyhvx414_0
    );
  inst_cortexm0_u_logic_Yafwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"F5FFF5FFF4FFF0FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Yafwx42_27565,
      ADR5 => inst_cortexm0_u_logic_Yafwx41_0,
      ADR2 => inst_cortexm0_u_logic_Yafwx44_28927,
      ADR3 => inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o,
      O => inst_cortexm0_u_logic_Yafwx45_28929
    );
  inst_cortexm0_u_logic_Yafwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"0F0F0F0F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_J3xvx4,
      ADR5 => inst_cortexm0_u_logic_Yafwx45_28929,
      O => inst_cortexm0_u_logic_Yafwx4
    );
  inst_cortexm0_u_logic_Yafwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"0303030303030303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Yafwx43_28928
    );
  inst_cortexm0_u_logic_Eyhvx414 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"00400000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      O => inst_cortexm0_u_logic_Eyhvx414_4644
    );
  inst_cortexm0_u_logic_Yafwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"CECE0A0ACECF0A0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Sznvx4_0,
      ADR0 => inst_cortexm0_u_logic_M66wx4_0,
      ADR1 => inst_cortexm0_u_logic_Lxwvx4_0,
      ADR4 => inst_cortexm0_u_logic_Yafwx43_28928,
      O => inst_cortexm0_u_logic_Yafwx44_28927
    );
  inst_cortexm0_u_logic_Eyhvx47_inst_cortexm0_u_logic_Eyhvx47_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N407,
      O => N407_0
    );
  inst_cortexm0_u_logic_Eyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"0000000800000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => inst_cortexm0_u_logic_Eyhvx47_28935
    );
  inst_cortexm0_u_logic_Eyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"0010001000100010"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Eyhvx46_28934
    );
  inst_cortexm0_u_logic_Bspvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"00000033"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => '1',
      ADR0 => '1',
      O => N407
    );
  inst_cortexm0_u_logic_Eyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"0000FFFF0000FFCE"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Eyhvx46_28934,
      ADR0 => inst_cortexm0_u_logic_V6swx4_0,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Eyhvx47_28935,
      ADR5 => inst_cortexm0_u_logic_He6wx4_C9yvx4_AND_1660_o,
      O => inst_cortexm0_u_logic_Eyhvx48_27401
    );
  inst_cortexm0_u_logic_He6wx4_C9yvx4_AND_1660_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"0000000000040000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_He6wx4_C9yvx4_AND_1660_o
    );
  inst_cortexm0_u_logic_Eyhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Eyhvx42_28504,
      ADR1 => inst_cortexm0_u_logic_Eyhvx410_28932,
      ADR5 => inst_cortexm0_u_logic_Eyhvx49_28508,
      ADR2 => inst_cortexm0_u_logic_Eyhvx45_28506,
      ADR0 => inst_cortexm0_u_logic_Eyhvx48_27401,
      ADR4 => inst_cortexm0_u_logic_Ol6wx4,
      O => inst_cortexm0_u_logic_Eyhvx411_28623
    );
  inst_cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"FFFF33550F0F0305"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => N638,
      ADR0 => N639_0,
      ADR4 => inst_cortexm0_u_logic_Eyhvx411_28623,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N875
    );
  inst_cortexm0_u_logic_Eyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"CDCCFFFFCDCCCCCC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3779_o,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Gv6wx4,
      ADR2 => inst_cortexm0_u_logic_Epxvx4,
      ADR0 => inst_cortexm0_u_logic_Fscwx4,
      ADR5 => inst_cortexm0_u_logic_Su6wx4,
      O => inst_cortexm0_u_logic_Eyhvx410_28932
    );
  inst_cortexm0_u_logic_Su6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"0000000000080000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kngwx4,
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_W7hwx4,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_N4yvx4,
      O => inst_cortexm0_u_logic_Su6wx4
    );
  inst_cortexm0_u_logic_Vaw2z4_inst_cortexm0_u_logic_Vaw2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bpsvx4,
      O => inst_cortexm0_u_logic_Bpsvx4_0
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"DF00DF000F00DF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4_0,
      ADR0 => inst_cortexm0_u_logic_W9fwx4,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o5_28931
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"8888DDD8DDD8DDD8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o2_0,
      ADR2 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o3_25901,
      ADR3 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o5_28931,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Zmewx4,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o6_28930
    );
  inst_cortexm0_u_logic_Vaw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vaw2z4_CLK,
      I => inst_cortexm0_u_logic_Erhvx4,
      O => inst_cortexm0_u_logic_Vaw2z4_25913,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Erhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"FCF00C00FCF00C00"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR4 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR1 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Erhvx4
    );
  inst_cortexm0_u_logic_Bpsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"0F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR3 => '1',
      O => inst_cortexm0_u_logic_Bpsvx4
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"0000000400000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Clewx4_R5dwx4_AND_5863_o,
      ADR1 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o6_28930,
      ADR2 => inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o_0,
      ADR5 => inst_cortexm0_u_logic_Ol6wx4,
      ADR0 => inst_cortexm0_u_logic_Ky5wx4,
      ADR4 => inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o_25911,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"FFFFFFFFFDDDCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Bdqvx4,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Mrsvx431,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o5_28706,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o2_28705,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o6_28939
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"8880880000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o6_28939,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o20_28937,
      ADR0 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o24_28535,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_0,
      ADR3 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o10_28707,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"E0F0E0E0C0F0C0C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o_0,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o17_28536,
      ADR0 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o16_27601,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o18_28938
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"FFFF8FAFFFFF8FAF"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o19_28537,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o18_28938,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o20_28937
    );
  inst_cortexm0_u_logic_Bkxvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"4444444444444044"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Bkxvx43_28424
    );
  inst_cortexm0_u_logic_Vapvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"4000000044000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR1 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR3 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Scpvx4_26310,
      O => inst_cortexm0_u_logic_Vapvx4
    );
  inst_cortexm0_u_logic_T4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"FFFFA0CCA0CCA0CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR0 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR2 => inst_cortexm0_u_logic_Qcy2z4_26387,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR5 => ahbmi_hrdata_4_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N270
    );
  inst_cortexm0_u_logic_Hyy2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hyy2z4_CLK,
      I => inst_cortexm0_u_logic_T4nvx4_4932,
      O => inst_cortexm0_u_logic_Hyy2z4_26141,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_T4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"FFFFEAEAFFFFC0C0"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Mww2z4_26382,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_20_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N270,
      O => inst_cortexm0_u_logic_T4nvx4_4932
    );
  inst_cortexm0_u_logic_H133z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H133z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_H133z4_IN,
      O => inst_cortexm0_u_logic_H133z4_28530,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mww2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mww2z4_CLK,
      I => inst_cortexm0_u_logic_Knhvx4,
      O => inst_cortexm0_u_logic_Mww2z4_26382,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Knhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y90",
      INIT => X"FF0FFF8F00000080"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => ahbmi_hrdata_4_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Mww2z4_26382,
      ADR4 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Knhvx4
    );
  inst_cortexm0_u_logic_Xhqvx4_inst_cortexm0_u_logic_Xhqvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ilpvx4_pack_9,
      O => inst_cortexm0_u_logic_Ilpvx4
    );
  inst_cortexm0_u_logic_Xhqvx4_inst_cortexm0_u_logic_Xhqvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Clewx4_pack_8,
      O => inst_cortexm0_u_logic_Clewx4
    );
  inst_cortexm0_u_logic_Xhqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"0003000300030003"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xhqvx4
    );
  inst_cortexm0_u_logic_Ilpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"00000033"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Ilpvx4_pack_9
    );
  inst_cortexm0_u_logic_Xxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"0000FAFA00002200"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Clewx4,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Gji2z4_27712,
      ADR1 => inst_cortexm0_u_logic_Msyvx4,
      ADR3 => inst_cortexm0_u_logic_Ilpvx4,
      O => inst_cortexm0_u_logic_Xxhvx46_27711
    );
  inst_cortexm0_u_logic_Clewx4_R5dwx4_AND_5863_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"0000000200000002"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Clewx4_R5dwx4_AND_5863_o
    );
  inst_cortexm0_u_logic_Clewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"000000AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Clewx4_pack_8
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"AAAFAAFFAAAFAABF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Clewx4,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o3_25901
    );
  inst_cortexm0_u_logic_Xc2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"FFDCFFFCFFDCFFDC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Njxvx4,
      ADR0 => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2_26402,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o,
      O => N54
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y112",
      INIT => X"CC000000CCEAC0EA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_SF1631,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o6_28936,
      ADR4 => inst_cortexm0_u_logic_SF2882,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o7_26861
    );
  inst_cortexm0_u_logic_SF28821 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y112",
      INIT => X"FF0FFF0F0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Wpsvx4,
      O => inst_cortexm0_u_logic_SF2882
    );
  inst_cortexm0_u_logic_Wpsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y112",
      INIT => X"CFDFCFDFEFFFEFFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Wpsvx4
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y112",
      INIT => X"33771155FFFF5555"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Wpsvx4,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o6_28936
    );
  inst_cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2819_o : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"00000054000000FC"
    )
    port map (
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => N1499,
      ADR2 => inst_cortexm0_u_logic_Bswvx4,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_Msyvx4,
      O => inst_cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2819_o_28206
    );
  inst_cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2819_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"0500CDCC00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N1499
    );
  N72_N72_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J5vvx4,
      O => inst_cortexm0_u_logic_J5vvx4_0
    );
  inst_cortexm0_u_logic_Ob2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"FFFFFFFFCFCCEFEE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o_0,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Jhxvx4,
      ADR1 => inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o,
      O => N72
    );
  inst_cortexm0_u_logic_Jhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Jhxvx4
    );
  inst_cortexm0_u_logic_J5vvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"55005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_J5vvx4
    );
  inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"0F008F880F000F00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o
    );
  inst_cortexm0_u_logic_Vb2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"FFFFF7F5FFFFF3F0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o_0,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Jhxvx4,
      ADR4 => inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o,
      O => N70
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"0000FFFF00000F04"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o17_28536
    );
  inst_cortexm0_u_logic_Yuhvx424_inst_cortexm0_u_logic_Yuhvx424_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yuhvx419_4696,
      O => inst_cortexm0_u_logic_Yuhvx419_0
    );
  inst_cortexm0_u_logic_Yuhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"0505000005050000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Yuhvx424_27981
    );
  inst_cortexm0_u_logic_Yuhvx419 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"E4440000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Yuhvx419_4696
    );
  inst_cortexm0_u_logic_Yuhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"0A0000002A222222"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Yuhvx418_28754
    );
  inst_cortexm0_u_logic_W9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FFFBCCCC0004CCCC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Y7y2z4_26795,
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR1 => inst_cortexm0_u_logic_By4wx4_27605,
      ADR0 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR2 => inst_cortexm0_u_logic_K6y2z4_26910,
      ADR3 => inst_cortexm0_u_logic_W4y2z4_26796,
      O => inst_cortexm0_u_logic_W9nvx41_28941
    );
  inst_cortexm0_u_logic_By4wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FFFFFFFFFFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Qcy2z4_26387,
      ADR5 => inst_cortexm0_u_logic_M9y2z4_26794,
      ADR1 => inst_cortexm0_u_logic_Y7y2z4_26795,
      ADR3 => inst_cortexm0_u_logic_W4y2z4_26796,
      O => N262
    );
  inst_cortexm0_u_logic_Y7y2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y7y2z4_CLK,
      I => inst_cortexm0_u_logic_W9nvx4,
      O => inst_cortexm0_u_logic_Y7y2z4_26795,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_W9nvx41_28941,
      ADR4 => inst_cortexm0_u_logic_Jvqvx4,
      ADR2 => inst_cortexm0_u_logic_Y7y2z4_26795,
      ADR5 => inst_cortexm0_u_logic_Edovx4,
      ADR3 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_W9nvx4
    );
  inst_cortexm0_u_logic_Qcy2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qcy2z4_CLK,
      I => inst_cortexm0_u_logic_B9nvx4,
      O => inst_cortexm0_u_logic_Qcy2z4_26387,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      ADR3 => ahbmi_hrdata_20_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_B9nvx41_27831,
      ADR1 => inst_cortexm0_u_logic_Jvqvx4,
      ADR2 => inst_cortexm0_u_logic_Qcy2z4_26387,
      ADR5 => inst_cortexm0_u_logic_Edovx4,
      ADR4 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_B9nvx4
    );
  inst_cortexm0_u_logic_Chxvx4_inst_cortexm0_u_logic_Chxvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N439,
      O => N439_0
    );
  inst_cortexm0_u_logic_Chxvx4_inst_cortexm0_u_logic_Chxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1585_pack_5,
      O => N1585
    );
  inst_cortexm0_u_logic_Chxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FFCCFFFFFFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Chxvx4
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"5F7FFF7F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kyi2z4_26202,
      ADR0 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N439
    );
  inst_cortexm0_u_logic_R3mwx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FFFFFAFFFFFFFAFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => N1517
    );
  inst_cortexm0_u_logic_Ruhvx410_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"00010001"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => N1585_pack_5
    );
  inst_cortexm0_u_logic_Ruhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FF00FF0000000200"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Xp3wx4,
      ADR0 => inst_cortexm0_u_logic_Clewx4,
      ADR4 => inst_cortexm0_u_logic_Qmkwx4,
      ADR5 => inst_cortexm0_u_logic_Ruhvx410_28949,
      O => inst_cortexm0_u_logic_Ruhvx411_28236
    );
  inst_cortexm0_u_logic_Ruhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"CC00FCF00050F0F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O76wx4_0,
      ADR4 => inst_cortexm0_u_logic_Chxvx4,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => N1585,
      O => inst_cortexm0_u_logic_Ruhvx410_28949
    );
  inst_cortexm0_u_logic_Ahw2z4_inst_cortexm0_u_logic_Ahw2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ruhvx417_5008,
      O => inst_cortexm0_u_logic_Ruhvx417_0
    );
  inst_cortexm0_u_logic_Ahw2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ahw2z4_CLK,
      I => inst_cortexm0_u_logic_Cqhvx4,
      O => inst_cortexm0_u_logic_Ahw2z4_28342,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"CFCFEFCF00002000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => ahbmi_hrdata_10_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Ahw2z4_28342,
      ADR4 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Cqhvx4
    );
  inst_cortexm0_u_logic_Mvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"20AA22A220AA22A2"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mvhvx412_27607
    );
  inst_cortexm0_u_logic_Ruhvx417 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"0F830B83"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Ruhvx417_5008
    );
  inst_cortexm0_u_logic_Ruhvx422 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y99"
    )
    port map (
      IA => N1625,
      IB => N1626,
      O => inst_cortexm0_u_logic_Ruhvx4,
      SEL => inst_cortexm0_u_logic_Nsk2z4_25763
    );
  inst_cortexm0_u_logic_Ruhvx422_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"00000000AAAAAAAE"
    )
    port map (
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Ju5wx4,
      ADR0 => inst_cortexm0_u_logic_Ruhvx419_28945,
      O => N1625
    );
  inst_cortexm0_u_logic_Nsk2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nsk2z4_CLK,
      I => inst_cortexm0_u_logic_Ruhvx4,
      O => inst_cortexm0_u_logic_Nsk2z4_25763,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Ruhvx422_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"FF00FF08FF22FF2A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Ruhvx419_28945,
      O => N1626
    );
  inst_cortexm0_u_logic_Ruhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"FFFFFFFFFFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Ruhvx414_28233,
      ADR4 => inst_cortexm0_u_logic_Ruhvx416_28234,
      ADR0 => inst_cortexm0_u_logic_Ruhvx418_28235,
      ADR2 => inst_cortexm0_u_logic_Ruhvx411_28236,
      ADR3 => inst_cortexm0_u_logic_Ruhvx48_28237,
      O => inst_cortexm0_u_logic_Ruhvx419_28945
    );
  inst_cortexm0_u_logic_Ul9wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"FFFFCFFFFFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N1002
    );
  inst_cortexm0_u_logic_H0kwx4_inst_cortexm0_u_logic_H0kwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o_pack_8,
      O => inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o
    );
  inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y97"
    )
    port map (
      IA => N1653,
      IB => N1654,
      O => inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o_pack_8,
      SEL => inst_cortexm0_u_logic_H9i2z4_25619
    );
  inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"EEFFCEFFECFFECFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_H0kwx4,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Ajfwx42411,
      ADR5 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1653
    );
  inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"FFFFFFFFFF1F0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_915_o,
      ADR3 => inst_cortexm0_u_logic_H0kwx4,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1654
    );
  inst_cortexm0_u_logic_H0kwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => inst_cortexm0_u_logic_H0kwx4
    );
  inst_cortexm0_u_logic_W3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"44444444444F4444"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR3 => inst_cortexm0_u_logic_Lcpvx4_Izwvx4_OR_940_o,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Dthwx4,
      ADR0 => inst_cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_841_o,
      ADR1 => inst_cortexm0_u_logic_Yzi2z4_26694,
      O => N252
    );
  inst_cortexm0_u_logic_Danvx41_inst_cortexm0_u_logic_Danvx41_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kanvx41_4985,
      O => inst_cortexm0_u_logic_Kanvx41_0
    );
  inst_cortexm0_u_logic_Danvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"E1FFF000E1FFF000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_K6y2z4_26910,
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR4 => inst_cortexm0_u_logic_By4wx4_27605,
      ADR1 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR0 => inst_cortexm0_u_logic_W4y2z4_26796,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Danvx41_27609
    );
  inst_cortexm0_u_logic_Kanvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"99FFAA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR4 => inst_cortexm0_u_logic_By4wx4_27605,
      ADR1 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR0 => inst_cortexm0_u_logic_W4y2z4_26796,
      O => inst_cortexm0_u_logic_Kanvx41_4985
    );
  inst_cortexm0_u_logic_U8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"FFFE000133333333"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Bdm2z4_27105,
      ADR5 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_Bby2z4_26646,
      ADR2 => inst_cortexm0_u_logic_M9y2z4_26794,
      ADR3 => inst_cortexm0_u_logic_Qcy2z4_26387,
      ADR1 => inst_cortexm0_u_logic_Msub_n16536_cy(4),
      O => inst_cortexm0_u_logic_U8nvx41_27103
    );
  inst_cortexm0_u_logic_Viy2z4_inst_cortexm0_u_logic_Viy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J16wx4,
      O => inst_cortexm0_u_logic_J16wx4_0
    );
  inst_cortexm0_u_logic_Yuhvx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"8080000080800000"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR0 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ugewx4
    );
  inst_cortexm0_u_logic_J16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FF0FFF0F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_J16wx4
    );
  inst_cortexm0_u_logic_Qxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FFFF000100000001"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Ugewx4,
      O => inst_cortexm0_u_logic_Qxhvx43_27644
    );
  inst_cortexm0_u_logic_L7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FAAAEEEEF000CCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR3 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR2 => inst_cortexm0_u_logic_Lbn2z4_26842,
      ADR1 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR0 => ahbmi_hrdata_10_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N290
    );
  inst_cortexm0_u_logic_Viy2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Viy2z4_CLK,
      I => inst_cortexm0_u_logic_L7nvx4_5061,
      O => inst_cortexm0_u_logic_Viy2z4_25897,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_L7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FFFFFCCCFFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Ahw2z4_28342,
      ADR5 => inst_cortexm0_u_logic_Pfovx4,
      ADR2 => ahbmi_hrdata_26_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N290,
      O => inst_cortexm0_u_logic_L7nvx4_5061
    );
  GND_12_o_HRDATA_31_equal_1_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => ahbmi_hrdata_18_IBUF_0,
      ADR4 => ahbmi_hrdata_17_IBUF_0,
      ADR1 => ahbmi_hrdata_10_IBUF_0,
      ADR2 => ahbmi_hrdata_9_IBUF_0,
      ADR3 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => ahbmi_hrdata_1_IBUF_0,
      O => GND_12_o_HRDATA_31_equal_1_o_31_Q
    );
  inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o_inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qxhvx411_5123,
      O => inst_cortexm0_u_logic_Qxhvx411_0
    );
  inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o_inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_K6yvx48_5106,
      O => inst_cortexm0_u_logic_K6yvx48_0
    );
  inst_cortexm0_u_logic_Qxhvx411 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y98"
    )
    port map (
      IA => N1635,
      IB => N1636,
      O => inst_cortexm0_u_logic_Qxhvx411_5123,
      SEL => inst_cortexm0_u_logic_Tki2z4_25766
    );
  inst_cortexm0_u_logic_Qxhvx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"CCCCCFCFEECCEFCF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Agbwx4,
      ADR5 => inst_cortexm0_u_logic_T93wx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR4 => inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o,
      O => N1635
    );
  inst_cortexm0_u_logic_Qxhvx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"FFFFFFFF30753377"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Dthwx4,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      ADR3 => inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o,
      ADR5 => inst_cortexm0_u_logic_Agbwx4,
      O => N1636
    );
  inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"FF3FFF3FFF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o
    );
  inst_cortexm0_u_logic_K6yvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"00080000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Fjewx4,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_K6yvx48_5106
    );
  inst_cortexm0_u_logic_Owhvx433_inst_cortexm0_u_logic_Owhvx433_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1503,
      O => N1503_0
    );
  inst_cortexm0_u_logic_Owhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"0A0A0A0A020A0A0A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rngwx4,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      O => inst_cortexm0_u_logic_Owhvx433_28948
    );
  inst_cortexm0_u_logic_Owhvx41211 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"F3F3FFFFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Owhvx4121
    );
  inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"FFFFFFEE"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => N1503
    );
  inst_cortexm0_u_logic_Owhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"8AAA8AAA000088AA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Owhvx433_28948,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Owhvx434_28947
    );
  inst_cortexm0_u_logic_Owhvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"FFFF0200FFFF0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Owhvx4121,
      ADR4 => inst_cortexm0_u_logic_Owhvx434_28947,
      O => inst_cortexm0_u_logic_Owhvx435_28731
    );
  inst_cortexm0_u_logic_Mvhvx413_inst_cortexm0_u_logic_Mvhvx413_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mvhvx415_5017,
      O => inst_cortexm0_u_logic_Mvhvx415_0
    );
  inst_cortexm0_u_logic_Mvhvx415 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y95"
    )
    port map (
      IA => N1651,
      IB => N1652,
      O => inst_cortexm0_u_logic_Mvhvx415_5017,
      SEL => inst_cortexm0_u_logic_U2x2z4_25620
    );
  inst_cortexm0_u_logic_Mvhvx415_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"BBAAEAAABBAAEAAA"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Mvhvx413_28943,
      O => N1651
    );
  inst_cortexm0_u_logic_Mvhvx415_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"FF50FF70FF70FF70"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Mvhvx413_28943,
      O => N1652
    );
  inst_cortexm0_u_logic_Mvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"0000000000008880"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Mvhvx411_28942,
      ADR2 => inst_cortexm0_u_logic_Mvhvx412_27607,
      O => inst_cortexm0_u_logic_Mvhvx413_28943
    );
  inst_cortexm0_u_logic_Mvhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"0F8F0F0F0FAF0F0F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => inst_cortexm0_u_logic_Oigwx4,
      O => inst_cortexm0_u_logic_Mvhvx411_28942
    );
  inst_cortexm0_u_logic_Frrwx4_inst_cortexm0_u_logic_Frrwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N638_pack_5,
      O => N638
    );
  inst_cortexm0_u_logic_Frrwx4_inst_cortexm0_u_logic_Frrwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Gakwx4_pack_4,
      O => inst_cortexm0_u_logic_Gakwx4
    );
  inst_cortexm0_u_logic_Eyhvx417_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y105"
    )
    port map (
      IA => N1337,
      IB => N1338,
      O => N638_pack_5,
      SEL => inst_cortexm0_u_logic_Eyhvx413_28249
    );
  inst_cortexm0_u_logic_Eyhvx417_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"AAFFFBFFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Eyhvx416_28250,
      ADR2 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR1 => inst_cortexm0_u_logic_Gakwx4,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_U2x2z4_25620,
      O => N1337
    );
  inst_cortexm0_u_logic_Eyhvx417_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"AFAFAFAFAFAFAFAF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      O => N1338
    );
  inst_cortexm0_u_logic_Frrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"0F0F7FFF0F0F7FFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3714_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Frrwx4
    );
  inst_cortexm0_u_logic_Gakwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"7777FFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => '1',
      ADR2 => '1',
      O => inst_cortexm0_u_logic_Gakwx4_pack_4
    );
  inst_cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"CD00EF00CDCDEFEF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => N639_0,
      ADR2 => N638,
      ADR1 => inst_cortexm0_u_logic_Eyhvx411_28623,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N876
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o11_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"FFA00000FF000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1463
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"0FFFFFFF1FFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => N710
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"FFFF0000F2220000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Bdqvx4,
      ADR0 => inst_cortexm0_u_logic_SF28831,
      ADR3 => inst_cortexm0_u_logic_SF2882,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o11_28960,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o12_25761
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"AABB0F0F03330303"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => N1463,
      ADR0 => N710,
      ADR5 => inst_cortexm0_u_logic_Wpsvx4,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o11_28960
    );
  inst_cortexm0_u_logic_Mrsvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"0000FAFA0000F0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o,
      ADR0 => inst_cortexm0_u_logic_Mrsvx412_28675,
      ADR5 => inst_cortexm0_u_logic_Mrsvx411_28720,
      ADR2 => inst_cortexm0_u_logic_Mrsvx410_28964,
      O => inst_cortexm0_u_logic_Mrsvx413_28719
    );
  inst_cortexm0_u_logic_Mrsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"4455445444554455"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_B73wx4,
      ADR0 => N1531,
      O => inst_cortexm0_u_logic_Mrsvx410_28964
    );
  inst_cortexm0_u_logic_Rngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Rngwx4
    );
  inst_cortexm0_u_logic_T9v2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T9v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T9v2z4_IN,
      O => inst_cortexm0_u_logic_T9v2z4_27723,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mrsvx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"FFFF00FFFFFF10FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Rngwx4,
      O => N1531
    );
  inst_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1330_o_inst_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1330_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N639,
      O => N639_0
    );
  inst_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1330_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1330_o
    );
  inst_cortexm0_u_logic_Bdqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bdqvx4
    );
  inst_cortexm0_u_logic_Eyhvx417_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"CFCFDFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Eyhvx413_28249,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR0 => inst_cortexm0_u_logic_Eyhvx416_28250,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => N639
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"F000F080F000F000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1330_o,
      ADR3 => inst_cortexm0_u_logic_Bdqvx4,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o5_28624
    );
  inst_cortexm0_u_logic_Eyhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"00005F5F00000F1F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR3 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => N1541_0,
      O => inst_cortexm0_u_logic_Eyhvx416_28250
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"FDFFFDFF00005555"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2_27594
    );
  inst_cortexm0_u_logic_L8t2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L8t2z4_CLK,
      I => inst_cortexm0_u_logic_Cdnvx4_5297,
      O => inst_cortexm0_u_logic_L8t2z4_25616,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Cdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"FFDC5050DCDC5050"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o,
      ADR5 => inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o,
      ADR2 => N64,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Tbuvx4,
      ADR0 => inst_cortexm0_u_logic_Abovx4,
      O => inst_cortexm0_u_logic_Cdnvx4_5297
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"3333333300000020"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_W7hwx4,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2412,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o13_28954,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o14_28723
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"FF32FFF2FF33FFF3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o13_28954
    );
  inst_cortexm0_u_logic_Df3wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => X"AAAAAAAAABAAAAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Df3wx45_27324
    );
  inst_cortexm0_u_logic_Ul9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"CCCCCCCCCCCCECCC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Ul9wx41_28959
    );
  inst_cortexm0_u_logic_Ul9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"CCCCCCCC00040000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Ul9wx41_28959,
      O => inst_cortexm0_u_logic_Ul9wx42_28483
    );
  inst_cortexm0_u_logic_Ushvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"B3B3FFB33333FF33"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_S87wx4,
      ADR1 => inst_cortexm0_u_logic_Bswvx4,
      ADR5 => inst_cortexm0_u_logic_Ushvx43_27538,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Qdj2z4_26649,
      O => inst_cortexm0_u_logic_Ushvx44_28958
    );
  inst_cortexm0_u_logic_O5t2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_O5t2z4_CLK,
      I => inst_cortexm0_u_logic_Ushvx4,
      O => inst_cortexm0_u_logic_O5t2z4_25617,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ushvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"CFCFCECECFCFCCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Ushvx44_28958,
      ADR5 => inst_cortexm0_u_logic_Ushvx45_27589,
      ADR0 => inst_cortexm0_u_logic_Msyvx4,
      ADR1 => inst_cortexm0_u_logic_Ushvx42_27702,
      O => inst_cortexm0_u_logic_Ushvx4
    );
  inst_cortexm0_u_logic_SF288311 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"0000F7FFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_S4w2z4_25926,
      O => inst_cortexm0_u_logic_SF28831
    );
  inst_cortexm0_u_logic_SF16311 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"BFBFFFFFBFFFBFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_SF1631
    );
  inst_cortexm0_u_logic_S4w2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_J5vvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S4w2z4_CLK,
      I => inst_cortexm0_u_logic_Ye4wx4,
      O => inst_cortexm0_u_logic_S4w2z4_25926,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Ye4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"0000010100000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR2 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      O => inst_cortexm0_u_logic_Ye4wx4
    );
  inst_cortexm0_u_logic_Rqywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"00FF0055FFFF0055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_Ye4wx4,
      ADR0 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR5 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Rqywx4
    );
  inst_cortexm0_u_logic_Fvhvx414_inst_cortexm0_u_logic_Fvhvx414_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o_pack_5,
      O => inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o
    );
  inst_cortexm0_u_logic_Fvhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"3B000A0000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR4 => inst_cortexm0_u_logic_Hyy2z4_26141,
      O => inst_cortexm0_u_logic_Fvhvx414_28956
    );
  inst_cortexm0_u_logic_Mvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"FFFFFFFFFF10FF55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kvfwx4,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o,
      ADR3 => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o,
      O => inst_cortexm0_u_logic_Mvhvx49_28606
    );
  inst_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6664_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"0500000005000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6664_o
    );
  inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"80000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o_pack_5
    );
  inst_cortexm0_u_logic_Fvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"FFFFCC88FFFFFCF8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => N1583,
      ADR3 => inst_cortexm0_u_logic_Fvhvx414_28956,
      ADR4 => N1575_0,
      ADR2 => inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Fvhvx418_27914
    );
  inst_cortexm0_u_logic_Mvhvx410_inst_cortexm0_u_logic_Mvhvx410_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xp3wx4_pack_3,
      O => inst_cortexm0_u_logic_Xp3wx4
    );
  inst_cortexm0_u_logic_Mvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => X"0011505155555555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bqcwx4,
      ADR2 => inst_cortexm0_u_logic_X77wx4,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Xp3wx4,
      ADR1 => inst_cortexm0_u_logic_Z2dwx4,
      ADR3 => inst_cortexm0_u_logic_Msyvx4,
      O => inst_cortexm0_u_logic_Mvhvx410_28715
    );
  inst_cortexm0_u_logic_Xxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => X"3733773337337733"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Qmkwx4,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xxhvx415
    );
  inst_cortexm0_u_logic_Xp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => X"EEFFEEFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Xp3wx4_pack_3
    );
  inst_cortexm0_u_logic_Xxhvx416_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => X"0B0000000A000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_B73wx4,
      ADR4 => inst_cortexm0_u_logic_Xxhvx415,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N1559
    );
  inst_cortexm0_u_logic_Kuc2z47 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"FFFFFFFF33335555"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Kuc2z47_28952
    );
  inst_cortexm0_u_logic_Kuc2z48 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"00000000FFBFFF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Kuc2z47_28952,
      O => inst_cortexm0_u_logic_Kuc2z48_28433
    );
  inst_cortexm0_u_logic_Owhvx439 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"FFFFFFFF4F4F4F00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Owhvx432_28730,
      ADR3 => inst_cortexm0_u_logic_Owhvx435_28731,
      ADR4 => inst_cortexm0_u_logic_Owhvx438_28732,
      ADR1 => inst_cortexm0_u_logic_Xhqvx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Owhvx439_28951
    );
  inst_cortexm0_u_logic_Sgj2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sgj2z4_CLK,
      I => inst_cortexm0_u_logic_Owhvx4,
      O => inst_cortexm0_u_logic_Sgj2z4_25679,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Owhvx440 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"DDCCCCCC0D0C0C0C"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Owhvx431_28632,
      ADR4 => inst_cortexm0_u_logic_Owhvx439_28951,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Owhvx4
    );
  inst_cortexm0_u_logic_Ppsvx46_inst_cortexm0_u_logic_Ppsvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Wpywx4,
      O => inst_cortexm0_u_logic_Wpywx4_0
    );
  inst_cortexm0_u_logic_Ppsvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o,
      ADR1 => inst_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6664_o,
      ADR5 => inst_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6653_o,
      ADR4 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR2 => inst_cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6655_o,
      ADR3 => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o,
      O => inst_cortexm0_u_logic_Ppsvx46_28955
    );
  inst_cortexm0_u_logic_Ppsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"FFF0FFF000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Ppsvx46_28955,
      ADR2 => inst_cortexm0_u_logic_Ppsvx48_28638,
      ADR3 => inst_cortexm0_u_logic_Ppsvx49_28639,
      O => inst_cortexm0_u_logic_Ppsvx410_27756
    );
  inst_cortexm0_u_logic_Wt2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"AAFFAAFFAAFFAAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Wt2wx4
    );
  inst_cortexm0_u_logic_Wpywx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"FFFEFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Wpywx4
    );
  inst_cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"0000004000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Wt2wx4,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6655_o
    );
  inst_cortexm0_u_logic_Xppvx4_inst_cortexm0_u_logic_Xppvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kdyvx4,
      O => inst_cortexm0_u_logic_Kdyvx4_0
    );
  inst_cortexm0_u_logic_Xppvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"A0000000A0000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR2 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR3 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xppvx4
    );
  inst_cortexm0_u_logic_Kdyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"50000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR2 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR3 => inst_cortexm0_u_logic_Vb2wx4_25712,
      O => inst_cortexm0_u_logic_Kdyvx4
    );
  inst_cortexm0_u_logic_Vb2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"0030001000330011"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o,
      ADR3 => N70,
      ADR2 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o,
      ADR0 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR4 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      O => inst_cortexm0_u_logic_Vb2wx4_25712
    );
  inst_cortexm0_u_logic_Ob2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"00000000008A00CF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o,
      ADR3 => N72,
      ADR0 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o,
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR1 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => inst_cortexm0_u_logic_Ob2wx4_25705
    );
  inst_cortexm0_u_logic_Jvqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"0A0F0B0F0A0F080F"
    )
    port map (
      ADR2 => N850,
      ADR0 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR4 => inst_cortexm0_u_logic_Qk0xx4,
      ADR1 => inst_cortexm0_u_logic_Jk0xx4_26849,
      ADR5 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR3 => inst_cortexm0_u_logic_C6mwx4,
      O => inst_cortexm0_u_logic_Jvqvx4
    );
  inst_cortexm0_u_logic_Bby2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bby2z4_CLK,
      I => inst_cortexm0_u_logic_I9nvx4,
      O => inst_cortexm0_u_logic_Bby2z4_26646,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_I9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR1 => ahbmi_hrdata_19_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_I9nvx41_0,
      ADR5 => inst_cortexm0_u_logic_Jvqvx4,
      ADR4 => inst_cortexm0_u_logic_Bby2z4_26646,
      ADR0 => inst_cortexm0_u_logic_Edovx4,
      ADR3 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_I9nvx4
    );
  inst_cortexm0_u_logic_W4y2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W4y2z4_CLK,
      I => inst_cortexm0_u_logic_Kanvx4,
      O => inst_cortexm0_u_logic_W4y2z4_26796,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kanvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"FFF8FF88F8F88888"
    )
    port map (
      ADR0 => ahbmi_hrdata_31_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Kanvx41_0,
      ADR1 => inst_cortexm0_u_logic_Jvqvx4,
      ADR4 => inst_cortexm0_u_logic_W4y2z4_26796,
      ADR2 => inst_cortexm0_u_logic_Edovx4,
      ADR5 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_Kanvx4
    );
  inst_cortexm0_u_logic_K6y2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K6y2z4_CLK,
      I => inst_cortexm0_u_logic_Danvx4,
      O => inst_cortexm0_u_logic_K6y2z4_26910,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Danvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"FFEAEAEAFFC0C0C0"
    )
    port map (
      ADR3 => ahbmi_hrdata_16_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_Danvx41_27609,
      ADR4 => inst_cortexm0_u_logic_Jvqvx4,
      ADR1 => inst_cortexm0_u_logic_K6y2z4_26910,
      ADR2 => inst_cortexm0_u_logic_Edovx4,
      ADR5 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_Danvx4
    );
  inst_cortexm0_u_logic_U2x2z4_inst_cortexm0_u_logic_U2x2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Lxwvx4,
      O => inst_cortexm0_u_logic_Lxwvx4_0
    );
  inst_cortexm0_u_logic_Lcpvx4_Izwvx4_OR_940_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"3F3F3F3F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Lcpvx4_Izwvx4_OR_940_o
    );
  inst_cortexm0_u_logic_Lxwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"0000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Lxwvx4
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"0000C4C600008082"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o20_28722
    );
  inst_cortexm0_u_logic_Hjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FFFFC0AAC0AAC0AA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR1 => inst_cortexm0_u_logic_Ufy2z4_28381,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => ahbmi_hrdata_7_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N298
    );
  inst_cortexm0_u_logic_U2x2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U2x2z4_CLK,
      I => inst_cortexm0_u_logic_Hjnvx4_5697,
      O => inst_cortexm0_u_logic_U2x2z4_25620,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FFFFEAC0FFFFEAC0"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_F1x2z4_28321,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N298,
      O => inst_cortexm0_u_logic_Hjnvx4_5697
    );
  inst_cortexm0_u_logic_Ruhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"FFFFF5FDFFFFF5F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ruhvx44_27920,
      ADR4 => inst_cortexm0_u_logic_Ruhvx45_28648,
      ADR3 => inst_cortexm0_u_logic_J43wx4,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_O76wx4_0,
      ADR0 => inst_cortexm0_u_logic_V76wx4,
      O => inst_cortexm0_u_logic_Ruhvx46_28973
    );
  inst_cortexm0_u_logic_Ruhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"FFFFFFFFFFFFECA0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ruhvx46_28973,
      ADR0 => inst_cortexm0_u_logic_C2yvx4,
      ADR2 => inst_cortexm0_u_logic_Su6wx4,
      ADR3 => inst_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2884_o,
      ADR1 => inst_cortexm0_u_logic_Ruhvx47_27951,
      ADR4 => inst_cortexm0_u_logic_Ruhvx42_28972,
      O => inst_cortexm0_u_logic_Ruhvx48_28237
    );
  inst_cortexm0_u_logic_Ruhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"0000000000F004F4"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => N1483,
      ADR1 => inst_cortexm0_u_logic_Ipkwx4_0,
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Ruhvx42_28972
    );
  inst_cortexm0_u_logic_Ruhvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"FF7FFF7FFF7FFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xhxvx4,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Abgwx4,
      ADR5 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1483
    );
  inst_cortexm0_u_logic_Mrsvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"FFFFFDF8FFFFFDFD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o211,
      ADR5 => inst_cortexm0_u_logic_X77wx4,
      O => inst_cortexm0_u_logic_Mrsvx411_28720
    );
  inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o2111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"FFFFCCCCFFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o211
    );
  inst_cortexm0_u_logic_Ruhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"22AAA2AA00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_B73wx4,
      ADR0 => inst_cortexm0_u_logic_Pcyvx4,
      ADR1 => inst_cortexm0_u_logic_Us2wx4_Whgvx4_OR_1321_o,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Oedwx4,
      ADR3 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o211,
      O => inst_cortexm0_u_logic_Ruhvx45_28648
    );
  inst_cortexm0_u_logic_Y6t2z4_inst_cortexm0_u_logic_Y6t2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I9nvx41_5621,
      O => inst_cortexm0_u_logic_I9nvx41_0
    );
  inst_cortexm0_u_logic_Y6t2z4_inst_cortexm0_u_logic_Y6t2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o,
      O => inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o_0
    );
  inst_cortexm0_u_logic_B9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"F033E133F033E133"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => inst_cortexm0_u_logic_Qcy2z4_26387,
      ADR4 => inst_cortexm0_u_logic_Bby2z4_26646,
      ADR0 => inst_cortexm0_u_logic_M9y2z4_26794,
      ADR1 => inst_cortexm0_u_logic_Msub_n16536_cy(4),
      ADR5 => '1',
      O => inst_cortexm0_u_logic_B9nvx41_27831
    );
  inst_cortexm0_u_logic_I9nvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"EE331133"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Bby2z4_26646,
      ADR0 => inst_cortexm0_u_logic_M9y2z4_26794,
      ADR1 => inst_cortexm0_u_logic_Msub_n16536_cy(4),
      O => inst_cortexm0_u_logic_I9nvx41_5621
    );
  inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"8000000080000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o
    );
  inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"08000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      O => inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o
    );
  inst_cortexm0_u_logic_Msub_n16536_cy_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FFFE0000FFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR1 => inst_cortexm0_u_logic_Y7y2z4_26795,
      ADR2 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR0 => inst_cortexm0_u_logic_K6y2z4_26910,
      ADR3 => inst_cortexm0_u_logic_W4y2z4_26796,
      ADR5 => inst_cortexm0_u_logic_By4wx4_27605,
      O => inst_cortexm0_u_logic_Msub_n16536_cy(4)
    );
  inst_cortexm0_u_logic_Y6t2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_J5vvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y6t2z4_CLK,
      I => inst_cortexm0_u_logic_By4wx4_27605,
      O => inst_cortexm0_u_logic_Y6t2z4_26407,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_By4wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_K6y2z4_26910,
      ADR4 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR2 => inst_cortexm0_u_logic_Bdm2z4_27105,
      ADR1 => inst_cortexm0_u_logic_Bby2z4_26646,
      ADR5 => N262,
      O => inst_cortexm0_u_logic_By4wx4_27605
    );
  inst_cortexm0_u_logic_Mrsvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"F3F3B3B3F1F1B1B0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      O => inst_cortexm0_u_logic_Mrsvx44_28615
    );
  inst_cortexm0_u_logic_Zj53z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zj53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zj53z4_IN,
      O => inst_cortexm0_u_logic_Zj53z4_25999,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ka93z4_inst_cortexm0_u_logic_Ka93z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mrsvx43_pack_11,
      O => inst_cortexm0_u_logic_Mrsvx43_28967
    );
  inst_cortexm0_u_logic_Gv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"0100010001000100"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Gv6wx4
    );
  inst_cortexm0_u_logic_Mrsvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"0CFC00F0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Mrsvx43_pack_11
    );
  inst_cortexm0_u_logic_Mrsvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"FFFFFFFF5F5F5F5C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N1529
    );
  inst_cortexm0_u_logic_Mrsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"FFBB3333EEAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Mrsvx44_28615,
      ADR0 => inst_cortexm0_u_logic_Mrsvx43_28967,
      ADR5 => inst_cortexm0_u_logic_Mrsvx42_28965,
      O => inst_cortexm0_u_logic_Mrsvx45_28614
    );
  inst_cortexm0_u_logic_Ka93z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ka93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ka93z4_IN,
      O => inst_cortexm0_u_logic_Ka93z4_27720,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mrsvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"E2EE2222E2EEE2EE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => N1529,
      O => inst_cortexm0_u_logic_Mrsvx42_28965
    );
  inst_cortexm0_u_logic_Owhvx438 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"CC00CC0044000400"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_C2yvx4,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR5 => inst_cortexm0_u_logic_Owhvx437_28970,
      O => inst_cortexm0_u_logic_Owhvx438_28732
    );
  inst_cortexm0_u_logic_Owhvx437 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"5555040400440004"
    )
    port map (
      ADR0 => N1280,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR5 => inst_cortexm0_u_logic_Xhqvx4,
      O => inst_cortexm0_u_logic_Owhvx437_28970
    );
  inst_cortexm0_u_logic_Urw2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Urw2z4_CLK,
      I => inst_cortexm0_u_logic_Fohvx4,
      O => inst_cortexm0_u_logic_Urw2z4_28385,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"F050F0D8F050F050"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => ahbmi_hrdata_1_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_Urw2z4_28385,
      ADR4 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Fohvx4
    );
  GND_12_o_HRDATA_31_equal_1_o_31_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"0000000000000020"
    )
    port map (
      ADR4 => ahbmi_hrdata_24_IBUF_0,
      ADR0 => ahbmi_hrdata_26_IBUF_0,
      ADR1 => ahbmi_hrdata_27_IBUF_0,
      ADR2 => ahbmi_hrdata_25_IBUF_0,
      ADR3 => ahbmi_hrdata_28_IBUF_0,
      ADR5 => ahbmi_hrdata_29_IBUF_0,
      O => GND_12_o_HRDATA_31_equal_1_o_31_1_27929
    );
  inst_cortexm0_u_logic_Pty2z4_inst_cortexm0_u_logic_Pty2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N110,
      O => N110_0
    );
  inst_cortexm0_u_logic_Abgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Abgwx4
    );
  inst_cortexm0_u_logic_X07wx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"003333FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      O => N110
    );
  inst_cortexm0_u_logic_Yafwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"3F3F3F3F0F3F0E3F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR4 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR5 => inst_cortexm0_u_logic_Abgwx4,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Yafwx42_27565
    );
  inst_cortexm0_u_logic_O5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"FCF0FAFACC00AAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR3 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR1 => inst_cortexm0_u_logic_Y7y2z4_26795,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => ahbmi_hrdata_1_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N276
    );
  inst_cortexm0_u_logic_Pty2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pty2z4_CLK,
      I => inst_cortexm0_u_logic_O5nvx4_5727,
      O => inst_cortexm0_u_logic_Pty2z4_26143,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"FFFFEECCFFFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Urw2z4_28385,
      ADR1 => inst_cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N276,
      O => inst_cortexm0_u_logic_O5nvx4_5727
    );
  inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"1FFF5FFF11FF55FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_M5tvx4,
      ADR1 => inst_cortexm0_u_logic_N7c3z4_26656,
      ADR4 => inst_cortexm0_u_logic_Ts5wx4,
      ADR5 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      O => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o3_28785
    );
  inst_cortexm0_u_logic_Bxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"FFFFFFFFDDDDDDDD"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Bxxwx4
    );
  inst_cortexm0_u_logic_Wai2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wai2z4_CLK,
      I => inst_cortexm0_u_logic_Lyhvx4,
      O => inst_cortexm0_u_logic_Wai2z4_26027,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"FFFE0F0EFFFF0F0F"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Lyhvx44_27151,
      ADR0 => inst_cortexm0_u_logic_Lyhvx49_27152,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Lyhvx46_27153,
      ADR5 => inst_cortexm0_u_logic_V76wx4,
      O => inst_cortexm0_u_logic_Lyhvx4
    );
  inst_cortexm0_u_logic_V76wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"3333003331310031"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hw52z4_Huqvx4_AND_5859_o_0,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_M66wx4_0,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Ohpvx4_0,
      O => inst_cortexm0_u_logic_V76wx4
    );
  inst_cortexm0_u_logic_Lq03z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lq03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lq03z4_IN,
      O => inst_cortexm0_u_logic_Lq03z4_28681,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o24121 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"0000000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o2412
    );
  inst_cortexm0_u_logic_Mmux_Oqb2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"005500550055FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR0 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Oqb2z4
    );
  inst_cortexm0_u_logic_M4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"FFE4FF44E4E44444"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR4 => inst_cortexm0_u_logic_Fey2z4_28345,
      ADR2 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N268
    );
  inst_cortexm0_u_logic_H9i2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H9i2z4_CLK,
      I => inst_cortexm0_u_logic_M4nvx4_6213,
      O => inst_cortexm0_u_logic_H9i2z4_25619,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_M4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"FFFFF888FFFFF888"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Qzw2z4_28386,
      ADR1 => inst_cortexm0_u_logic_Pfovx4,
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N268,
      O => inst_cortexm0_u_logic_M4nvx4_6213
    );
  inst_cortexm0_u_logic_Xxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"0C3FFFFF0C3F5D7F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR5 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR3 => inst_cortexm0_u_logic_Ugewx4,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => inst_cortexm0_u_logic_Xxhvx43_28699
    );
  inst_cortexm0_u_logic_Tuawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"0000000080000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Tuawx41_28649
    );
  inst_cortexm0_u_logic_J6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FAFCAACCF0FC00CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR5 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR0 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR1 => inst_cortexm0_u_logic_Zoy2z4_27509,
      ADR2 => ahbmi_hrdata_14_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N282
    );
  inst_cortexm0_u_logic_Zoy2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zoy2z4_CLK,
      I => inst_cortexm0_u_logic_J6nvx4_6184,
      O => inst_cortexm0_u_logic_Zoy2z4_27509,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_J6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FFFFFFC0FFC0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Enw2z4_28352,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_30_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Vapvx4,
      ADR3 => N282,
      O => inst_cortexm0_u_logic_J6nvx4_6184
    );
  inst_cortexm0_u_logic_Ufy2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ufy2z4_CLK,
      I => inst_cortexm0_u_logic_G8nvx4,
      O => inst_cortexm0_u_logic_Ufy2z4_28381,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_G8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => X"FFFFECFFCCFFECFF"
    )
    port map (
      ADR2 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_Ueovx4,
      ADR5 => inst_cortexm0_u_logic_Ufy2z4_28381,
      ADR3 => inst_cortexm0_u_logic_Abovx4,
      ADR4 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_G8nvx4
    );
  GND_12_o_HRDATA_31_equal_1_o_31_5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => ahbmi_hrdata_15_IBUF_0,
      ADR2 => ahbmi_hrdata_14_IBUF_0,
      ADR5 => ahbmi_hrdata_0_IBUF_0,
      ADR3 => ahbmi_hrdata_3_IBUF_0,
      ADR0 => ahbmi_hrdata_4_IBUF_0,
      ADR4 => ahbmi_hrdata_5_IBUF_0,
      O => GND_12_o_HRDATA_31_equal_1_o_31_4_27932
    );
  inst_cortexm0_u_logic_Fey2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fey2z4_CLK,
      I => inst_cortexm0_u_logic_N8nvx4,
      O => inst_cortexm0_u_logic_Fey2z4_28345,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => X"AA30AA00AA00AA00"
    )
    port map (
      ADR5 => ahbmi_hrdata_22_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => inst_cortexm0_u_logic_Ueovx4,
      ADR0 => inst_cortexm0_u_logic_Fey2z4_28345,
      ADR4 => inst_cortexm0_u_logic_Abovx4,
      ADR3 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_N8nvx4
    );
  inst_cortexm0_u_logic_F1x2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F1x2z4_CLK,
      I => inst_cortexm0_u_logic_Pmhvx4,
      O => inst_cortexm0_u_logic_F1x2z4_28321,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => X"F7F3F3F304000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_F1x2z4_28321,
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR3 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Pmhvx4
    );
  inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o_inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mvhvx44_6305,
      O => inst_cortexm0_u_logic_Mvhvx44_0
    );
  inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o_inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mcewx4_pack_9,
      O => inst_cortexm0_u_logic_Mcewx4
    );
  inst_cortexm0_u_logic_Mvhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y102"
    )
    port map (
      IA => N1643,
      IB => N1644,
      O => inst_cortexm0_u_logic_Mvhvx44_6305,
      SEL => inst_cortexm0_u_logic_Npk2z4_25677
    );
  inst_cortexm0_u_logic_Mvhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"00000000CCCCCECE"
    )
    port map (
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Mcewx4,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o,
      O => N1643
    );
  inst_cortexm0_u_logic_Mvhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"C000C000FFFFC000"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N1644
    );
  inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"0000440000004400"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Howvx4_B73wx4_AND_2724_o
    );
  inst_cortexm0_u_logic_Mcewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"00004040"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Mcewx4_pack_9
    );
  inst_cortexm0_u_logic_Yuhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"0000000000000010"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Fjewx4,
      O => inst_cortexm0_u_logic_Yuhvx423_28756
    );
  inst_cortexm0_u_logic_Ik4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Ik4wx41_28993
    );
  inst_cortexm0_u_logic_T93wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_T93wx4
    );
  inst_cortexm0_u_logic_Ik4wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"F0B0F0A0A0A0A0A0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_H0kwx4,
      ADR1 => inst_cortexm0_u_logic_Oqb2z4,
      ADR0 => inst_cortexm0_u_logic_Ik4wx41_28993,
      ADR3 => inst_cortexm0_u_logic_T93wx4,
      O => inst_cortexm0_u_logic_Ik4wx42_28992
    );
  inst_cortexm0_u_logic_Ik4wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"FFFFFFC0FFFFEEC0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Ik4wx4341,
      ADR0 => inst_cortexm0_u_logic_T93wx4,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR4 => inst_cortexm0_u_logic_Ik4wx42_28992,
      O => inst_cortexm0_u_logic_Ik4wx43_27482
    );
  N52_N52_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1024,
      O => N1024_0
    );
  inst_cortexm0_u_logic_Tuvwx41_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y101"
    )
    port map (
      IA => N1383,
      IB => N1384,
      O => N1024,
      SEL => inst_cortexm0_u_logic_Jk0xx4_26849
    );
  inst_cortexm0_u_logic_Tuvwx41_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"FEDCFEDCFEDCFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ye4wx4,
      ADR4 => inst_cortexm0_u_logic_E5owx43_0,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_Qk0xx4,
      ADR2 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR3 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      O => N1383
    );
  inst_cortexm0_u_logic_Tuvwx41_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"FFF0FFF1FFF0FFF1"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR0 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR4 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR2 => inst_cortexm0_u_logic_Ye4wx4,
      O => N1384
    );
  inst_cortexm0_u_logic_Jk0xx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"FFFFFFFF3F330F00"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1170_o,
      ADR2 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o,
      ADR1 => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o_0,
      O => N52
    );
  inst_cortexm0_u_logic_Jk0xx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"4444040000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Us2wx4_Whgvx4_OR_1321_o,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_B73wx4,
      ADR2 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => N52,
      O => inst_cortexm0_u_logic_Jk0xx4_26849
    );
  inst_cortexm0_u_logic_Mvhvx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"FFBFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N1555
    );
  inst_cortexm0_u_logic_Vwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"FFFFFFFFFFFDFDFD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vwhvx416_0,
      ADR4 => inst_cortexm0_u_logic_P9fwx4_0,
      ADR0 => inst_cortexm0_u_logic_Dziwx4_Lcpvx4_OR_867_o,
      ADR2 => inst_cortexm0_u_logic_Vwhvx419_28499,
      ADR1 => inst_cortexm0_u_logic_Vwhvx417_27689,
      ADR5 => inst_cortexm0_u_logic_Vwhvx415_28995,
      O => inst_cortexm0_u_logic_Vwhvx420_28752
    );
  inst_cortexm0_u_logic_Vwhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"00000000000002FF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Fjewx4,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Vwhvx415_28995
    );
  inst_cortexm0_u_logic_Bqcwx4_inst_cortexm0_u_logic_Bqcwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_P9fwx4,
      O => inst_cortexm0_u_logic_P9fwx4_0
    );
  inst_cortexm0_u_logic_Bqcwx4_inst_cortexm0_u_logic_Bqcwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ppsvx41_pack_3,
      O => inst_cortexm0_u_logic_Ppsvx41_28996
    );
  inst_cortexm0_u_logic_Bqcwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FFFFF0FFFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bqcwx4
    );
  inst_cortexm0_u_logic_P9fwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"00550000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Fjewx4,
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_P9fwx4
    );
  inst_cortexm0_u_logic_Gcqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Gcqvx4
    );
  inst_cortexm0_u_logic_Ppsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FFEEFF0E"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Bqcwx4,
      ADR0 => inst_cortexm0_u_logic_Msyvx4,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Ppsvx41_pack_3
    );
  inst_cortexm0_u_logic_Ppsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"880088008800A8A0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ppsvx4311,
      ADR3 => inst_cortexm0_u_logic_Ppsvx41_28996,
      ADR1 => inst_cortexm0_u_logic_Ppsvx44_0,
      ADR2 => inst_cortexm0_u_logic_Jf6wx4,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_C9yvx4,
      O => inst_cortexm0_u_logic_Ppsvx45_27730
    );
  inst_cortexm0_u_logic_Kfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"D050000000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kyi2z4_26202,
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o,
      ADR1 => inst_cortexm0_u_logic_Gcqvx4,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Kfpvx42_27727
    );
  inst_cortexm0_u_logic_C2yvx4_inst_cortexm0_u_logic_C2yvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z5pvx44_6250,
      O => inst_cortexm0_u_logic_Z5pvx44_0
    );
  inst_cortexm0_u_logic_C2yvx4_inst_cortexm0_u_logic_C2yvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z5pvx43_pack_5,
      O => inst_cortexm0_u_logic_Z5pvx43_27496
    );
  inst_cortexm0_u_logic_C2yvx4_inst_cortexm0_u_logic_C2yvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Sznvx4,
      O => inst_cortexm0_u_logic_Sznvx4_0
    );
  inst_cortexm0_u_logic_C2yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"0033003300330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_C2yvx4
    );
  inst_cortexm0_u_logic_Z5pvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"0F0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Z5pvx44_6250
    );
  inst_cortexm0_u_logic_Rfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"0000003000000030"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Rfpvx42_27792
    );
  inst_cortexm0_u_logic_Z5pvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"DFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Z5pvx43_pack_5
    );
  inst_cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1376_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1376_o
    );
  inst_cortexm0_u_logic_Sznvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Sznvx4
    );
  inst_cortexm0_u_logic_Z5pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"AF8FAF8FAF8FAA88"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Z5pvx43_27496,
      ADR1 => inst_cortexm0_u_logic_Fscwx4,
      ADR3 => inst_cortexm0_u_logic_Oedwx4,
      ADR2 => inst_cortexm0_u_logic_C2yvx4,
      ADR5 => inst_cortexm0_u_logic_T93wx4,
      ADR4 => inst_cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1376_o,
      O => inst_cortexm0_u_logic_Z5pvx42_27602
    );
  inst_cortexm0_u_logic_Svk2z4_1_inst_cortexm0_u_logic_Svk2z4_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1443_pack_7,
      O => N1443
    );
  inst_cortexm0_u_logic_Fvhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"0000000022F233F3"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Bqcwx4,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Msyvx4,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Qmkwx4,
      ADR3 => inst_cortexm0_u_logic_S87wx4,
      O => inst_cortexm0_u_logic_Fvhvx41_28205
    );
  inst_cortexm0_u_logic_Layvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"0000000300000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR2 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR4 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Layvx4
    );
  inst_cortexm0_u_logic_Kxkwx45_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"FFFF00F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR2 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR4 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      O => N1443_pack_7
    );
  inst_cortexm0_u_logic_Svk2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_1_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_1_IN,
      O => inst_cortexm0_u_logic_Svk2z4_1_27464,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kxkwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"55001000FFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR3 => inst_cortexm0_u_logic_Layvx4,
      ADR4 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR2 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR1 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR5 => N1443,
      O => inst_cortexm0_u_logic_Kxkwx45_27946
    );
  inst_cortexm0_u_logic_Qmkwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"FFFFFFFFFFFFFFDD"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR4 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR1 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR5 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR0 => inst_cortexm0_u_logic_Layvx4,
      O => inst_cortexm0_u_logic_Qmkwx4
    );
  inst_cortexm0_u_logic_T1d3z4_inst_cortexm0_u_logic_T1d3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fjswx4_pack_7,
      O => inst_cortexm0_u_logic_Fjswx4
    );
  inst_cortexm0_u_logic_Fjswx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y111"
    )
    port map (
      IA => N1623,
      IB => N1624,
      O => inst_cortexm0_u_logic_Fjswx4_pack_7,
      SEL => inst_cortexm0_u_logic_Tki2z4_25766
    );
  inst_cortexm0_u_logic_T1d3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_IN,
      O => inst_cortexm0_u_logic_T1d3z4_25873,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fjswx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"FF77FF5755775557"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Qmkwx4,
      ADR4 => inst_cortexm0_u_logic_Fjswx43_28168,
      ADR0 => inst_cortexm0_u_logic_G2lwx4,
      ADR5 => inst_cortexm0_u_logic_C3z2z4_25709,
      O => N1623
    );
  inst_cortexm0_u_logic_Fjswx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"CF880088FFFFFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_G2lwx4,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => N1624
    );
  inst_cortexm0_u_logic_G2lwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"0A020F0300000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o,
      ADR5 => inst_cortexm0_u_logic_H2xvx4,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_G2lwx4
    );
  inst_cortexm0_u_logic_Svk2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_IN,
      O => inst_cortexm0_u_logic_Svk2z4_25875,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_I7r2z4_26518,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o8_26523
    );
  inst_cortexm0_u_logic_Vtyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"0000FFFF0000FFAB"
    )
    port map (
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Vtyvx43_27751,
      ADR3 => inst_cortexm0_u_logic_Vtyvx42_28998,
      ADR2 => inst_cortexm0_u_logic_Zj3wx4_M93wx4_OR_1380_o,
      ADR1 => inst_cortexm0_u_logic_Bqcwx4,
      ADR0 => inst_cortexm0_u_logic_Mkrwx4,
      O => inst_cortexm0_u_logic_Vtyvx4
    );
  inst_cortexm0_u_logic_Vtyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"FF00FF0088888F8F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR1 => inst_cortexm0_u_logic_Srgwx4,
      ADR3 => inst_cortexm0_u_logic_Vtyvx41_28997,
      O => inst_cortexm0_u_logic_Vtyvx42_28998
    );
  inst_cortexm0_u_logic_Vtyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"00000F00888B8F8B"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Vtyvx41_28997
    );
  inst_cortexm0_u_logic_T583z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T583z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T583z4_IN,
      O => inst_cortexm0_u_logic_T583z4_27721,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Av13z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Av13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Av13z4_IN,
      O => inst_cortexm0_u_logic_Av13z4_26521,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => X"0000070F00000B0F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Bn53z4_26522,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Av13z4_26521,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o7_26520
    );
  inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o_inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ppsvx44_6403,
      O => inst_cortexm0_u_logic_Ppsvx44_0
    );
  inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o_inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ppsvx43_pack_9,
      O => inst_cortexm0_u_logic_Ppsvx43_28999
    );
  inst_cortexm0_u_logic_Ppsvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y106"
    )
    port map (
      IA => N1607,
      IB => N1608,
      O => inst_cortexm0_u_logic_Ppsvx44_6403,
      SEL => inst_cortexm0_u_logic_Ppsvx43_28999
    );
  inst_cortexm0_u_logic_Ppsvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"0C000C000E0A0C00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C9yvx4,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Mv2wx4,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Jf6wx4,
      ADR1 => inst_cortexm0_u_logic_S87wx4,
      O => N1607
    );
  inst_cortexm0_u_logic_Ppsvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"FFDCFF00FFFFFF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_C9yvx4,
      ADR2 => inst_cortexm0_u_logic_Mv2wx4,
      ADR3 => inst_cortexm0_u_logic_Jf6wx4,
      O => N1608
    );
  inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"0080000000800000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o
    );
  inst_cortexm0_u_logic_Ppsvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"FFFFC5F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Ppsvx43_pack_9
    );
  inst_cortexm0_u_logic_Vtyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"FFFF0008FFFF0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o,
      ADR5 => inst_cortexm0_u_logic_Ffqvx4,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Twb2z4_M66wx4_AND_6660_o,
      O => inst_cortexm0_u_logic_Vtyvx43_27751
    );
  inst_cortexm0_u_logic_Svk2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_2_CLK,
      I => inst_cortexm0_u_logic_Kxkwx4,
      O => inst_cortexm0_u_logic_Svk2z4_2_25775,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kxkwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => X"FFFBFFF3FFBBFF33"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_G2lwx4,
      ADR3 => inst_cortexm0_u_logic_Kxkwx42_0,
      ADR5 => inst_cortexm0_u_logic_Kxkwx45_27946,
      ADR2 => inst_cortexm0_u_logic_C9yvx4,
      ADR4 => inst_cortexm0_u_logic_Pyxvx4,
      ADR0 => inst_cortexm0_u_logic_Zoy2z4_27509,
      O => inst_cortexm0_u_logic_Kxkwx4
    );
  inst_cortexm0_u_logic_Cmn2z4_inst_cortexm0_u_logic_Cmn2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kxkwx42_6435,
      O => inst_cortexm0_u_logic_Kxkwx42_0
    );
  inst_cortexm0_u_logic_Cmn2z4_inst_cortexm0_u_logic_Cmn2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yuhvx420_6454,
      O => inst_cortexm0_u_logic_Yuhvx420_0
    );
  inst_cortexm0_u_logic_Kxkwx42 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y107"
    )
    port map (
      IA => N1617,
      IB => N1618,
      O => inst_cortexm0_u_logic_Kxkwx42_6435,
      SEL => inst_cortexm0_u_logic_Tki2z4_25766
    );
  inst_cortexm0_u_logic_Kxkwx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => N1617
    );
  inst_cortexm0_u_logic_Kxkwx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"CF008F88CF008F88"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => inst_cortexm0_u_logic_Yzi2z4_26694,
      O => N1618
    );
  inst_cortexm0_u_logic_Owhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"373F0505000C0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_R13wx4,
      ADR0 => inst_cortexm0_u_logic_Msyvx4,
      O => inst_cortexm0_u_logic_Owhvx432_28730
    );
  inst_cortexm0_u_logic_Cmn2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cmn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cmn2z4_IN,
      O => inst_cortexm0_u_logic_Cmn2z4_25719,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R13wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"0055000000550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_R13wx4
    );
  inst_cortexm0_u_logic_Yuhvx420 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"0000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Yuhvx420_6454
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o26_inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o26_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25_pack_9,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25_29003
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o24 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y112"
    )
    port map (
      IA => N1689,
      IB => N1690,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25_pack_9,
      SEL => inst_cortexm0_u_logic_W7hwx4
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o24_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"0000AAFF33333333"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      O => N1689
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o24_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"5555555533333F33"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1690
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"00EA00FF00C000C0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_F57wx4,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o23,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o25_29003,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o26_28726
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"FFFFFF77FFFFFF77"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o23
    );
  inst_cortexm0_u_logic_Yaz2z4_2_inst_cortexm0_u_logic_Yaz2z4_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_6478,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_0
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y108"
    )
    port map (
      IA => N1627,
      IB => N1628,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_6478,
      SEL => inst_cortexm0_u_logic_Nsk2z4_25763
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"EEEECCEEEECCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Hp2wx4,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_0,
      O => N1627
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o15_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"FFFFA2F3FFFF0203"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Hp2wx4,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_0,
      O => N1628
    );
  inst_cortexm0_u_logic_Yaz2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_2_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_2_IN,
      O => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ggswx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"FFF8FFFFF8F8FFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_G2lwx4,
      ADR2 => inst_cortexm0_u_logic_Ggswx42_0,
      ADR5 => inst_cortexm0_u_logic_C9yvx4,
      ADR3 => inst_cortexm0_u_logic_Layvx4,
      ADR0 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Pyxvx4,
      O => N1469
    );
  inst_cortexm0_u_logic_Yaz2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_1_CLK,
      I => inst_cortexm0_u_logic_Ggswx4,
      O => inst_cortexm0_u_logic_Yaz2z4_1_27465,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ggswx44 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"FFFF7705FFFF7300"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Yj6wx4,
      ADR1 => inst_cortexm0_u_logic_Iufwx4,
      ADR5 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR4 => N1469,
      O => inst_cortexm0_u_logic_Ggswx4
    );
  inst_cortexm0_u_logic_Bdwwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"0033113303031111"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Kw63z4_29004,
      ADR0 => inst_cortexm0_u_logic_Ka93z4_27720,
      ADR2 => inst_cortexm0_u_logic_T583z4_27721,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bdwwx43_27376
    );
  inst_cortexm0_u_logic_Ixxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"50305F30503F5F3F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_T583z4_27721,
      ADR4 => inst_cortexm0_u_logic_K0u2z4_27375,
      ADR0 => inst_cortexm0_u_logic_G4r2z4_27722,
      ADR1 => inst_cortexm0_u_logic_Kw63z4_29004,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Ixxwx41_29005
    );
  inst_cortexm0_u_logic_Ixxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"FFF0FCFCFFF0FCFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Ixxwx42_28616,
      ADR3 => inst_cortexm0_u_logic_Ixxwx41_29005,
      O => inst_cortexm0_u_logic_Ixxwx4
    );
  inst_cortexm0_u_logic_Kw63z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kw63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kw63z4_IN,
      O => inst_cortexm0_u_logic_Kw63z4_29004,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Svxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"BFBFBFB0FFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ixxwx4,
      O => inst_cortexm0_u_logic_Svxwx4
    );
  inst_cortexm0_u_logic_M4j2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M4j2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_M4j2z4_IN,
      O => inst_cortexm0_u_logic_M4j2z4_26186,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Afyvx4_inst_cortexm0_u_logic_Afyvx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ddyvx4,
      O => inst_cortexm0_u_logic_Ddyvx4_0
    );
  inst_cortexm0_u_logic_Afyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"0010001000100010"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR0 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR2 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR3 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Afyvx4
    );
  inst_cortexm0_u_logic_Ddyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"00200020"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR0 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR2 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR3 => inst_cortexm0_u_logic_Xc2wx4_25716,
      O => inst_cortexm0_u_logic_Ddyvx4
    );
  GND_12_o_HRDATA_31_equal_1_o_31_3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => ahbmi_hrdata_31_IBUF_0,
      ADR4 => ahbmi_hrdata_30_IBUF_0,
      ADR2 => ahbmi_hrdata_16_IBUF_0,
      ADR3 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR5 => ahbmi_hrdata_21_IBUF_0,
      O => GND_12_o_HRDATA_31_equal_1_o_31_2_27930
    );
  N520_N520_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N864_pack_1,
      O => N864
    );
  inst_cortexm0_u_logic_Ranvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"FF33FF00FF35FF00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR3 => N864,
      ADR5 => inst_cortexm0_u_logic_Qk0xx4,
      ADR1 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR2 => inst_cortexm0_u_logic_Jk0xx4_26849,
      ADR4 => inst_cortexm0_u_logic_C6mwx4,
      O => N520
    );
  inst_cortexm0_u_logic_Abovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"FF5FFFFFFF5FFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Rqywx4,
      ADR4 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR0 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => '1',
      O => N862
    );
  inst_cortexm0_u_logic_Abovx41_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"FF3FFFFF"
    )
    port map (
      ADR1 => ahbmi_hrdata_30_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Rqywx4,
      ADR4 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR0 => '1',
      O => N864_pack_1
    );
  inst_cortexm0_u_logic_M9y2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M9y2z4_CLK,
      I => inst_cortexm0_u_logic_P9nvx4_6771,
      O => inst_cortexm0_u_logic_M9y2z4_26794,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P9nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => X"FAF0F7F355005703"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_Msub_n16536_cy(4),
      ADR1 => N518,
      ADR5 => inst_cortexm0_u_logic_M9y2z4_26794,
      ADR2 => inst_cortexm0_u_logic_Edovx4,
      ADR3 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_P9nvx4_6771
    );
  inst_cortexm0_u_logic_F0y2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F0y2z4_CLK,
      I => inst_cortexm0_u_logic_Yanvx4,
      O => inst_cortexm0_u_logic_F0y2z4_26841,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yanvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => X"FFEC0020CCCC0000"
    )
    port map (
      ADR0 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => inst_cortexm0_u_logic_Ueovx4,
      ADR4 => inst_cortexm0_u_logic_F0y2z4_26841,
      ADR5 => inst_cortexm0_u_logic_Abovx4,
      ADR1 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Yanvx4
    );
  inst_cortexm0_u_logic_Jhy2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jhy2z4_CLK,
      I => inst_cortexm0_u_logic_Z7nvx4,
      O => inst_cortexm0_u_logic_Jhy2z4_26386,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Z7nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => X"202020200000FF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_Hlsvx4,
      ADR1 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR3 => inst_cortexm0_u_logic_Abovx4,
      ADR5 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Z7nvx4
    );
  inst_cortexm0_u_logic_Edovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => X"00000000F0E4FFFF"
    )
    port map (
      ADR5 => N625,
      ADR2 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR3 => inst_cortexm0_u_logic_Qk0xx4,
      ADR0 => inst_cortexm0_u_logic_Jk0xx4_26849,
      ADR1 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR4 => inst_cortexm0_u_logic_C6mwx4,
      O => inst_cortexm0_u_logic_Edovx4
    );
  inst_cortexm0_u_logic_Xxhvx411_inst_cortexm0_u_logic_Xxhvx411_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kfpvx43_pack_9,
      O => inst_cortexm0_u_logic_Kfpvx43_26574
    );
  inst_cortexm0_u_logic_Xxhvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"0000000500000005"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xxhvx411_27867
    );
  inst_cortexm0_u_logic_Kfpvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"00000004"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Kfpvx43_pack_9
    );
  inst_cortexm0_u_logic_Lyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"FFFFFFFFFF00FFBF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR1 => inst_cortexm0_u_logic_R0t2z4_27758,
      ADR2 => inst_cortexm0_u_logic_G7x2z4_27759,
      ADR5 => inst_cortexm0_u_logic_Fjewx4,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Lyhvx42_29011
    );
  inst_cortexm0_u_logic_Lyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"AAAAAEAA00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Lyhvx42_29011,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Lyhvx41_27937,
      O => inst_cortexm0_u_logic_Lyhvx43_29010
    );
  inst_cortexm0_u_logic_Lyhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"5555505055555054"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Lyhvx43_29010,
      ADR1 => inst_cortexm0_u_logic_Clewx4,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Kfpvx43_26574,
      O => inst_cortexm0_u_logic_Lyhvx44_27151
    );
  N518_N518_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ushvx41_pack_3,
      O => inst_cortexm0_u_logic_Ushvx41_29009
    );
  inst_cortexm0_u_logic_P9nvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"FFFFFFFF32370000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR5 => N862,
      ADR2 => inst_cortexm0_u_logic_Qk0xx4,
      ADR1 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR0 => inst_cortexm0_u_logic_Jk0xx4_26849,
      ADR4 => inst_cortexm0_u_logic_C6mwx4,
      O => N518
    );
  inst_cortexm0_u_logic_Us2wx4_Whgvx4_OR_1321_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"FFFF5555FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Us2wx4_Whgvx4_OR_1321_o
    );
  inst_cortexm0_u_logic_Ushvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"CDFFCDDD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Ushvx41_pack_3
    );
  inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"111F000F000F000F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR3 => inst_cortexm0_u_logic_Zhyvx4,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_Us2wx4_Whgvx4_OR_1321_o,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1
    );
  inst_cortexm0_u_logic_Ushvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"AABBAAFB00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Ushvx41_29009,
      O => inst_cortexm0_u_logic_Ushvx42_27702
    );
  inst_cortexm0_u_logic_Ytm2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ytm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ytm2z4_IN,
      O => inst_cortexm0_u_logic_Ytm2z4_26413,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Euzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"0808383808080808"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Lq03z4_28681,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => inst_cortexm0_u_logic_Ytm2z4_26413,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1249
    );
  inst_cortexm0_u_logic_Owq2z4_inst_cortexm0_u_logic_Owq2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N566_pack_2,
      O => N566
    );
  inst_cortexm0_u_logic_Leuvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"FFFFA0A0ECFFA0B3"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Mtqvx4,
      ADR3 => inst_cortexm0_u_logic_Hq1wx4,
      ADR2 => inst_cortexm0_u_logic_O1rvx4,
      ADR0 => inst_cortexm0_u_logic_Owq2z4_25797,
      O => N668
    );
  inst_cortexm0_u_logic_Owq2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Owq2z4_CLK,
      I => inst_cortexm0_u_logic_Fbnvx4,
      O => inst_cortexm0_u_logic_Owq2z4_25797,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"FFFC11F0EEFC00F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR5 => N566,
      ADR2 => inst_cortexm0_u_logic_W5rvx4,
      ADR4 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR3 => inst_cortexm0_u_logic_Abovx4,
      ADR1 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Fbnvx4
    );
  GND_12_o_HRDATA_31_equal_1_o_31_6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"1111111111111111"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => ahbmi_hrdata_7_IBUF_0,
      ADR0 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => '1',
      O => GND_12_o_HRDATA_31_equal_1_o_31_5_29006
    );
  inst_cortexm0_u_logic_Fbnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"0000F000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR3 => ahbmi_hrdata_28_IBUF_0,
      ADR1 => '1',
      ADR0 => '1',
      O => N566_pack_2
    );
  GND_12_o_HRDATA_31_equal_1_o_31_7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => GND_12_o_HRDATA_31_equal_1_o_31_Q,
      ADR5 => GND_12_o_HRDATA_31_equal_1_o_31_1_27929,
      ADR1 => GND_12_o_HRDATA_31_equal_1_o_31_2_27930,
      ADR2 => GND_12_o_HRDATA_31_equal_1_o_31_3_27931,
      ADR3 => GND_12_o_HRDATA_31_equal_1_o_31_4_27932,
      ADR4 => GND_12_o_HRDATA_31_equal_1_o_31_5_29006,
      O => GND_12_o_HRDATA_31_equal_1_o
    );
  inst_cortexm0_u_logic_Cn43z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cn43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cn43z4_IN,
      O => inst_cortexm0_u_logic_Cn43z4_27674,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yw0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"FFDFFFDFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Cn43z4_27674,
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1298
    );
  GND_12_o_HRDATA_31_equal_1_o_31_4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => ahbmi_hrdata_8_IBUF_0,
      ADR5 => ahbmi_hrdata_11_IBUF_0,
      ADR4 => ahbmi_hrdata_12_IBUF_0,
      ADR0 => ahbmi_hrdata_13_IBUF_0,
      O => GND_12_o_HRDATA_31_equal_1_o_31_3_27931
    );
  inst_cortexm0_u_logic_Enw2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Enw2z4_CLK,
      I => inst_cortexm0_u_logic_Aphvx4,
      O => inst_cortexm0_u_logic_Enw2z4_28352,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Aphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y96",
      INIT => X"FF0F0000FF8F0080"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => ahbmi_hrdata_14_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Enw2z4_28352,
      ADR5 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Aphvx4
    );
  inst_cortexm0_u_logic_Qa43z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qa43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qa43z4_IN,
      O => inst_cortexm0_u_logic_Qa43z4_28677,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mvhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"3705000000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR0 => inst_cortexm0_u_logic_Qdj2z4_26649,
      O => inst_cortexm0_u_logic_Mvhvx416_27781
    );
  inst_cortexm0_u_logic_K6yvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"FFFFFFFFAFAE0F0C"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o_0,
      ADR1 => inst_cortexm0_u_logic_W9fwx4,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_K6yvx41_29012,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR4 => inst_cortexm0_u_logic_Ruhvx427_0,
      O => inst_cortexm0_u_logic_K6yvx42_27335
    );
  inst_cortexm0_u_logic_K6yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"00558CDD00000C0C"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ilpvx4,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1394_o,
      O => inst_cortexm0_u_logic_K6yvx41_29012
    );
  inst_cortexm0_u_logic_R0t2z4_inst_cortexm0_u_logic_R0t2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N995,
      O => N995_0
    );
  inst_cortexm0_u_logic_R0t2z4_inst_cortexm0_u_logic_R0t2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vwhvx416_6900,
      O => inst_cortexm0_u_logic_Vwhvx416_0
    );
  inst_cortexm0_u_logic_Hp2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hp2wx4
    );
  inst_cortexm0_u_logic_W6qvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"AFAAFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_Ppsvx4,
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N995
    );
  inst_cortexm0_u_logic_Vwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"A0B00030FFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_A8yvx4,
      ADR3 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Pcyvx4,
      ADR5 => inst_cortexm0_u_logic_Hp2wx4,
      O => inst_cortexm0_u_logic_Vwhvx417_27689
    );
  inst_cortexm0_u_logic_W9fwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"FFFF55FFFFFF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR0 => inst_cortexm0_u_logic_R0t2z4_27758,
      ADR3 => inst_cortexm0_u_logic_G7x2z4_27759,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_W9fwx4
    );
  inst_cortexm0_u_logic_Vwhvx416 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"00002000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_G9w2z4_25828,
      ADR0 => inst_cortexm0_u_logic_R0t2z4_27758,
      ADR3 => inst_cortexm0_u_logic_G7x2z4_27759,
      O => inst_cortexm0_u_logic_Vwhvx416_6900
    );
  inst_cortexm0_u_logic_R0t2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R0t2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_R0t2z4_IN,
      O => inst_cortexm0_u_logic_R0t2z4_27758,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Ppsvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"22222200A222A200"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ppsvx410_27756,
      ADR3 => inst_cortexm0_u_logic_I1c2z4,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Ppsvx45_27730,
      ADR5 => inst_cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6671_o,
      ADR4 => inst_cortexm0_u_logic_W9fwx4,
      O => inst_cortexm0_u_logic_Ppsvx4
    );
  inst_cortexm0_u_logic_Lpv2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lpv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lpv2z4_IN,
      O => inst_cortexm0_u_logic_Lpv2z4_26133,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ukt2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ukt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ukt2z4_IN,
      O => inst_cortexm0_u_logic_Ukt2z4_26248,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_E1r2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_E1r2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_E1r2z4_IN,
      O => inst_cortexm0_u_logic_E1r2z4_27377,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ixxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"0F550F550033FF33"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ka93z4_27720,
      ADR4 => inst_cortexm0_u_logic_T9v2z4_27723,
      ADR2 => inst_cortexm0_u_logic_S2r2z4_27378,
      ADR0 => inst_cortexm0_u_logic_E1r2z4_27377,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Ixxwx42_28616
    );
  inst_cortexm0_u_logic_Ixt2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ixt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ixt2z4_IN,
      O => inst_cortexm0_u_logic_Ixt2z4_26138,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qem2z4_inst_cortexm0_u_logic_Qem2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N714,
      O => N714_0
    );
  inst_cortexm0_u_logic_Oigwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"0033003300330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Oigwx4
    );
  inst_cortexm0_u_logic_T7cwx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => N714
    );
  inst_cortexm0_u_logic_Owhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"111111F111111111"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1376_o,
      ADR3 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR4 => inst_cortexm0_u_logic_Bdqvx4,
      ADR2 => inst_cortexm0_u_logic_C2yvx4,
      ADR5 => inst_cortexm0_u_logic_Oigwx4,
      O => inst_cortexm0_u_logic_Owhvx425_27835
    );
  inst_cortexm0_u_logic_Ajnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"FAEEF0CCAAEE00CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR5 => inst_cortexm0_u_logic_Bdm2z4_27105,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR0 => ahbmi_hrdata_5_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N296
    );
  inst_cortexm0_u_logic_Qem2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qem2z4_CLK,
      I => inst_cortexm0_u_logic_Ajnvx4_7143,
      O => inst_cortexm0_u_logic_Qem2z4_25621,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ajnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"FFEAFFC0FFEAFFC0"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Byw2z4_28360,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Vapvx4,
      ADR3 => N296,
      O => inst_cortexm0_u_logic_Ajnvx4_7143
    );
  inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => X"CFEFCFCFFFFFCFCF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4725_o2_26402,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Njxvx4,
      ADR2 => inst_cortexm0_u_logic_Bqcwx4,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N68
    );
  inst_cortexm0_u_logic_G4r2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G4r2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_G4r2z4_IN,
      O => inst_cortexm0_u_logic_G4r2z4_27722,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bdwwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"0030A0B00030A0B0"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_T9v2z4_27723,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_G4r2z4_27722,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bdwwx44_27379
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => X"00EC000000EE00AA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o8_28708
    );
  inst_cortexm0_u_logic_Uvzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"555555550000FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Mvm2z4_26164,
      ADR4 => inst_cortexm0_u_logic_Ytm2z4_26413,
      ADR5 => inst_cortexm0_u_logic_M1j2z4_26519,
      O => inst_cortexm0_u_logic_Uvzvx42_29021
    );
  inst_cortexm0_u_logic_Mvm2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mvm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mvm2z4_IN,
      O => inst_cortexm0_u_logic_Mvm2z4_26164,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Uvzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"F530F53F0530053F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zj53z4_25999,
      ADR0 => inst_cortexm0_u_logic_Rtz2z4_26355,
      ADR1 => inst_cortexm0_u_logic_Qa43z4_28677,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => inst_cortexm0_u_logic_Uvzvx42_29021,
      O => inst_cortexm0_u_logic_Uvzvx43_28704
    );
  inst_cortexm0_u_logic_Gju2z4_inst_cortexm0_u_logic_Gju2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xzavx42_7024,
      O => inst_cortexm0_u_logic_Xzavx42_0
    );
  inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"CCCC00C800C800C8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jucwx4,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o2_0,
      ADR2 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o1_29017,
      ADR5 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4_0,
      ADR4 => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o3_29018,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o
    );
  inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"F0FFF3F3F5F5F1F1"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o3_29018
    );
  inst_cortexm0_u_logic_Xwawx41121 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"F3F3F3F3F3F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xwawx4112
    );
  inst_cortexm0_u_logic_Xzavx42 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"00008000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Zei2z4_27647,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Xzavx42_7024
    );
  inst_cortexm0_u_logic_Gju2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gju2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gju2z4_IN,
      O => inst_cortexm0_u_logic_Gju2z4_25927,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"CCCC44440CCC0444"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Xwawx4112,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o1_29017
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o16_29019
    );
  inst_cortexm0_u_logic_Mmux_Akewx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"FFFFFFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Mmux_Akewx411
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"00000000FFFFA800"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_W7hwx4,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o16_29019,
      ADR3 => inst_cortexm0_u_logic_Mmux_Akewx411,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o17_27302
    );
  inst_cortexm0_u_logic_M413z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M413z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_M413z4_IN,
      O => inst_cortexm0_u_logic_M413z4_27643,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Byw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Byw2z4_CLK,
      I => inst_cortexm0_u_logic_Dnhvx4,
      O => inst_cortexm0_u_logic_Byw2z4_28360,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"F2F00200FFFF0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => ahbmi_hrdata_5_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Byw2z4_28360,
      ADR1 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR3 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Dnhvx4
    );
  inst_cortexm0_u_logic_I6w2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I6w2z4_CLK,
      I => inst_cortexm0_u_logic_X7mvx4,
      O => inst_cortexm0_u_logic_I6w2z4_27577,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_X7mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"F0BAF030F030F030"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_X7mvx41_29014,
      ADR2 => inst_cortexm0_u_logic_I6w2z4_27577,
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_X7mvx4
    );
  inst_cortexm0_u_logic_X7mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"ABAA0100AAAA0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR3 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR5 => inst_cortexm0_u_logic_Ye4wx4,
      ADR2 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR4 => inst_cortexm0_u_logic_S4w2z4_25926,
      O => inst_cortexm0_u_logic_X7mvx41_29014
    );
  inst_cortexm0_u_logic_T3ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"FFF07700FFF07777"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Kzxvx4,
      ADR2 => inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o,
      O => inst_cortexm0_u_logic_T3ovx4
    );
  inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"0F0F0F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o
    );
  inst_cortexm0_u_logic_Kzxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Kzxvx4
    );
  inst_cortexm0_u_logic_Ppsvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"B000BB00BB00BB00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_T93wx4,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Kzxvx4,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Ppsvx49_28639
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"4545CDCF4545CDCF"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o19_29016
    );
  inst_cortexm0_u_logic_Vwhvx441211 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Vwhvx44121
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o22 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"FCFCF0F4CCCC0044"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o19_29016,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o20_28722,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o21_29015,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o22_28724
    );
  inst_cortexm0_u_logic_Ruj2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ruj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ruj2z4_IN,
      O => inst_cortexm0_u_logic_Ruj2z4_26242,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"77777077F7F7F0F7"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Vwhvx44121,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o21_29015
    );
  inst_cortexm0_u_logic_Sorvx4_inst_cortexm0_u_logic_Sorvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N791,
      O => N791_0
    );
  inst_cortexm0_u_logic_Sorvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Sorvx4
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW6 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR2 => '1',
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N791
    );
  inst_cortexm0_u_logic_Abovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"FFFF3333FFFF33B3"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Sorvx4,
      ADR1 => inst_cortexm0_u_logic_Rqywx4,
      ADR2 => inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o,
      ADR0 => inst_cortexm0_u_logic_Hlsvx4,
      O => N625
    );
  inst_cortexm0_u_logic_Jvqvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"FFBFFFFFFFBFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR1 => inst_cortexm0_u_logic_Rqywx4,
      ADR4 => N625,
      O => N850
    );
  N230_N230_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Jcw2z4_7208,
      O => inst_cortexm0_u_logic_Jcw2z4_0
    );
  inst_cortexm0_u_logic_Llnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FFC4C4C4FFC4C4C4"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR3 => inst_cortexm0_u_logic_T1y2z4_27638,
      ADR4 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR5 => '1',
      O => N230
    );
  inst_cortexm0_u_logic_Xcovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"F5F5F5F5"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR3 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Xcovx4
    );
  inst_cortexm0_u_logic_Jcw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Bpsvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jcw2z4_CLK,
      I => inst_cortexm0_u_logic_Xcovx4,
      O => inst_cortexm0_u_logic_Jcw2z4_7208,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_T1y2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T1y2z4_CLK,
      I => inst_cortexm0_u_logic_Slnvx4,
      O => inst_cortexm0_u_logic_T1y2z4_27638,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Slnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFFFFDFFF0FFFDFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR5 => inst_cortexm0_u_logic_T1y2z4_27638,
      ADR3 => inst_cortexm0_u_logic_Abovx4,
      ADR4 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Slnvx4
    );
  inst_cortexm0_u_logic_Mxor_U09wx4_B19wx4_XOR_65_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"BFBB4044AFAA5055"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR0 => N534,
      ADR1 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR2 => inst_cortexm0_u_logic_Xwawx4_Qobwx4_AND_2124_o,
      ADR5 => inst_cortexm0_u_logic_W19wx4,
      ADR4 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_U09wx4_B19wx4_XOR_65_o
    );
  inst_cortexm0_u_logic_Xwawx4_Qobwx4_AND_2124_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FF00FF007F00FF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Ffqvx4,
      ADR3 => inst_cortexm0_u_logic_Xwawx4,
      O => inst_cortexm0_u_logic_Xwawx4_Qobwx4_AND_2124_o
    );
  inst_cortexm0_u_logic_Xwawx47 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"00FA00FA00FF00FE"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Xwawx43_26957,
      ADR1 => inst_cortexm0_u_logic_Xwawx41_26958,
      ADR4 => inst_cortexm0_u_logic_Xwawx42_26959,
      ADR3 => inst_cortexm0_u_logic_H1cwx4,
      ADR2 => inst_cortexm0_u_logic_Xwawx46_0,
      O => inst_cortexm0_u_logic_Xwawx4
    );
  inst_cortexm0_u_logic_H1cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"000000000C000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_H1cwx4
    );
  inst_cortexm0_u_logic_Skm2z4_inst_cortexm0_u_logic_Skm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_7269,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_0
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y108"
    )
    port map (
      IA => N1601,
      IB => N1602,
      O => inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_7269,
      SEL => inst_cortexm0_u_logic_Hp2wx4
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y108",
      INIT => X"ACA0ACACAEAAAEAE"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N1601
    );
  inst_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1341_o14_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y108",
      INIT => X"EAC0EACAEECCEECE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => N1602
    );
  inst_cortexm0_u_logic_Skm2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Skm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Skm2z4_IN,
      O => inst_cortexm0_u_logic_Skm2z4_26179,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Psv2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Psv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Psv2z4_IN,
      O => inst_cortexm0_u_logic_Psv2z4_26244,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Iwp2z4_inst_cortexm0_u_logic_Iwp2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yafwx41_7312,
      O => inst_cortexm0_u_logic_Yafwx41_0
    );
  inst_cortexm0_u_logic_Bisvx4_Izwvx4_OR_862_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bisvx4_Izwvx4_OR_862_o
    );
  inst_cortexm0_u_logic_Yafwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"45003300"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR0 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Yafwx41_7312
    );
  inst_cortexm0_u_logic_V3wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"50F050F055FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_1_0,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      O => inst_cortexm0_u_logic_V3wvx4
    );
  inst_cortexm0_u_logic_D4mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"D5FF55FF00FF00FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR0 => inst_cortexm0_u_logic_Bisvx4_Izwvx4_OR_862_o,
      ADR1 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_L5wvx4_0,
      ADR3 => inst_cortexm0_u_logic_V3wvx4,
      O => inst_cortexm0_u_logic_D4mvx41_29026
    );
  inst_cortexm0_u_logic_Iwp2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Iwp2z4_CLK,
      I => inst_cortexm0_u_logic_D4mvx4,
      O => inst_cortexm0_u_logic_Iwp2z4_26528,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D4mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"ECFFA0FFECA0A0A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Df3wx4,
      ADR1 => inst_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3867_o,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR5 => inst_cortexm0_u_logic_Iwp2z4_26528,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR2 => inst_cortexm0_u_logic_D4mvx41_29026,
      O => inst_cortexm0_u_logic_D4mvx4
    );
  inst_cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6545_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"FFFF0000FFFF3F7F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR1 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      O => inst_cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6545_o
    );
  inst_cortexm0_u_logic_C34wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"FF00FF0055000100"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wpsvx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Ik4wx47_0,
      ADR1 => inst_cortexm0_u_logic_Ye4wx4,
      ADR2 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR5 => inst_cortexm0_u_logic_Ik4wx46_29024,
      O => N1011
    );
  inst_cortexm0_u_logic_Ik4wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"FFFFFFFFEEEAEEEE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_W7hwx4,
      ADR4 => inst_cortexm0_u_logic_Pcyvx4,
      ADR1 => inst_cortexm0_u_logic_Ik4wx45_0,
      ADR0 => inst_cortexm0_u_logic_Ik4wx44_27492,
      ADR5 => inst_cortexm0_u_logic_Ik4wx43_27482,
      O => inst_cortexm0_u_logic_Ik4wx46_29024
    );
  inst_cortexm0_u_logic_C34wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"C4C0C4C0C4C4C4C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wpsvx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Ik4wx47_0,
      ADR5 => N712,
      ADR4 => inst_cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6545_o,
      ADR2 => inst_cortexm0_u_logic_Ik4wx46_29024,
      O => N1012
    );
  inst_cortexm0_u_logic_Vu93z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vu93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vu93z4_IN,
      O => inst_cortexm0_u_logic_Vu93z4_26079,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q1ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"084C2A6E195D3B7F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Psv2z4_26244,
      ADR2 => inst_cortexm0_u_logic_Mhn2z4_26002,
      ADR4 => inst_cortexm0_u_logic_Yfn2z4_26247,
      ADR5 => inst_cortexm0_u_logic_Vu93z4_26079,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_Q1ywx42_27413
    );
  inst_cortexm0_u_logic_Rvu2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rvu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rvu2z4_IN,
      O => inst_cortexm0_u_logic_Rvu2z4_26351,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ik4wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"FFFFFFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Ik4wx411
    );
  inst_cortexm0_u_logic_Pcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"0F0F0F0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Pcyvx4
    );
  inst_cortexm0_u_logic_Ik4wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"FFFEFFFF00000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_W7hwx4,
      ADR0 => inst_cortexm0_u_logic_Ik4wx411,
      ADR4 => inst_cortexm0_u_logic_Pcyvx4,
      O => inst_cortexm0_u_logic_Ik4wx44_27492
    );
  inst_cortexm0_u_logic_U5x2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U5x2z4_CLK,
      I => inst_cortexm0_u_logic_F5mvx4,
      O => inst_cortexm0_u_logic_U5x2z4_25989,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_F5mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"ACA0A0A0AEAAAAAA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_U5x2z4_25989,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR3 => N1453,
      O => inst_cortexm0_u_logic_F5mvx4
    );
  inst_cortexm0_u_logic_F5mvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"003A003000330033"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR2 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR5 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR0 => inst_cortexm0_u_logic_Ye4wx4,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => N1453
    );
  inst_cortexm0_u_logic_J433z4_inst_cortexm0_u_logic_J433z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1511,
      O => N1511_0
    );
  inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"AFAFAFAF8CAFAFAF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Tv2wx4,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o
    );
  inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"FFFFFFFF8C8C8C00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o4_25760,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o12_25761,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o27_25762,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o8_25764,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      O => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o1_25759
    );
  inst_cortexm0_u_logic_Tv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Tv2wx4
    );
  inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"FFFFFFFB"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N1511
    );
  inst_cortexm0_u_logic_J433z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J433z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J433z4_IN,
      O => inst_cortexm0_u_logic_J433z4_26525,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ushvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"00000000010F0101"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Tv2wx4,
      O => inst_cortexm0_u_logic_Ushvx45_27589
    );
  inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"FF00FF00BA00FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tyx2z4_26269,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      O => inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o
    );
  inst_cortexm0_u_logic_Scpvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"FFFF3333FFFF1133"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o,
      ADR0 => inst_cortexm0_u_logic_Hlsvx4,
      O => N78
    );
  inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"4400F40044CCF4CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR4 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o1_25759,
      ADR0 => inst_cortexm0_u_logic_I4gvx4_B8c2z4_AND_6704_o,
      ADR5 => inst_cortexm0_u_logic_Hlsvx4,
      O => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o2_28495
    );
  inst_cortexm0_u_logic_Hlsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"AAAAA2AAAAAAA0AA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hxx2z4_28371,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      O => inst_cortexm0_u_logic_Hlsvx4
    );
  inst_cortexm0_u_logic_SF2301 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"0000500000005101"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Xx2wx4,
      O => inst_cortexm0_u_logic_SF2301_27636
    );
  inst_cortexm0_u_logic_Gcr2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gcr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gcr2z4_IN,
      O => inst_cortexm0_u_logic_Gcr2z4_25720,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H2wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"505F505F0303F3F3"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ll83z4_27282,
      ADR0 => inst_cortexm0_u_logic_Cc73z4_27561,
      ADR1 => inst_cortexm0_u_logic_Rr93z4_25930,
      ADR3 => inst_cortexm0_u_logic_Gcr2z4_25720,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1273
    );
  inst_cortexm0_u_logic_Ey03z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ey03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ey03z4_IN,
      O => inst_cortexm0_u_logic_Ey03z4_26264,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hyz2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hyz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hyz2z4_IN,
      O => inst_cortexm0_u_logic_Hyz2z4_26161,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C9rvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y96",
      INIT => X"FF7BFFFCFFFFFF78"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Kyi2z4_26202,
      ADR3 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR0 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR1 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => inst_cortexm0_u_logic_W5rvx4,
      ADR4 => inst_cortexm0_u_logic_Kkrvx4,
      O => N484
    );
  inst_cortexm0_u_logic_I3y2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I3y2z4_CLK,
      I => inst_cortexm0_u_logic_Ranvx4_7482,
      O => inst_cortexm0_u_logic_I3y2z4_27606,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ranvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y96",
      INIT => X"FCFC0CDDF0F0C055"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR5 => inst_cortexm0_u_logic_By4wx4_27605,
      ADR0 => N520,
      ADR2 => inst_cortexm0_u_logic_I3y2z4_27606,
      ADR4 => inst_cortexm0_u_logic_Edovx4,
      ADR1 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_Ranvx4_7482
    );
  inst_cortexm0_u_logic_Bdm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bdm2z4_CLK,
      I => inst_cortexm0_u_logic_U8nvx4,
      O => inst_cortexm0_u_logic_Bdm2z4_27105,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U8nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y96",
      INIT => X"FFEAEAEAFFC0C0C0"
    )
    port map (
      ADR1 => ahbmi_hrdata_21_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_U8nvx41_27103,
      ADR2 => inst_cortexm0_u_logic_Jvqvx4,
      ADR3 => inst_cortexm0_u_logic_Bdm2z4_27105,
      ADR4 => inst_cortexm0_u_logic_Edovx4,
      ADR5 => inst_cortexm0_u_logic_C9rvx4,
      O => inst_cortexm0_u_logic_U8nvx4
    );
  inst_cortexm0_u_logic_C9rvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y96",
      INIT => X"FFFFCC0ACC00CC00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => inst_cortexm0_u_logic_Kzqvx4_0,
      ADR5 => inst_cortexm0_u_logic_C9rvx41_26839,
      ADR3 => inst_cortexm0_u_logic_Abovx4,
      ADR4 => inst_cortexm0_u_logic_C9rvx43_27101,
      ADR2 => N484,
      O => inst_cortexm0_u_logic_C9rvx4
    );
  inst_cortexm0_u_logic_Z5pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"0CAE0CAE0CAE00AA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR4 => inst_cortexm0_u_logic_Z5pvx44_0,
      ADR0 => inst_cortexm0_u_logic_Z5pvx43_27496,
      ADR2 => inst_cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6655_o,
      ADR5 => inst_cortexm0_u_logic_Z5pvx42_27602,
      ADR1 => inst_cortexm0_u_logic_Ik4wx4,
      O => inst_cortexm0_u_logic_Z5pvx45_27664
    );
  inst_cortexm0_u_logic_Z5pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"40C044CC00C000CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Pcyvx4,
      ADR1 => inst_cortexm0_u_logic_Z5pvx43_27496,
      ADR0 => inst_cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6655_o,
      ADR5 => inst_cortexm0_u_logic_Ik4wx4,
      O => inst_cortexm0_u_logic_Z5pvx41_27495
    );
  inst_cortexm0_u_logic_Ik4wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"AAABABFFAAA8A800"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B1a3z4_26564,
      ADR4 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR2 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o,
      ADR5 => N1011,
      ADR0 => N1012,
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      O => inst_cortexm0_u_logic_Ik4wx4
    );
  inst_cortexm0_u_logic_Rblwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"DCCC105010001050"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR3 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => inst_cortexm0_u_logic_Pty2z4_26143,
      O => inst_cortexm0_u_logic_Rblwx42_27807
    );
  inst_cortexm0_u_logic_Ksm2z4_inst_cortexm0_u_logic_Ksm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N514,
      O => N514_0
    );
  inst_cortexm0_u_logic_Svqwx45_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y116"
    )
    port map (
      IA => N1659,
      IB => N1660,
      O => N514,
      SEL => inst_cortexm0_u_logic_Wzy2z4_25715
    );
  inst_cortexm0_u_logic_Svqwx45_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FAFAFA000A0AFA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR3 => inst_cortexm0_u_logic_Ipm2z4_25996,
      ADR5 => inst_cortexm0_u_logic_It63z4_28245,
      ADR0 => inst_cortexm0_u_logic_R283z4_28246,
      O => N1659
    );
  inst_cortexm0_u_logic_Svqwx45_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"F0F0CCCCFF00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR1 => inst_cortexm0_u_logic_Wqm2z4_26360,
      ADR2 => inst_cortexm0_u_logic_Ksm2z4_29028,
      ADR3 => inst_cortexm0_u_logic_Ixt2z4_26138,
      O => N1660
    );
  inst_cortexm0_u_logic_Ksm2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ksm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ksm2z4_IN,
      O => inst_cortexm0_u_logic_Ksm2z4_29028,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"0A5F0A5F1111BBBB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_R283z4_28246,
      ADR4 => inst_cortexm0_u_logic_Ixt2z4_26138,
      ADR3 => inst_cortexm0_u_logic_It63z4_28245,
      ADR2 => inst_cortexm0_u_logic_Ksm2z4_29028,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Qowwx41_28644
    );
  inst_cortexm0_u_logic_Yr13z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yr13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yr13z4_IN,
      O => inst_cortexm0_u_logic_Yr13z4_26064,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C6mwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"FFFF70508FAF0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => N1024_0,
      ADR4 => N1023,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR1 => inst_cortexm0_u_logic_Ozywx4,
      ADR0 => inst_cortexm0_u_logic_E5owx42_26967,
      O => N904
    );
  inst_cortexm0_u_logic_Tuvwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"FFFFFFFFFF00FA50"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR5 => inst_cortexm0_u_logic_Ye4wx4,
      ADR4 => inst_cortexm0_u_logic_Qk0xx4,
      ADR3 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR0 => inst_cortexm0_u_logic_Jk0xx4_26849,
      O => N1023
    );
  inst_cortexm0_u_logic_C34wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"AAAAAAAAAAAAAABA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_cortexm0_u_logic_Thm2z4_27468,
      O => N712
    );
  inst_cortexm0_u_logic_Thm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Thm2z4_CLK,
      I => inst_cortexm0_u_logic_Xdnvx4,
      O => inst_cortexm0_u_logic_Thm2z4_27468,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Xdnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"FAFB0A08FAFB0A08"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4683_o1,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Thm2z4_27468,
      ADR3 => inst_cortexm0_u_logic_Qk0xx4,
      ADR1 => inst_cortexm0_u_logic_Jk0xx4_26849,
      O => inst_cortexm0_u_logic_Xdnvx4
    );
  inst_cortexm0_u_logic_Ipm2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ipm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ipm2z4_IN,
      O => inst_cortexm0_u_logic_Ipm2z4_25996,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"33000F5533FF0F55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_G493z4_26873,
      ADR2 => inst_cortexm0_u_logic_R6v2z4_26874,
      ADR1 => inst_cortexm0_u_logic_Wqm2z4_26360,
      ADR5 => inst_cortexm0_u_logic_Ipm2z4_25996,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Qowwx42_28645
    );
  inst_cortexm0_u_logic_Ueovx4_inst_cortexm0_u_logic_Ueovx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qbpvx4,
      O => inst_cortexm0_u_logic_Qbpvx4_0
    );
  inst_cortexm0_u_logic_Ueovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"0C0C0C0C0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ueovx4
    );
  inst_cortexm0_u_logic_Qbpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"00080000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Qbpvx4
    );
  inst_cortexm0_u_logic_Scpvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"0000880000008000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wpsvx4,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_Ppsvx4,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => N78,
      ADR1 => inst_cortexm0_u_logic_Z5pvx4,
      O => inst_cortexm0_u_logic_Scpvx4_26310
    );
  inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"A0008800FF00FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_G6pvx4,
      ADR0 => inst_cortexm0_u_logic_Ye4wx4,
      ADR1 => inst_cortexm0_u_logic_I6w2z4_27577,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR2 => inst_cortexm0_u_logic_U5x2z4_25989,
      ADR5 => inst_cortexm0_u_logic_Z5pvx4,
      O => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o
    );
  inst_cortexm0_u_logic_Z5pvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"FFAAFFAAFFAAFEAA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Z5pvx41_27495,
      ADR3 => inst_cortexm0_u_logic_Z5pvx45_27664,
      O => inst_cortexm0_u_logic_Z5pvx4
    );
  inst_cortexm0_u_logic_Txj2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Txj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Txj2z4_IN,
      O => inst_cortexm0_u_logic_Txj2z4_26352,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vwhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"88888888888888B8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Vwhvx410_28749
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"007000770050FFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Ffqvx4,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o7_28727
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"0A1F8ADF0A138A13"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffqvx4,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o6_28418
    );
  inst_cortexm0_u_logic_Z853z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z853z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z853z4_IN,
      O => inst_cortexm0_u_logic_Z853z4_27815,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ffqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"0000000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Ark2z4_1_27407,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Ffqvx4
    );
  inst_cortexm0_u_logic_Aff3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aff3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Aff3z4_IN,
      O => inst_cortexm0_u_logic_Aff3z4_27309,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xmf3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xmf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Xmf3z4_IN,
      O => inst_cortexm0_u_logic_Xmf3z4_26282,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rblwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"AAAFAA00BA3FBA30"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR2 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR1 => inst_cortexm0_u_logic_Swy2z4_26645,
      O => inst_cortexm0_u_logic_Rblwx43_27808
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"CCCC88CCCC008800"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o15_28725
    );
  inst_cortexm0_u_logic_Euzvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y118",
      INIT => X"DCFFDCDC50FF5050"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qa43z4_28677,
      ADR2 => inst_cortexm0_u_logic_Yr13z4_26064,
      ADR1 => inst_cortexm0_u_logic_Mvm2z4_26164,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      O => N902
    );
  inst_cortexm0_u_logic_Rr93z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rr93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rr93z4_IN,
      O => inst_cortexm0_u_logic_Rr93z4_25930,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ydw2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ydw2z4_CLK,
      I => inst_cortexm0_u_logic_Qqhvx4,
      O => inst_cortexm0_u_logic_Ydw2z4_26693,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => X"FFFF00000F8F0080"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => ahbmi_hrdata_8_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Ydw2z4_26693,
      ADR3 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      O => inst_cortexm0_u_logic_Qqhvx4
    );
  inst_cortexm0_u_logic_Yfn2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yfn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yfn2z4_IN,
      O => inst_cortexm0_u_logic_Yfn2z4_26247,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q3iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"8880AA2288228822"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rngwx4,
      ADR1 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR4 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Q3iwx4
    );
  inst_cortexm0_u_logic_Rblwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"0200000002000000"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR2 => inst_cortexm0_u_logic_Rxl2z4_26291,
      O => inst_cortexm0_u_logic_Rblwx45_27805
    );
  inst_cortexm0_u_logic_U09wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"2000000000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => N534
    );
  inst_cortexm0_u_logic_Qdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"FFFFA0CCA0CCA0CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR0 => inst_cortexm0_u_logic_Kyi2z4_26202,
      ADR1 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR5 => ahbmi_hrdata_8_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Qbpvx4_0,
      O => N294
    );
  inst_cortexm0_u_logic_Yzi2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yzi2z4_CLK,
      I => inst_cortexm0_u_logic_Qdnvx4_7839,
      O => inst_cortexm0_u_logic_Yzi2z4_26694,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"FFFFECA0FFFFECA0"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Ydw2z4_26693,
      ADR2 => inst_cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Vapvx4,
      ADR4 => N294,
      O => inst_cortexm0_u_logic_Qdnvx4_7839
    );
  inst_cortexm0_u_logic_Dq73z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dq73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dq73z4_IN,
      O => inst_cortexm0_u_logic_Dq73z4_27430,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R283z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R283z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_R283z4_IN,
      O => inst_cortexm0_u_logic_R283z4_28246,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jucwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"FFFFFFFF0000FEFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Jucwx4
    );
  inst_cortexm0_u_logic_S2r2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S2r2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_S2r2z4_IN,
      O => inst_cortexm0_u_logic_S2r2z4_27378,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wqm2z4_inst_cortexm0_u_logic_Wqm2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Feyvx4,
      O => inst_cortexm0_u_logic_Feyvx4_0
    );
  inst_cortexm0_u_logic_Wqm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wqm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wqm2z4_IN,
      O => inst_cortexm0_u_logic_Wqm2z4_26360,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ofyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"0000500000005000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR2 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ofyvx4
    );
  inst_cortexm0_u_logic_Feyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"00050000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR2 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      O => inst_cortexm0_u_logic_Feyvx4
    );
  inst_cortexm0_u_logic_Cawwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"110F0000DDCF0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Skm2z4_26179,
      ADR0 => inst_cortexm0_u_logic_Ejm2z4_29031,
      ADR2 => inst_cortexm0_u_logic_Rvu2z4_26351,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Cawwx41_27696
    );
  inst_cortexm0_u_logic_Ejm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ejm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ejm2z4_IN,
      O => inst_cortexm0_u_logic_Ejm2z4_29031,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q8ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"03CF03CF44447777"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Unm2z4_26246,
      ADR2 => inst_cortexm0_u_logic_Rvu2z4_26351,
      ADR0 => inst_cortexm0_u_logic_Gmm2z4_25884,
      ADR3 => inst_cortexm0_u_logic_Ejm2z4_29031,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_1_27464,
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_1_27465,
      O => inst_cortexm0_u_logic_Q8ywx42_27466
    );
  inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"FFFFFFFFCFCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"0555000005550000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_V233z4_26481,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o2_26480
    );
  inst_cortexm0_u_logic_D6yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"F0F0F0FE00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_C9yvx4,
      ADR4 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR3 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR1 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR0 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR2 => inst_cortexm0_u_logic_X0lwx4_Cwawx4_AND_6835_o,
      O => inst_cortexm0_u_logic_D6yvx41_29032
    );
  inst_cortexm0_u_logic_H3d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_1_CLK,
      I => inst_cortexm0_u_logic_D6yvx4,
      O => inst_cortexm0_u_logic_H3d3z4_1_25774,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"FFFFEAFAFFFFAAAA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_D6yvx43_27131,
      ADR4 => inst_cortexm0_u_logic_D6yvx41_29032,
      O => inst_cortexm0_u_logic_D6yvx4
    );
  inst_cortexm0_u_logic_I7r2z4_inst_cortexm0_u_logic_I7r2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_X6m2z4_pack_6,
      O => inst_cortexm0_u_logic_X6m2z4_26082
    );
  inst_cortexm0_u_logic_Euzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"0FFF055503330111"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H133z4_28530,
      ADR0 => inst_cortexm0_u_logic_Zj53z4_25999,
      ADR3 => N1249,
      ADR2 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      O => inst_cortexm0_u_logic_Euzvx44_28529
    );
  inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"0FFF0FFF0FFF0777"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR1 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Hyz2z4_26161,
      ADR2 => inst_cortexm0_u_logic_X6m2z4_26082,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o1_28466
    );
  inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"55554555FFFFCFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR2 => inst_cortexm0_u_logic_Twz2z4_26412,
      ADR0 => inst_cortexm0_u_logic_I7r2z4_26518,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o1_28679
    );
  inst_cortexm0_u_logic_I7r2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I7r2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I7r2z4_IN,
      O => inst_cortexm0_u_logic_I7r2z4_26518,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o
    );
  inst_cortexm0_u_logic_I30wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_I30wx4_25689,
      ADR2 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_I30wx4_rt_7729
    );
  inst_cortexm0_u_logic_X6m2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X6m2z4_CLK,
      I => inst_cortexm0_u_logic_I30wx4_rt_7729,
      O => inst_cortexm0_u_logic_X6m2z4_pack_6,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ajn2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ajn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ajn2z4_IN,
      O => inst_cortexm0_u_logic_Ajn2z4_27411,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bk33z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bk33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bk33z4_IN,
      O => inst_cortexm0_u_logic_Bk33z4_27642,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pg1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y119",
      INIT => X"FFFF3FBFFFFF7FFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_M413z4_27643,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Bk33z4_27642,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Pg1wx43_27384
    );
  inst_cortexm0_u_logic_Cc73z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cc73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cc73z4_IN,
      O => inst_cortexm0_u_logic_Cc73z4_27561,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tjf3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tjf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tjf3z4_IN,
      O => inst_cortexm0_u_logic_Tjf3z4_26148,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q8ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"0F000FFF55335533"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Skm2z4_26179,
      ADR0 => inst_cortexm0_u_logic_Ii63z4_27463,
      ADR1 => inst_cortexm0_u_logic_Rr73z4_25887,
      ADR4 => inst_cortexm0_u_logic_Imt2z4_26004,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_1_27464,
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_1_27465,
      O => inst_cortexm0_u_logic_Q8ywx41_29039
    );
  inst_cortexm0_u_logic_Rr73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rr73z4_CLK,
      I => inst_cortexm0_u_logic_G5qvx4,
      O => inst_cortexm0_u_logic_Rr73z4_25887,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_G5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"AFEFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => N437,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_1_0,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => inst_cortexm0_u_logic_Exawx4_Lxawx4_AND_2040_o_27136,
      ADR5 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o3_27137,
      ADR0 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_G5qvx4
    );
  inst_cortexm0_u_logic_Q8ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"EEEEEEEEFFFFCCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_T1d3z4_1_26542,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR0 => inst_cortexm0_u_logic_Q8ywx41_29039,
      ADR4 => inst_cortexm0_u_logic_Q8ywx42_27466,
      O => inst_cortexm0_u_logic_Q8ywx4
    );
  inst_cortexm0_u_logic_Y5ywx41_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"F7F7F7F7FFFFFF33"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR1 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Q8ywx4,
      O => inst_cortexm0_u_logic_Y5ywx41_26417
    );
  inst_cortexm0_u_logic_J00wx41_inst_cortexm0_u_logic_J00wx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ik4wx45_7862,
      O => inst_cortexm0_u_logic_Ik4wx45_0
    );
  inst_cortexm0_u_logic_J00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"0000777700000077"
    )
    port map (
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR0 => inst_cortexm0_u_logic_Zz8wx4,
      ADR4 => inst_cortexm0_u_logic_Bpzvx4,
      O => inst_cortexm0_u_logic_J00wx41_26665
    );
  inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"FFFF0F0FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o
    );
  inst_cortexm0_u_logic_Ik4wx45 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"FFFBFF00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Ik4wx4341,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Ik4wx45_7862
    );
  inst_cortexm0_u_logic_Zz8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"0000000010000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_X77wx4,
      ADR1 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR4 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR0 => inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Zz8wx4
    );
  inst_cortexm0_u_logic_Ik4wx43411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"00000000F0CCF0CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR5 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR3 => inst_cortexm0_u_logic_H9i2z4_25619,
      O => inst_cortexm0_u_logic_Ik4wx4341
    );
  inst_cortexm0_u_logic_Mmux_Hr7wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"F0000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      O => N42
    );
  inst_cortexm0_u_logic_Q1ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"3355000F3355FF0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Po83z4_25749,
      ADR5 => inst_cortexm0_u_logic_Gju2z4_25927,
      ADR1 => inst_cortexm0_u_logic_Ajn2z4_27411,
      ADR0 => inst_cortexm0_u_logic_Gf73z4_27412,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_Q1ywx41_29038
    );
  inst_cortexm0_u_logic_Q1ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"FFF5FFF5FAF0FAF0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Q1ywx41_29038,
      ADR5 => inst_cortexm0_u_logic_Q1ywx42_27413,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_Q1ywx4
    );
  inst_cortexm0_u_logic_Po83z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Po83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Po83z4_IN,
      O => inst_cortexm0_u_logic_Po83z4_25749,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"FFFFFFF37F7F7F73"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR1 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Q1ywx4,
      O => inst_cortexm0_u_logic_Tzxwx4
    );
  inst_cortexm0_u_logic_T1d3z4_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_2_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_2_IN,
      O => inst_cortexm0_u_logic_T1d3z4_2_25776,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_T1d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_1_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_1_IN,
      O => inst_cortexm0_u_logic_T1d3z4_1_26542,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wzawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"3000300000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Wzawx42_28683
    );
  inst_cortexm0_u_logic_Mhn2z4_inst_cortexm0_u_logic_Mhn2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ylbwx43_pack_8,
      O => inst_cortexm0_u_logic_Ylbwx43_29040
    );
  inst_cortexm0_u_logic_Ylbwx43 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y111"
    )
    port map (
      IA => N1655,
      IB => N1656,
      O => inst_cortexm0_u_logic_Ylbwx43_pack_8,
      SEL => inst_cortexm0_u_logic_Wzy2z4_25715
    );
  inst_cortexm0_u_logic_Ylbwx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"FFFFFFFF0FFF5533"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Gf73z4_27412,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR1 => inst_cortexm0_u_logic_Vu93z4_26079,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR0 => inst_cortexm0_u_logic_Yfn2z4_26247,
      O => N1655
    );
  inst_cortexm0_u_logic_Ylbwx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"FFFF330FFFFFFF55"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR1 => inst_cortexm0_u_logic_Ajn2z4_27411,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Psv2z4_26244,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Mhn2z4_26002,
      O => N1656
    );
  inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"FFF5FFFFFFF5FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o
    );
  inst_cortexm0_u_logic_Mhn2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mhn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mhn2z4_IN,
      O => inst_cortexm0_u_logic_Mhn2z4_26002,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ylbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"CCFF445500000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Po83z4_25749,
      ADR0 => inst_cortexm0_u_logic_Gju2z4_25927,
      ADR1 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      ADR4 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR5 => inst_cortexm0_u_logic_Ylbwx43_29040,
      O => inst_cortexm0_u_logic_Ylbwx4
    );
  inst_cortexm0_u_logic_K1wvx42_inst_cortexm0_u_logic_K1wvx42_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1543_pack_7,
      O => N1543
    );
  inst_cortexm0_u_logic_K1wvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"AA88AAA0AA88AAA0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_K1wvx42_29035
    );
  inst_cortexm0_u_logic_Ro1wx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"FFFFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => N1543_pack_7
    );
  inst_cortexm0_u_logic_K1wvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"FFFFFFFF080F3B3F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_K1wvx42_29035,
      O => inst_cortexm0_u_logic_K1wvx43_27231
    );
  inst_cortexm0_u_logic_Ro1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"0000010300000003"
    )
    port map (
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Jrnvx4,
      ADR0 => N1543,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Ro1wx4_27749
    );
  inst_cortexm0_u_logic_Wxp2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_U5qvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wxp2z4_CLK,
      I => inst_cortexm0_u_logic_T50wx4,
      O => inst_cortexm0_u_logic_Wxp2z4_26173,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_T50wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"F2FF22FFF2F22222"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pri3z4_2_0,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => N158,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      O => inst_cortexm0_u_logic_T50wx4
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"AA0A2202FF0F7707"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Av13z4_26521,
      ADR2 => inst_cortexm0_u_logic_Ovc3z4_28479,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_SF1101,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR5 => N824,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o2_28689
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"5050444400000000"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Twz2z4_26412,
      ADR1 => inst_cortexm0_u_logic_Bn53z4_26522,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N824
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"FCFFDCFFFCFFFCFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wmp2z4_26323,
      ADR5 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR1 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o2_26480,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_SF1101,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o3_26488
    );
  inst_cortexm0_u_logic_Twz2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Twz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Twz2z4_IN,
      O => inst_cortexm0_u_logic_Twz2z4_26412,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_SF11011 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"BBFFBBFFBBFFBBFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_SF1101
    );
  inst_cortexm0_u_logic_Ug63z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ug63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ug63z4_IN,
      O => inst_cortexm0_u_logic_Ug63z4_25751,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ul9wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"FF55FF00FF55FF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N1003
    );
  inst_cortexm0_u_logic_V7ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"00330F55FF330F55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Dq73z4_27430,
      ADR2 => inst_cortexm0_u_logic_Ukt2z4_26248,
      ADR5 => inst_cortexm0_u_logic_Ruj2z4_26242,
      ADR1 => inst_cortexm0_u_logic_Ug63z4_25751,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_V7ywx41_27640
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"FAFAFAFAFAFAEAEA"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR1 => inst_cortexm0_u_logic_Wfuwx4,
      ADR4 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR0 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => N970
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"40004000C000C888"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => N1219,
      ADR3 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      O => N878
    );
  inst_cortexm0_u_logic_Gf73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gf73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gf73z4_IN,
      O => inst_cortexm0_u_logic_Gf73z4_27412,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"F0D0F050D0D05050"
    )
    port map (
      ADR5 => ahbmi_hrdata_23_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => N970,
      ADR4 => inst_cortexm0_u_logic_Tq7wx4,
      O => N1219
    );
  inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"8A8AFAFAAAFFFAFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o1_29041
    );
  inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"0C0C0C8C0C0CCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o2_29043
    );
  inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"FFFFFFFF004000F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o2_29043,
      O => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o3_29042
    );
  inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"00FF00B300FF00A0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o1_29041,
      ADR5 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o4_28765,
      ADR3 => inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o,
      ADR4 => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o3_29042,
      O => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o
    );
  inst_cortexm0_u_logic_Qdj2z4_inst_cortexm0_u_logic_Qdj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N158_pack_3,
      O => N158
    );
  inst_cortexm0_u_logic_Pfovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"002F0000002F0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR1 => inst_cortexm0_u_logic_Jhy2z4_26386,
      ADR3 => inst_cortexm0_u_logic_Vaw2z4_25913,
      ADR2 => inst_cortexm0_u_logic_Hlsvx4,
      ADR4 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Pfovx4
    );
  inst_cortexm0_u_logic_Loyvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"A5A5A5A5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Hlsvx4,
      ADR4 => '1',
      O => N158_pack_3
    );
  inst_cortexm0_u_logic_Loyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"4C5F00004C5F4C5F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_2_0,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => N158,
      O => inst_cortexm0_u_logic_Loyvx4_26737
    );
  inst_cortexm0_u_logic_Qdj2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qdj2z4_CLK,
      I => inst_cortexm0_u_logic_Llnvx4_7915,
      O => inst_cortexm0_u_logic_Qdj2z4_26649,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Llnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"FAFFF0FFFAAAF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Scpvx4_26310,
      ADR2 => N230,
      ADR5 => inst_cortexm0_u_logic_Qdj2z4_26649,
      ADR4 => inst_cortexm0_u_logic_Jcw2z4_0,
      ADR0 => inst_cortexm0_u_logic_Pfovx4,
      O => inst_cortexm0_u_logic_Llnvx4_7915
    );
  inst_cortexm0_u_logic_Nl43z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nl43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nl43z4_IN,
      O => inst_cortexm0_u_logic_Nl43z4_28444,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wbf3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wbf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wbf3z4_IN,
      O => inst_cortexm0_u_logic_Wbf3z4_26136,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"808C080CAAAEAAAE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o3_26832
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"DF5FDF5FCF0FCF0F"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o1_29054
    );
  inst_cortexm0_u_logic_Hq23z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hq23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hq23z4_IN,
      O => inst_cortexm0_u_logic_Hq23z4_28181,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"88FF88FFBBFFA8FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o1_29054,
      O => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o3_28485
    );
  inst_cortexm0_u_logic_Cgu2z4_inst_cortexm0_u_logic_Cgu2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ze1wx45_8199,
      O => inst_cortexm0_u_logic_Ze1wx45_0
    );
  inst_cortexm0_u_logic_Ze1wx45 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y119"
    )
    port map (
      IA => N1671,
      IB => N1672,
      O => inst_cortexm0_u_logic_Ze1wx45_8199,
      SEL => inst_cortexm0_u_logic_Yaz2z4_26094
    );
  inst_cortexm0_u_logic_Ze1wx45_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"CC77FFCFFF77FFCF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Kt43z4_25603,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Bk33z4_27642,
      ADR2 => inst_cortexm0_u_logic_Rr93z4_25930,
      O => N1671
    );
  inst_cortexm0_u_logic_Ze1wx45_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FFFFFFFFCF44CF77"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Vdr2z4_26184,
      ADR4 => inst_cortexm0_u_logic_Lpv2z4_26133,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Cgu2z4_29048,
      O => N1672
    );
  inst_cortexm0_u_logic_H2wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"11BB050511BBAFAF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Lpv2z4_26133,
      ADR1 => inst_cortexm0_u_logic_Cgu2z4_29048,
      ADR3 => inst_cortexm0_u_logic_Kfr2z4_25941,
      ADR5 => inst_cortexm0_u_logic_Vdr2z4_26184,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1274
    );
  inst_cortexm0_u_logic_Cgu2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cgu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cgu2z4_IN,
      O => inst_cortexm0_u_logic_Cgu2z4_29048,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H2wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FFFFF0F0FCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => N1273,
      ADR4 => N1274,
      O => inst_cortexm0_u_logic_H2wwx4
    );
  inst_cortexm0_u_logic_Vgq2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vgq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vgq2z4_IN,
      O => inst_cortexm0_u_logic_Vgq2z4_26210,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_I443z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I443z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I443z4_IN,
      O => inst_cortexm0_u_logic_I443z4_28490,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Teyvx4_inst_cortexm0_u_logic_Teyvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vfyvx4,
      O => inst_cortexm0_u_logic_Vfyvx4_0
    );
  inst_cortexm0_u_logic_Teyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y117",
      INIT => X"0000220000002200"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR4 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR1 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Teyvx4
    );
  inst_cortexm0_u_logic_Vfyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y117",
      INIT => X"22000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR4 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR1 => inst_cortexm0_u_logic_Vb2wx4_25712,
      O => inst_cortexm0_u_logic_Vfyvx4
    );
  inst_cortexm0_u_logic_Uvzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y117",
      INIT => X"041526378C9DAEBF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_H133z4_28530,
      ADR4 => inst_cortexm0_u_logic_Lq03z4_28681,
      ADR2 => inst_cortexm0_u_logic_Yr13z4_26064,
      ADR5 => inst_cortexm0_u_logic_U593z4_25958,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Uvzvx41_28703
    );
  inst_cortexm0_u_logic_An63z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_An63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_An63z4_IN,
      O => inst_cortexm0_u_logic_An63z4_26787,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fexwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"010DC1CD313DF1FD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yx83z4_26162,
      ADR3 => inst_cortexm0_u_logic_Jw73z4_29052,
      ADR4 => inst_cortexm0_u_logic_An63z4_26787,
      ADR5 => inst_cortexm0_u_logic_Gfq2z4_25753,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1198
    );
  inst_cortexm0_u_logic_Pdbwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"00000000505F7373"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Skh3z4_26149,
      ADR1 => inst_cortexm0_u_logic_Jw73z4_29052,
      ADR3 => inst_cortexm0_u_logic_Art2z4_25779,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Pdbwx42_29051
    );
  inst_cortexm0_u_logic_Jw73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jw73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jw73z4_IN,
      O => inst_cortexm0_u_logic_Jw73z4_29052,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pdbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"FFFFFF55F0FFF055"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_I443z4_28490,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_SF1101,
      ADR5 => N1461,
      ADR2 => inst_cortexm0_u_logic_Pdbwx42_29051,
      O => inst_cortexm0_u_logic_Pdbwx44_28489
    );
  inst_cortexm0_u_logic_Psn2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Psn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Psn2z4_IN,
      O => inst_cortexm0_u_logic_Psn2z4_26197,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_St0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => X"FF3F33FFFF3FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Nl43z4_28444,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Psn2z4_26197,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_St0wx44_28481
    );
  inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y120",
      INIT => X"FF04FF55FF05FF55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o2_29049
    );
  inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y120",
      INIT => X"7077707770757077"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o1_29050
    );
  inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y120",
      INIT => X"FF00FF000E000E00"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_P37wx4,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o3_26832,
      ADR0 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o2_29049,
      ADR5 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o1_29050,
      O => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o
    );
  inst_cortexm0_u_logic_Lqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y120",
      INIT => X"2222333322233333"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Mtqvx4,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_K0qvx4,
      ADR4 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o,
      O => inst_cortexm0_u_logic_Lqpvx4
    );
  inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"F5FFFFFF55FFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_U5r2z4_26517,
      ADR0 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o2_28678,
      ADR5 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o1_28679,
      ADR3 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o3_28680,
      O => N1284
    );
  inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"05053535F5053535"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ovc3z4_28479,
      ADR0 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR3 => inst_cortexm0_u_logic_Bdwwx4,
      ADR5 => N1284,
      ADR2 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o
    );
  inst_cortexm0_u_logic_Bdwwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"AF00AFAF23002323"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1429_o,
      ADR1 => inst_cortexm0_u_logic_E1r2z4_27377,
      ADR3 => inst_cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1427_o,
      ADR4 => inst_cortexm0_u_logic_S2r2z4_27378,
      ADR0 => inst_cortexm0_u_logic_Bdwwx44_27379,
      ADR2 => N512,
      O => inst_cortexm0_u_logic_Bdwwx4
    );
  inst_cortexm0_u_logic_K0u2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K0u2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_K0u2z4_IN,
      O => inst_cortexm0_u_logic_K0u2z4_27375,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bdwwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"0501050104010501"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_K0u2z4_27375,
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR2 => inst_cortexm0_u_logic_Bdwwx43_27376,
      O => N512
    );
  N1455_N1455_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o,
      O => inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o_0
    );
  inst_cortexm0_u_logic_Owhvx412_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FFDFFFDFFFDFAA8A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Hq1wx4,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Bqcwx4,
      O => N1455
    );
  inst_cortexm0_u_logic_Owhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"37050505FFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kvfwx4,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => N1455,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Srgwx4,
      O => inst_cortexm0_u_logic_Owhvx412_28635
    );
  inst_cortexm0_u_logic_Hq1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FFF0FFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hq1wx4
    );
  inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FFFFFFF5"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_928_o
    );
  inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"0000E0A000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o_25911,
      ADR5 => inst_cortexm0_u_logic_I2mwx41,
      ADR2 => inst_cortexm0_u_logic_Lbiwx4,
      ADR0 => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o2_27556,
      ADR1 => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o3_27557,
      ADR3 => inst_cortexm0_u_logic_Hq1wx4,
      O => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o
    );
  inst_cortexm0_u_logic_Kuc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y115",
      INIT => X"3FFF3FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Kuc2z41_28428
    );
  inst_cortexm0_u_logic_Duuwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => X"FFFF0000FFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Duuwx421
    );
  inst_cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1428_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => X"FFFFFFCCFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1428_o
    );
  inst_cortexm0_u_logic_D1p2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_D1p2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_D1p2z4_IN,
      O => inst_cortexm0_u_logic_D1p2z4_26721,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1429_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => X"FFFFFFFFFFFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1429_o
    );
  inst_cortexm0_u_logic_G6d3z4_inst_cortexm0_u_logic_G6d3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Agbwx4_pack_2,
      O => inst_cortexm0_u_logic_Agbwx4
    );
  inst_cortexm0_u_logic_Jr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"070F0F0F77FFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_G6d3z4_27617,
      ADR1 => inst_cortexm0_u_logic_Agbwx4,
      ADR2 => inst_cortexm0_u_logic_Bpzvx4,
      ADR5 => inst_cortexm0_u_logic_Nen2z4_26713,
      O => inst_cortexm0_u_logic_Jr1wx41_27616
    );
  inst_cortexm0_u_logic_G6d3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ro1wx4_27749,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G6d3z4_CLK,
      I => inst_cortexm0_u_logic_Ko1wx4,
      O => inst_cortexm0_u_logic_G6d3z4_27617,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Ko1wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"FA32FF33FAFEFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR1 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR5 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o,
      ADR0 => N441,
      ADR4 => N20,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Ko1wx4
    );
  inst_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3779_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Srgwx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3779_o
    );
  inst_cortexm0_u_logic_Agbwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Agbwx4_pack_2
    );
  inst_cortexm0_u_logic_Srgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"0000000000040000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Hyy2z4_26141,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Srgwx4
    );
  inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"222FFFFF2F2FFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4714_o4_28765
    );
  inst_cortexm0_u_logic_Gmm2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gmm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gmm2z4_IN,
      O => inst_cortexm0_u_logic_Gmm2z4_25884,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cawwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"00005703000057F3"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ii63z4_27463,
      ADR1 => inst_cortexm0_u_logic_Unm2z4_26246,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR5 => inst_cortexm0_u_logic_Gmm2z4_25884,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Cawwx42_27700
    );
  inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"FFFFFFFFFFFFFF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o
    );
  inst_cortexm0_u_logic_Cawwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"AAA0FFF022203330"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Imt2z4_26004,
      ADR1 => inst_cortexm0_u_logic_Rr73z4_25887,
      ADR2 => inst_cortexm0_u_logic_Cawwx41_27696,
      ADR3 => inst_cortexm0_u_logic_Cawwx42_27700,
      ADR0 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR5 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      O => inst_cortexm0_u_logic_Cawwx43_27790
    );
  inst_cortexm0_u_logic_Wzy2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_2_CLK,
      I => inst_cortexm0_u_logic_Herwx4_25893,
      O => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Herwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"FFFFF888FFFFFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fbfwx4_25889,
      ADR4 => N92,
      ADR0 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR1 => inst_cortexm0_u_logic_Q3iwx4,
      ADR3 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR2 => inst_cortexm0_u_logic_Rblwx41_25898,
      O => inst_cortexm0_u_logic_Herwx4_25893
    );
  inst_cortexm0_u_logic_Wzy2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_1_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_1_IN,
      O => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fbfwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"00000808000C000C"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Frrwx4,
      ADR2 => N96,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => inst_cortexm0_u_logic_Fbfwx4_25889
    );
  inst_cortexm0_u_logic_Herwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y115",
      INIT => X"0000000020102000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR3 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => N92
    );
  inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"F7FFF7FF3FFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nt03z4_25669,
      ADR4 => inst_cortexm0_u_logic_Av13z4_26521,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o2_28678
    );
  inst_cortexm0_u_logic_Nt03z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nt03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nt03z4_IN,
      O => inst_cortexm0_u_logic_Nt03z4_25669,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"5555155555555555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_I7r2z4_26518,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Nt03z4_25669,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o11_26531
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"1331313113131313"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_K7g3z4_27188,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o10_27187
    );
  inst_cortexm0_u_logic_M6ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"F0FFEEFFFFFFEEFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_V7ywx4,
      O => inst_cortexm0_u_logic_M6ywx4
    );
  inst_cortexm0_u_logic_V7ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"5533000F5533FF0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Txj2z4_26352,
      ADR1 => inst_cortexm0_u_logic_Duu2z4_25982,
      ADR0 => inst_cortexm0_u_logic_Dtj2z4_25870,
      ADR5 => inst_cortexm0_u_logic_Fwj2z4_25992,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_V7ywx42_29055
    );
  inst_cortexm0_u_logic_Dtj2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dtj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dtj2z4_IN,
      O => inst_cortexm0_u_logic_Dtj2z4_25870,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_V7ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"FAFAFAFAFFFFF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_V7ywx41_27640,
      ADR4 => inst_cortexm0_u_logic_V7ywx42_29055,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_V7ywx4
    );
  inst_cortexm0_u_logic_Euzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"F5F5050500FF00FF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Efp2z4_26479,
      ADR0 => inst_cortexm0_u_logic_U593z4_25958,
      ADR4 => inst_cortexm0_u_logic_Euzvx45_28532,
      ADR5 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Euzvx4
    );
  inst_cortexm0_u_logic_Euzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"008800CC00000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Rtz2z4_26355,
      ADR0 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR1 => inst_cortexm0_u_logic_Svqwx4,
      ADR5 => inst_cortexm0_u_logic_Euzvx44_28529,
      ADR3 => N902,
      O => inst_cortexm0_u_logic_Euzvx45_28532
    );
  inst_cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1430_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"FFFFFFEEFFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1430_o
    );
  inst_cortexm0_u_logic_G493z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G493z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_G493z4_IN,
      O => inst_cortexm0_u_logic_G493z4_26873,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Svqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"8808CC0CAA0AFF0F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_R6v2z4_26874,
      ADR0 => inst_cortexm0_u_logic_Duuwx421,
      ADR1 => inst_cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1428_o,
      ADR2 => inst_cortexm0_u_logic_G493z4_26873,
      ADR3 => inst_cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1430_o,
      ADR4 => N514_0,
      O => inst_cortexm0_u_logic_Svqwx4
    );
  inst_cortexm0_u_logic_Rtz2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rtz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rtz2z4_IN,
      O => inst_cortexm0_u_logic_Rtz2z4_26355,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vdr2z4_inst_cortexm0_u_logic_Vdr2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Meyvx4,
      O => inst_cortexm0_u_logic_Meyvx4_0
    );
  inst_cortexm0_u_logic_Hfyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y119",
      INIT => X"00000A0000000A00"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR2 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hfyvx4
    );
  inst_cortexm0_u_logic_Meyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y119",
      INIT => X"0000000A"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR2 => inst_cortexm0_u_logic_Vb2wx4_25712,
      O => inst_cortexm0_u_logic_Meyvx4
    );
  inst_cortexm0_u_logic_Vdr2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vdr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vdr2z4_IN,
      O => inst_cortexm0_u_logic_Vdr2z4_26184,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ii63z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ii63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ii63z4_IN,
      O => inst_cortexm0_u_logic_Ii63z4_27463,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U5r2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U5r2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U5r2z4_IN,
      O => inst_cortexm0_u_logic_U5r2z4_26517,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"D000DD00D0D0DDDD"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Sd43z4_25601,
      ADR0 => inst_cortexm0_u_logic_Bn53z4_26522,
      ADR5 => inst_cortexm0_u_logic_J433z4_26525,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o3_28680
    );
  inst_cortexm0_u_logic_J00wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"F5F55C0000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR5 => inst_cortexm0_u_logic_J00wx41_26665,
      ADR4 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o,
      ADR2 => inst_cortexm0_u_logic_Xucwx4_B19wx4_XOR_88_o,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_J00wx42_28774
    );
  inst_cortexm0_u_logic_Mxor_Xucwx4_B19wx4_XOR_88_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"C6CCC3CC66CC33CC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wzawx4,
      ADR5 => inst_cortexm0_u_logic_Y29wx4,
      ADR2 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR4 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR0 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o,
      ADR3 => N322,
      O => inst_cortexm0_u_logic_Xucwx4_B19wx4_XOR_88_o
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"00000000FAFAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o5_28484,
      ADR2 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o3_28485,
      ADR5 => inst_cortexm0_u_logic_Ul9wx4,
      O => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o
    );
  inst_cortexm0_u_logic_Fwj2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fwj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fwj2z4_IN,
      O => inst_cortexm0_u_logic_Fwj2z4_25992,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ul9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"C000C800D500DD00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => N1002,
      ADR4 => N1003,
      ADR2 => inst_cortexm0_u_logic_Ul9wx42_28483,
      O => inst_cortexm0_u_logic_Ul9wx4
    );
  N94_N94_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rdyvx4,
      O => inst_cortexm0_u_logic_Rdyvx4_0
    );
  inst_cortexm0_u_logic_A2iwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"0040004000100000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Bsy2z4_25618,
      ADR1 => inst_cortexm0_u_logic_H9i2z4_25619,
      ADR5 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR4 => inst_cortexm0_u_logic_Qem2z4_25621,
      O => N94
    );
  inst_cortexm0_u_logic_Siqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"5000000050000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR2 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Siqvx4
    );
  inst_cortexm0_u_logic_Rdyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"00500000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ob2wx4_25705,
      ADR4 => inst_cortexm0_u_logic_Vb2wx4_25712,
      ADR2 => inst_cortexm0_u_logic_Xc2wx4_25716,
      ADR0 => inst_cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1327_o_25717,
      O => inst_cortexm0_u_logic_Rdyvx4
    );
  inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"88880F0F00FF0F0F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U4z2z4_26527,
      ADR2 => inst_cortexm0_u_logic_Iwp2z4_26528,
      ADR0 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_0,
      ADR1 => inst_cortexm0_u_logic_Duuwx4,
      ADR4 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o
    );
  inst_cortexm0_u_logic_Duuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"0505AFAF22772277"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Duu2z4_25982,
      ADR2 => inst_cortexm0_u_logic_Ukt2z4_26248,
      ADR4 => inst_cortexm0_u_logic_Ruj2z4_26242,
      ADR1 => inst_cortexm0_u_logic_Dtj2z4_25870,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1165
    );
  inst_cortexm0_u_logic_Duu2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Duu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Duu2z4_IN,
      O => inst_cortexm0_u_logic_Duu2z4_25982,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Duuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"FFDDFFDDEECCEECC"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => N1164,
      ADR3 => N1165,
      O => inst_cortexm0_u_logic_Duuwx4
    );
  inst_cortexm0_u_logic_Duuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"30503F50305F3F5F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Txj2z4_26352,
      ADR4 => inst_cortexm0_u_logic_Dq73z4_27430,
      ADR1 => inst_cortexm0_u_logic_Ug63z4_25751,
      ADR0 => inst_cortexm0_u_logic_Fwj2z4_25992,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1164
    );
  inst_cortexm0_u_logic_Fn33z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fn33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fn33z4_IN,
      O => inst_cortexm0_u_logic_Fn33z4_28651,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C51xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => X"0000000000C00000"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      O => inst_cortexm0_u_logic_C51xx4
    );
  inst_cortexm0_u_logic_R40wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => X"33333F3F03030F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_J5m2z4_26557,
      ADR2 => inst_cortexm0_u_logic_Hyz2z4_26161,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      O => inst_cortexm0_u_logic_R40wx41_26090
    );
  inst_cortexm0_u_logic_Yx83z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yx83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yx83z4_IN,
      O => inst_cortexm0_u_logic_Yx83z4_26162,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wnh3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wnh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wnh3z4_IN,
      O => inst_cortexm0_u_logic_Wnh3z4_26283,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_J0v2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J0v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J0v2z4_IN,
      O => inst_cortexm0_u_logic_J0v2z4_28498,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pdbwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y129",
      INIT => X"05F5F3F30000F0F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kiq2z4_25981,
      ADR1 => inst_cortexm0_u_logic_An63z4_26787,
      ADR3 => inst_cortexm0_u_logic_Hak2z4_26788,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1461
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"C0C0C0C3F4F4F4F7"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Ldf3z4_29057,
      ADR4 => inst_cortexm0_u_logic_Wbf3z4_26136,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o9_27310
    );
  inst_cortexm0_u_logic_Ldf3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ldf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ldf3z4_IN,
      O => inst_cortexm0_u_logic_Ldf3z4_29057,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Icxwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"272700552727AAFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wbf3z4_26136,
      ADR1 => inst_cortexm0_u_logic_Aff3z4_27309,
      ADR2 => inst_cortexm0_u_logic_Orj2z4_26144,
      ADR5 => inst_cortexm0_u_logic_Ldf3z4_29057,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1158
    );
  inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"FFFFFFFFFFFF33FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o
    );
  inst_cortexm0_u_logic_Asbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"000000FF000000BB"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Jrnvx4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o,
      O => inst_cortexm0_u_logic_Asbvx4
    );
  inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"C4C4F7F704043737"
    )
    port map (
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_U4z2z4_26527,
      ADR0 => inst_cortexm0_u_logic_Jw93z4_26274,
      ADR1 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      ADR5 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o5_29063,
      O => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o
    );
  inst_cortexm0_u_logic_Okn2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Okn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Okn2z4_IN,
      O => inst_cortexm0_u_logic_Okn2z4_26111,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"000000003100F500"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wa03z4_25657,
      ADR2 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR4 => inst_cortexm0_u_logic_Bf9wx4,
      ADR1 => inst_cortexm0_u_logic_Okn2z4_26111,
      ADR3 => inst_cortexm0_u_logic_Ylbwx4,
      ADR5 => N1187,
      O => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o5_29063
    );
  inst_cortexm0_u_logic_Icxwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"2727272700AA55FF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Xmf3z4_26282,
      ADR2 => inst_cortexm0_u_logic_Bqf3z4_25670,
      ADR1 => inst_cortexm0_u_logic_Fpi2z4_25847,
      ADR3 => inst_cortexm0_u_logic_Mof3z4_26052,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1159
    );
  inst_cortexm0_u_logic_Bqf3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bqf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bqf3z4_IN,
      O => inst_cortexm0_u_logic_Bqf3z4_25670,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Icxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => N1158,
      ADR4 => N1159,
      O => inst_cortexm0_u_logic_Icxwx4
    );
  inst_cortexm0_u_logic_Gfq2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gfq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gfq2z4_IN,
      O => inst_cortexm0_u_logic_Gfq2z4_25753,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kiq2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kiq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kiq2z4_IN,
      O => inst_cortexm0_u_logic_Kiq2z4_25981,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fpi2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fpi2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fpi2z4_IN,
      O => inst_cortexm0_u_logic_Fpi2z4_25847,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q713z4_inst_cortexm0_u_logic_Q713z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zhyvx41_pack_5,
      O => inst_cortexm0_u_logic_Zhyvx41_29061
    );
  inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"00FF333300FF3333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Kf13z4_27817,
      ADR3 => inst_cortexm0_u_logic_U4z2z4_26527,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o1_29062
    );
  inst_cortexm0_u_logic_Zhyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"0F0F5555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yg13z4_25885,
      ADR2 => inst_cortexm0_u_logic_Iwp2z4_26528,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Zhyvx41_pack_5
    );
  inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"C0C0DDCCC0C0DDFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_Wlz2z4_26365,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_L753z4_27816,
      ADR2 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o1_29062,
      O => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o2_26711
    );
  inst_cortexm0_u_logic_Q713z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q713z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Q713z4_IN,
      O => inst_cortexm0_u_logic_Q713z4_28666,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zhyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"AAAAFFFF0000330F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_Knz2z4_26115,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_Z853z4_27815,
      ADR0 => inst_cortexm0_u_logic_Zhyvx41_29061,
      O => inst_cortexm0_u_logic_Zhyvx42_27814
    );
  inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"F7FFF7FFF5FFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fn33z4_28651,
      ADR1 => inst_cortexm0_u_logic_Q713z4_28666,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o3_28760
    );
  inst_cortexm0_u_logic_X563z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X563z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X563z4_IN,
      O => inst_cortexm0_u_logic_X563z4_28652,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fc7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"FFCFDFFFFFFFDFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Dp7wx4,
      ADR3 => inst_cortexm0_u_logic_Pkwwx4,
      ADR4 => inst_cortexm0_u_logic_Vy7wx4,
      ADR1 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      ADR5 => inst_cortexm0_u_logic_Fq7wx4,
      ADR0 => inst_cortexm0_u_logic_Tq7wx4,
      O => inst_cortexm0_u_logic_Fc7wx41_27368
    );
  inst_cortexm0_u_logic_Ok7wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"FF33A000FF330000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgp2z4_26146,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Ok7wx41_26490,
      ADR2 => inst_cortexm0_u_logic_Ok7wx43_27526,
      ADR4 => inst_cortexm0_u_logic_Ok7wx42,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => N833
    );
  inst_cortexm0_u_logic_Ok7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"FFFFFFFFFFFF5FBB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_W893z4_26483,
      ADR2 => inst_cortexm0_u_logic_Wu63z4_26096,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Ok7wx43_27526
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"FFFFF0FFFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o2_28676
    );
  inst_cortexm0_u_logic_Wu63z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wu63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wu63z4_IN,
      O => inst_cortexm0_u_logic_Wu63z4_26096,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"F3F3F4F7FFFFF4F7"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sgp2z4_26146,
      ADR3 => inst_cortexm0_u_logic_W893z4_26483,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Wu63z4_26096,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o4_26482
    );
  inst_cortexm0_u_logic_Ujp2z4_inst_cortexm0_u_logic_Ujp2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o,
      O => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0
    );
  inst_cortexm0_u_logic_Ujp2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ujp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ujp2z4_IN,
      O => inst_cortexm0_u_logic_Ujp2z4_26213,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2652_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"4444000044440000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2652_o
    );
  inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"00AA00AA"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Ok7wx4,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o
    );
  inst_cortexm0_u_logic_Ok7wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"EEF5EE00EEA0EE00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Bxxwx4,
      ADR0 => inst_cortexm0_u_logic_Ok7wx45_27772,
      ADR5 => N832,
      ADR2 => N833,
      ADR4 => inst_cortexm0_u_logic_Ok7wx432,
      O => inst_cortexm0_u_logic_Ok7wx4
    );
  inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"FFFFAAA800000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Jrnvx4,
      ADR0 => inst_cortexm0_u_logic_Wqjwx4,
      ADR1 => inst_cortexm0_u_logic_Mvgwx4,
      ADR3 => inst_cortexm0_u_logic_Oedwx4,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o1_29059,
      O => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o2_27556
    );
  inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"CFFFCFFFCDFFCCEE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Oedwx4,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Mvgwx4,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o1_29059
    );
  inst_cortexm0_u_logic_Wqjwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"CCFFCCFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Wqjwx4
    );
  inst_cortexm0_u_logic_H2m2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H2m2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_H2m2z4_IN,
      O => inst_cortexm0_u_logic_H2m2z4_28576,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"FFFFF2FFFFFFF3FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Mvgwx4,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Wqjwx4,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o3_27557
    );
  inst_cortexm0_u_logic_Ek03z4_inst_cortexm0_u_logic_Ek03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_8756,
      O => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_0
    );
  inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y104"
    )
    port map (
      IA => N1593,
      IB => N1594,
      O => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_8756,
      SEL => inst_cortexm0_u_logic_Fgm2z4_25686
    );
  inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"D5DDF5FDD7DFF7FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_Knz2z4_26115,
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR3 => inst_cortexm0_u_logic_Qz33z4_25952,
      ADR5 => inst_cortexm0_u_logic_Z853z4_27815,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1593
    );
  inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"AAFF1B1BFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR3 => inst_cortexm0_u_logic_Yg13z4_25885,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Ek03z4_29060,
      ADR1 => inst_cortexm0_u_logic_Hq23z4_28181,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1594
    );
  inst_cortexm0_u_logic_Ek03z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ek03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ek03z4_IN,
      O => inst_cortexm0_u_logic_Ek03z4_29060,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zhyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"0F1F0F0F5F1F0F0F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hq23z4_28181,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Ek03z4_29060,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Zhyvx43_28569
    );
  inst_cortexm0_u_logic_H3d3z4_inst_cortexm0_u_logic_H3d3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yaz2z4_pack_8,
      O => inst_cortexm0_u_logic_Yaz2z4_26094
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"00EF00FF00FF00FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_J433z4_26525,
      ADR1 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o10_26524
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"F5FFF5FFF7F7F7F7"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_U5r2z4_26517,
      ADR3 => inst_cortexm0_u_logic_I7r2z4_26518,
      ADR5 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o5_26516
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"4C004C0000004400"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U5r2z4_26517,
      ADR4 => inst_cortexm0_u_logic_J433z4_26525,
      ADR2 => inst_cortexm0_u_logic_C51xx4,
      ADR3 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o8_26523,
      ADR1 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o3_28686,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o9_28690
    );
  inst_cortexm0_u_logic_H3d3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_IN,
      O => inst_cortexm0_u_logic_H3d3z4_26091,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"FFBFFFBFFFBFFFBF"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o
    );
  inst_cortexm0_u_logic_Ggswx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ggswx4,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => inst_cortexm0_u_logic_Ggswx4_rt_8996
    );
  inst_cortexm0_u_logic_Yaz2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_CLK,
      I => inst_cortexm0_u_logic_Ggswx4_rt_8996,
      O => inst_cortexm0_u_logic_Yaz2z4_pack_8,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fvz2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fvz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fvz2z4_IN,
      O => inst_cortexm0_u_logic_Fvz2z4_26101,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y114",
      INIT => X"31F5000031F531F5"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ilp2z4_25962,
      ADR0 => inst_cortexm0_u_logic_Efp2z4_26479,
      ADR2 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR5 => inst_cortexm0_u_logic_Fvz2z4_26101,
      ADR4 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR1 => inst_cortexm0_u_logic_C51xx4,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o1_26478
    );
  inst_cortexm0_u_logic_Kwo2z4_inst_cortexm0_u_logic_Kwo2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xcuwx43_9064,
      O => inst_cortexm0_u_logic_Xcuwx43_0
    );
  inst_cortexm0_u_logic_Xcuwx43 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y116"
    )
    port map (
      IA => N1661,
      IB => N1662,
      O => inst_cortexm0_u_logic_Xcuwx43_9064,
      SEL => inst_cortexm0_u_logic_Sjj2z4_25951
    );
  inst_cortexm0_u_logic_Xcuwx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FFFF0A0AFFFF0055"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_U9u2z4_28217,
      ADR3 => inst_cortexm0_u_logic_Uj93z4_25855,
      O => N1661
    );
  inst_cortexm0_u_logic_Xcuwx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FFDDFFDDFFCFFFCF"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR0 => inst_cortexm0_u_logic_Zxo2z4_26461,
      ADR2 => inst_cortexm0_u_logic_Kwo2z4_26140,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1662
    );
  inst_cortexm0_u_logic_Yw0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"B0BBB0BB0000B0BB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U9u2z4_28217,
      ADR3 => inst_cortexm0_u_logic_Ozo2z4_26259,
      ADR4 => inst_cortexm0_u_logic_H4p2z4_26750,
      ADR5 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR0 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Yw0wx47_28566
    );
  inst_cortexm0_u_logic_Kwo2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kwo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kwo2z4_IN,
      O => inst_cortexm0_u_logic_Kwo2z4_26140,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FFFFFFFFFFBBFFBB"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o
    );
  inst_cortexm0_u_logic_Zr03z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zr03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zr03z4_IN,
      O => inst_cortexm0_u_logic_Zr03z4_26095,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"A0A0F0F020203030"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Zr03z4_26095,
      ADR4 => inst_cortexm0_u_logic_Nl53z4_26489,
      ADR2 => inst_cortexm0_u_logic_Ok7wx41_26490,
      ADR0 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR5 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o6_26486
    );
  inst_cortexm0_u_logic_Xy8wx41_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      O => inst_cortexm0_u_logic_Xy8wx4
    );
  inst_cortexm0_u_logic_Fgm2z4_3_inst_cortexm0_u_logic_Fgm2z4_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rblwx44_pack_4,
      O => inst_cortexm0_u_logic_Rblwx44_29064
    );
  inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"FFFFFFFFFFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o
    );
  inst_cortexm0_u_logic_Fgm2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_3_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_3_IN,
      O => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hlzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"FF550F0533110301"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Gf53z4_28457,
      ADR2 => inst_cortexm0_u_logic_Ow23z4_25780,
      ADR0 => inst_cortexm0_u_logic_Hn03z4_28454,
      ADR3 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      O => inst_cortexm0_u_logic_Hlzvx43_28516
    );
  inst_cortexm0_u_logic_Fgm2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_2_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_2_IN,
      O => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bswvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bswvx4
    );
  inst_cortexm0_u_logic_Rblwx43 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"00003222"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rblwx42_27807,
      ADR3 => inst_cortexm0_u_logic_Qem2z4_25621,
      ADR2 => inst_cortexm0_u_logic_Rblwx43_27808,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Rblwx44_pack_4
    );
  inst_cortexm0_u_logic_Fgm2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_1_CLK,
      I => inst_cortexm0_u_logic_Rblwx4,
      O => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rblwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"FFFBFFFFFFF3FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Rblwx44_29064,
      ADR4 => inst_cortexm0_u_logic_Jmrwx4_Epxvx4_OR_884_o,
      ADR3 => inst_cortexm0_u_logic_Rblwx45_27805,
      ADR1 => inst_cortexm0_u_logic_Frrwx4,
      ADR5 => inst_cortexm0_u_logic_Rblwx41_25898,
      ADR0 => inst_cortexm0_u_logic_Rxl2z4_26291,
      O => inst_cortexm0_u_logic_Rblwx4
    );
  inst_cortexm0_u_logic_Kuc2z49 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"CCCCCCCCCC44CC40"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Kuc2z41_28428,
      ADR5 => inst_cortexm0_u_logic_Kuc2z42_28432,
      ADR4 => inst_cortexm0_u_logic_Kuc2z48_28433,
      ADR2 => inst_cortexm0_u_logic_Kuc2z46_29065,
      ADR3 => inst_cortexm0_u_logic_Kuc2z44_28435,
      O => inst_cortexm0_u_logic_Kuc2z4
    );
  inst_cortexm0_u_logic_Qs0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"AA0AFF5F000A555F"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_H4p2z4_26750,
      ADR2 => inst_cortexm0_u_logic_W5p2z4_26819,
      ADR5 => inst_cortexm0_u_logic_Qs0wx46_28434,
      ADR0 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Qs0wx4
    );
  inst_cortexm0_u_logic_Kuc2z45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"AA0A0A0AAAAA0A0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Kuc2z45_29066
    );
  inst_cortexm0_u_logic_Ozo2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ozo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ozo2z4_IN,
      O => inst_cortexm0_u_logic_Ozo2z4_26259,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kuc2z46 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"FCFCFCF0FFFFFCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Kuc2z45_29066,
      O => inst_cortexm0_u_logic_Kuc2z46_29065
    );
  inst_cortexm0_u_logic_Hxx2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => '1'
    )
    port map (
      CE => HREADY,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hxx2z4_CLK,
      I => inst_cortexm0_u_logic_Ibrwx4,
      O => inst_cortexm0_u_logic_Hxx2z4_28371,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ibrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => X"F0A0F0AAFFAAFFAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_Tyx2z4_26269,
      ADR5 => inst_cortexm0_u_logic_Hxx2z4_28371,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      O => inst_cortexm0_u_logic_Ibrwx4
    );
  inst_cortexm0_u_logic_Ze1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => X"00003F153F153F15"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Oir2z4_29067,
      ADR5 => inst_cortexm0_u_logic_Zgr2z4_26334,
      ADR0 => inst_cortexm0_u_logic_T263z4_27386,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_Ze1wx49_28480
    );
  inst_cortexm0_u_logic_Oir2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Oir2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Oir2z4_IN,
      O => inst_cortexm0_u_logic_Oir2z4_29067,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pg1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => X"00FF0033FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Sa23z4_27283,
      ADR3 => inst_cortexm0_u_logic_Oir2z4_29067,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Pg1wx41_27385
    );
  inst_cortexm0_u_logic_Ll83z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ll83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ll83z4_IN,
      O => inst_cortexm0_u_logic_Ll83z4_27282,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ze1wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"FFFF3CFCFFFF3FFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Sa23z4_27283,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Ll83z4_27282,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1292
    );
  inst_cortexm0_u_logic_Pa33z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pa33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pa33z4_IN,
      O => inst_cortexm0_u_logic_Pa33z4_27684,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Y29wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"5000000000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Y29wx4
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"5D0C5D5DDDCCDDDD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Uuf3z4_26187,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Xmf3z4_26282,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o8_29068
    );
  inst_cortexm0_u_logic_Mxor_T7cwx4_B19wx4_XOR_86_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"FF8FFF8800700077"
    )
    port map (
      ADR1 => N714_0,
      ADR3 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR2 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o,
      O => inst_cortexm0_u_logic_T7cwx4_B19wx4_XOR_86_o
    );
  inst_cortexm0_u_logic_Uuf3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uuf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uuf3z4_IN,
      O => inst_cortexm0_u_logic_Uuf3z4_26187,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"CCCC0000C8C00000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o10,
      ADR2 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o9_27310,
      ADR0 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o8_29068,
      ADR1 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1_0,
      ADR4 => N976,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o
    );
  inst_cortexm0_u_logic_Ftf3z4_inst_cortexm0_u_logic_Ftf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1_9152,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1_0
    );
  inst_cortexm0_u_logic_Ftf3z4_inst_cortexm0_u_logic_Ftf3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Djzvx42_9166,
      O => inst_cortexm0_u_logic_Djzvx42_0
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o13 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y122"
    )
    port map (
      IA => N1429,
      IB => N1430,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1_9152,
      SEL => inst_cortexm0_u_logic_T1d3z4_25873
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o13_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"F5FFFFFFFDFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_Bqf3z4_25670,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Ftf3z4_25934,
      O => N1429
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o13_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"7F755F557F75FFF5"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ilf3z4_25871,
      ADR1 => inst_cortexm0_u_logic_B6j2z4_27272,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o11_29069,
      O => N1430
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"3055305530553055"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Tjf3z4_26148,
      ADR1 => inst_cortexm0_u_logic_Ftf3z4_25934,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o11_29069
    );
  inst_cortexm0_u_logic_Djzvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"F000FF0F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_K2k2z4_28266,
      ADR1 => '1',
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Djzvx42_9166
    );
  inst_cortexm0_u_logic_Ftf3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ftf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ftf3z4_IN,
      O => inst_cortexm0_u_logic_Ftf3z4_25934,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nd3wx42111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Nd3wx4211
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"55550040FFFFAAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N743
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"0000000000000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => N743,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o5_28729
    );
  inst_cortexm0_u_logic_Yg13z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yg13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yg13z4_IN,
      O => inst_cortexm0_u_logic_Yg13z4_25885,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"FFFFFFFFBBA0BBBB"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o3_27595
    );
  inst_cortexm0_u_logic_Zu23z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zu23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zu23z4_IN,
      O => inst_cortexm0_u_logic_Zu23z4_26119,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => X"FF550000FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Skh3z4_26149,
      ADR5 => inst_cortexm0_u_logic_Zu23z4_26119,
      ADR3 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      O => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o2_28641
    );
  inst_cortexm0_u_logic_Mxor_Sfh2z4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"0707070377777733"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR1 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR2 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o3_28485,
      ADR4 => N997,
      ADR0 => inst_cortexm0_u_logic_Ul9wx4,
      O => N854
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o5_28484,
      O => N997
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"00440000AAFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o4_29074
    );
  inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"FFFFEEEEFFFF88C8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o4_29074,
      O => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o5_28484
    );
  inst_cortexm0_u_logic_V223z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V223z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_V223z4_IN,
      O => inst_cortexm0_u_logic_V223z4_28446,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ow43z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ow43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ow43z4_IN,
      O => inst_cortexm0_u_logic_Ow43z4_25790,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y106",
      INIT => X"400000A040000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Q713z4_28666,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Ow43z4_25790,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N816
    );
  inst_cortexm0_u_logic_Hmh3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hmh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hmh3z4_IN,
      O => inst_cortexm0_u_logic_Hmh3z4_25872,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_M3u2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M3u2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_M3u2z4_IN,
      O => inst_cortexm0_u_logic_M3u2z4_28294,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_J0n2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J0n2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J0n2z4_IN,
      O => inst_cortexm0_u_logic_J0n2z4_27846,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ql13z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ql13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ql13z4_IN,
      O => inst_cortexm0_u_logic_Ql13z4_25627,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y129",
      INIT => X"A2F30000A2F3A2F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_I443z4_28490,
      ADR3 => inst_cortexm0_u_logic_Rd53z4_28497,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR5 => inst_cortexm0_u_logic_Ql13z4_25627,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o1_28640
    );
  inst_cortexm0_u_logic_Eut2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eut2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eut2z4_IN,
      O => inst_cortexm0_u_logic_Eut2z4_26005,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wlz2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wlz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wlz2z4_IN,
      O => inst_cortexm0_u_logic_Wlz2z4_26365,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ktbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"0455545504005400"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Jw93z4_26274,
      ADR1 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o4_28472,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      ADR0 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Ktbvx4
    );
  inst_cortexm0_u_logic_Gpbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"1333000010300000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Iwp2z4_26528,
      ADR3 => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_0,
      ADR0 => inst_cortexm0_u_logic_Cawwx4,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Gpbvx4
    );
  inst_cortexm0_u_logic_J5m2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J5m2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J5m2z4_IN,
      O => inst_cortexm0_u_logic_J5m2z4_26557,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"AA00AA00FAF0AA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Wqjwx4,
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o6_28418,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o7_28727,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o8_29070
    );
  inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"A0A00000F0C0F0C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o3,
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o5_28729,
      ADR0 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o2_28676,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o8_29070,
      O => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o
    );
  inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"A0A0ECECFFA0FFEC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fn33z4_28651,
      ADR3 => inst_cortexm0_u_logic_X563z4_28652,
      ADR0 => inst_cortexm0_u_logic_Cmn2z4_25719,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      O => N980
    );
  inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"2323AFAF002300AF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wa03z4_25657,
      ADR1 => inst_cortexm0_u_logic_Okn2z4_26111,
      ADR3 => inst_cortexm0_u_logic_Jw93z4_26274,
      ADR5 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR0 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      O => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o1_29076
    );
  inst_cortexm0_u_logic_Hnbwx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"C0C0C0C0FFC0EAC0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_Y29wx4,
      ADR0 => inst_cortexm0_u_logic_W19wx45_26071,
      ADR4 => inst_cortexm0_u_logic_W19wx43_26072,
      ADR5 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      O => N718
    );
  inst_cortexm0_u_logic_Wa03z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wa03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wa03z4_IN,
      O => inst_cortexm0_u_logic_Wa03z4_25657,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"0008000000080008"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wd23z4_25746,
      ADR3 => N816,
      ADR0 => inst_cortexm0_u_logic_Q1ywx4,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      ADR1 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o1_29076,
      ADR2 => N980,
      O => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o
    );
  inst_cortexm0_u_logic_Fi93z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fi93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fi93z4_IN,
      O => inst_cortexm0_u_logic_Fi93z4_27128,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_St0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"AA0AFF0F22023303"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Eun2z4_25961,
      ADR2 => inst_cortexm0_u_logic_K103z4_28448,
      ADR0 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR4 => inst_cortexm0_u_logic_Fi93z4_27128,
      ADR3 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_St0wx41_26035
    );
  inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y95",
      INIT => X"A0A0A0A0A0A0ECEC"
    )
    port map (
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Wfuwx4,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR2 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_2_IBUF_0,
      O => N144
    );
  inst_cortexm0_u_logic_Jw93z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jw93z4_CLK,
      I => inst_cortexm0_u_logic_K4mvx4_9326,
      O => inst_cortexm0_u_logic_Jw93z4_26274,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K4mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => X"FFFF3F33CFCC0F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Fvovx4_26249,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR5 => inst_cortexm0_u_logic_Jw93z4_26274,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR4 => N130,
      O => inst_cortexm0_u_logic_K4mvx4_9326
    );
  inst_cortexm0_u_logic_K4mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => X"A0000000E0C0C0C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N130
    );
  inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => X"5555FFFF005500FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Cmn2z4_25719,
      ADR3 => inst_cortexm0_u_logic_Wd23z4_25746,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR4 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o1_29072
    );
  inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => X"7F77FFFF3F33FFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_X563z4_28652,
      ADR5 => inst_cortexm0_u_logic_Ow43z4_25790,
      ADR1 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o3_28760,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR4 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o1_29072,
      O => N1187
    );
  inst_cortexm0_u_logic_F473z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F473z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F473z4_IN,
      O => inst_cortexm0_u_logic_F473z4_27127,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H1qwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y123",
      INIT => X"0000003300F000F3"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Fi93z4_27128,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR5 => inst_cortexm0_u_logic_F473z4_27127,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_H1qwx44_26670
    );
  inst_cortexm0_u_logic_Ilp2z4_inst_cortexm0_u_logic_Ilp2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N739,
      O => N739_0
    );
  inst_cortexm0_u_logic_Mmux_Yih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"0FF005FA3FC015EA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR1 => inst_cortexm0_u_logic_H1cwx4,
      ADR5 => inst_cortexm0_u_logic_Y29wx4,
      ADR4 => inst_cortexm0_u_logic_Pdbwx4,
      ADR0 => inst_cortexm0_u_logic_W19wx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Yih2z4
    );
  inst_cortexm0_u_logic_Pdbwx410 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"EF000000EF000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Pdbwx47_29087,
      ADR2 => inst_cortexm0_u_logic_SF1101,
      ADR0 => N1321,
      ADR3 => inst_cortexm0_u_logic_Pdbwx44_28489,
      ADR4 => inst_cortexm0_u_logic_Pdbwx45_28608,
      O => inst_cortexm0_u_logic_Pdbwx4
    );
  inst_cortexm0_u_logic_Pdbwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Wnh3z4_26283,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Pdbwx46_29088
    );
  inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"44EE4444"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fvz2z4_26101,
      ADR4 => inst_cortexm0_u_logic_Ilp2z4_25962,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => '1',
      O => N739
    );
  inst_cortexm0_u_logic_Ilp2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ilp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ilp2z4_IN,
      O => inst_cortexm0_u_logic_Ilp2z4_25962,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pdbwx47 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"F3F5030500050005"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_Vgq2z4_26210,
      ADR4 => inst_cortexm0_u_logic_Pdbwx46_29088,
      ADR0 => inst_cortexm0_u_logic_Gfq2z4_25753,
      O => inst_cortexm0_u_logic_Pdbwx47_29087
    );
  inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"FFFFFFFFFF33FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"32FF33FF33FF33BF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Orj2z4_26144,
      ADR3 => inst_cortexm0_u_logic_Qrf3z4_26176,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o4_29084
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"4544CFCF05000500"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_M4j2z4_26186,
      ADR2 => inst_cortexm0_u_logic_Aff3z4_27309,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR0 => inst_cortexm0_u_logic_C51xx4,
      ADR3 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o4_29084,
      ADR5 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o3_29083,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o5
    );
  inst_cortexm0_u_logic_Orj2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Orj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Orj2z4_IN,
      O => inst_cortexm0_u_logic_Orj2z4_26144,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"FFFCFFFFDFFFDFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qrf3z4_26176,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Orj2z4_26144,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o3_29083
    );
  inst_cortexm0_u_logic_Ze1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => X"FF550F0533110301"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Gcr2z4_25720,
      ADR1 => inst_cortexm0_u_logic_Kfr2z4_25941,
      ADR0 => inst_cortexm0_u_logic_Dkr2z4_27506,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Ze1wx47_29082
    );
  inst_cortexm0_u_logic_Ze1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => X"DD00DDDD0D000D0D"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_S703z4_27383,
      ADR0 => inst_cortexm0_u_logic_Cc73z4_27561,
      ADR4 => inst_cortexm0_u_logic_M413z4_27643,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR3 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Ze1wx46_29081
    );
  inst_cortexm0_u_logic_Mxor_Ejawx4_B19wx4_XOR_79_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => X"AA95AA95AAAAAA95"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR3 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR2 => inst_cortexm0_u_logic_Y29wx4,
      ADR5 => inst_cortexm0_u_logic_Ze1wx4,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      ADR0 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o
    );
  inst_cortexm0_u_logic_S703z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S703z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_S703z4_IN,
      O => inst_cortexm0_u_logic_S703z4_27383,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ze1wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => X"8000800000008000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => N1292,
      ADR3 => inst_cortexm0_u_logic_Ze1wx45_0,
      ADR0 => inst_cortexm0_u_logic_Ze1wx49_28480,
      ADR1 => inst_cortexm0_u_logic_Ze1wx46_29081,
      ADR2 => inst_cortexm0_u_logic_Ze1wx47_29082,
      O => inst_cortexm0_u_logic_Ze1wx4
    );
  inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y112",
      INIT => X"3FFFFFFF3FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      O => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"707000507070F0F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_Fpi2z4_25847,
      ADR3 => inst_cortexm0_u_logic_Eif3z4_25622,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o10
    );
  inst_cortexm0_u_logic_Pgf3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pgf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pgf3z4_IN,
      O => inst_cortexm0_u_logic_Pgf3z4_26023,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"5555000055550000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o1
    );
  inst_cortexm0_u_logic_Sd43z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sd43z4_CLK,
      I => inst_cortexm0_u_logic_C00wx4,
      O => inst_cortexm0_u_logic_Sd43z4_25601,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"FF37FF05FFFFFFFF"
    )
    port map (
      ADR5 => N415,
      ADR2 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR0 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_5_0,
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_C00wx4
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"BF1FFF5F00000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_J433z4_26525,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o5_26516,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o1,
      ADR5 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o3_28686,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o6_28688
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"FFCFFFFF7FFF7FFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Sd43z4_25601,
      ADR0 => inst_cortexm0_u_logic_Nt03z4_25669,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o3_28686
    );
  inst_cortexm0_u_logic_Zei2z4_inst_cortexm0_u_logic_Zei2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1026_pack_3,
      O => N1026
    );
  inst_cortexm0_u_logic_Bspvx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"FFFFFFFF0FAF00AA"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_K0qvx4,
      ADR2 => inst_cortexm0_u_logic_Rtpvx4,
      ADR5 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => N427,
      ADR3 => inst_cortexm0_u_logic_Bspvx41_28259,
      O => N1027
    );
  inst_cortexm0_u_logic_Zei2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Lqpvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zei2z4_CLK,
      I => inst_cortexm0_u_logic_Eqpvx4,
      O => inst_cortexm0_u_logic_Zei2z4_27647,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Eqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"FF7FFF2FF070F020"
    )
    port map (
      ADR2 => N407_0,
      ADR4 => N1027,
      ADR1 => N1028_0,
      ADR5 => N1026,
      ADR0 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      ADR3 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Eqpvx4
    );
  inst_cortexm0_u_logic_Qk0xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"0030003000300030"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR2 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR3 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qk0xx4
    );
  inst_cortexm0_u_logic_Bspvx43_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"FFFD0001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rtpvx4,
      ADR4 => inst_cortexm0_u_logic_Dtpvx4,
      ADR1 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR2 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR3 => inst_cortexm0_u_logic_Zcn2z4_25833,
      O => N1026_pack_3
    );
  inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"BBBBBB0BFFFFFF0F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Tv2wx4,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Zj3wx4,
      ADR2 => inst_cortexm0_u_logic_R13wx4,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o
    );
  inst_cortexm0_u_logic_S2p2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S2p2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_S2p2z4_IN,
      O => inst_cortexm0_u_logic_S2p2z4_27671,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U9u2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U9u2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U9u2z4_IN,
      O => inst_cortexm0_u_logic_U9u2z4_28217,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zgr2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zgr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zgr2z4_IN,
      O => inst_cortexm0_u_logic_Zgr2z4_26334,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => X"FF007F00FFFF7F7F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tjf3z4_26148,
      ADR1 => inst_cortexm0_u_logic_Ftf3z4_25934,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR2 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      O => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o1_29085
    );
  inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => X"FF005500FFFF5555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ilf3z4_25871,
      ADR5 => inst_cortexm0_u_logic_Pgf3z4_26023,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o2_29086
    );
  inst_cortexm0_u_logic_Ilf3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ilf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ilf3z4_IN,
      O => inst_cortexm0_u_logic_Ilf3z4_25871,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => X"4C4C0000004C0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Eif3z4_25622,
      ADR0 => inst_cortexm0_u_logic_M4j2z4_26186,
      ADR2 => inst_cortexm0_u_logic_Bf9wx4,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR1 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o1_29085,
      ADR4 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o2_29086,
      O => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o3_26185
    );
  inst_cortexm0_u_logic_Ok7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => X"DFFFDFFFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Ujp2z4_26213,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_Ok7wx41_26490
    );
  inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => X"FFFFFFFFFFEEFFEE"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_2_25773,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      O => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o
    );
  inst_cortexm0_u_logic_Ok7wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => X"C000C0C0CC00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_W893z4_26483,
      ADR5 => inst_cortexm0_u_logic_Wu63z4_26096,
      ADR1 => inst_cortexm0_u_logic_Ok7wx41_26490,
      ADR2 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      O => inst_cortexm0_u_logic_Ok7wx42
    );
  inst_cortexm0_u_logic_Ok7wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => X"A2A0220022002200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgp2z4_26146,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Ok7wx41_26490,
      ADR5 => inst_cortexm0_u_logic_Ok7wx43_27526,
      ADR3 => inst_cortexm0_u_logic_Ok7wx42,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => N832
    );
  inst_cortexm0_u_logic_V233z4_inst_cortexm0_u_logic_V233z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ec33z4_pack_3,
      O => inst_cortexm0_u_logic_Ec33z4_28482
    );
  inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"8A00CF008A8ACFCF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_V233z4_26481,
      ADR4 => inst_cortexm0_u_logic_Nl53z4_26489,
      ADR5 => inst_cortexm0_u_logic_Ec43z4_26487,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o2_29078
    );
  inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"CC4CFF5F00000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zr03z4_26095,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => N739_0,
      ADR2 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR1 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR5 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o2_29078,
      O => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o4_28515
    );
  inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"FBFFFBFFFBFFFBFF"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o
    );
  inst_cortexm0_u_logic_V233z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V233z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_V233z4_IN,
      O => inst_cortexm0_u_logic_V233z4_26481,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qs0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"F3F35151F3F35151"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ey03z4_26264,
      ADR1 => inst_cortexm0_u_logic_Ec33z4_28482,
      ADR4 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qs0wx41_28450
    );
  inst_cortexm0_u_logic_Mq0wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mq0wx4_25742,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Mq0wx4_rt_9448
    );
  inst_cortexm0_u_logic_Ec33z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ec33z4_CLK,
      I => inst_cortexm0_u_logic_Mq0wx4_rt_9448,
      O => inst_cortexm0_u_logic_Ec33z4_pack_3,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U3ywx4_B4ywx4_AND_4468_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"F3F3C0C0EE22EE22"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ebbwx4,
      ADR4 => inst_cortexm0_u_logic_Qxuwx4,
      ADR0 => inst_cortexm0_u_logic_Svqwx4,
      ADR3 => inst_cortexm0_u_logic_Bdwwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_U3ywx4_B4ywx4_AND_4468_o
    );
  inst_cortexm0_u_logic_X1ywx4_E2ywx4_AND_4462_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Duuwx4,
      ADR1 => inst_cortexm0_u_logic_N3ywx4,
      ADR3 => inst_cortexm0_u_logic_Ylbwx4,
      ADR5 => inst_cortexm0_u_logic_Cawwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_X1ywx4_E2ywx4_AND_4462_o
    );
  inst_cortexm0_u_logic_Mmux_Hr7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"FF5CFFFFA3000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR2 => N42,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR5 => inst_cortexm0_u_logic_Cuxwx4,
      ADR0 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_Hr7wx4
    );
  inst_cortexm0_u_logic_Cuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"471D47471D1D4747"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Tzxwx4,
      ADR3 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_U3ywx4_B4ywx4_AND_4468_o,
      ADR0 => inst_cortexm0_u_logic_X1ywx4_E2ywx4_AND_4462_o,
      O => inst_cortexm0_u_logic_Cuxwx4
    );
  inst_cortexm0_u_logic_Qxuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"0350F350035FF35F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_F483z4_28520,
      ADR5 => inst_cortexm0_u_logic_W893z4_26483,
      ADR4 => inst_cortexm0_u_logic_Wu63z4_26096,
      ADR0 => inst_cortexm0_u_logic_Sgp2z4_26146,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1149
    );
  inst_cortexm0_u_logic_L763z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L763z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_L763z4_IN,
      O => inst_cortexm0_u_logic_L763z4_27500,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"FDFFFCFFFDFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Cy43z4_28692,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_L763z4_27500,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o2_28691
    );
  inst_cortexm0_u_logic_Kf13z4_inst_cortexm0_u_logic_Kf13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_9798,
      O => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_0
    );
  inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y105"
    )
    port map (
      IA => N1597,
      IB => N1598,
      O => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_9798,
      SEL => inst_cortexm0_u_logic_Fgm2z4_25686
    );
  inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"FF0F5533FFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Cy33z4_26710,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Wlz2z4_26365,
      ADR1 => inst_cortexm0_u_logic_L753z4_27816,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1597
    );
  inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"FF0F3355FFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Qi03z4_25578,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR2 => inst_cortexm0_u_logic_Kf13z4_27817,
      ADR0 => inst_cortexm0_u_logic_To23z4_25846,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1598
    );
  inst_cortexm0_u_logic_Kf13z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kf13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kf13z4_IN,
      O => inst_cortexm0_u_logic_Kf13z4_27817,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xwawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"0FFF0FFF0DFF0DFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Xwawx43_26957
    );
  inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"F0503010FF553311"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Gf43z4_26086,
      ADR1 => inst_cortexm0_u_logic_X533z4_26083,
      ADR5 => inst_cortexm0_u_logic_Po53z4_25688,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o3_29092
    );
  inst_cortexm0_u_logic_R40wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"FFFFFFAFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Po53z4_25688,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_R40wx44_26087
    );
  inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"0800880000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_J5m2z4_26557,
      ADR1 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o2_28469,
      ADR2 => inst_cortexm0_u_logic_Bf9wx4,
      ADR5 => inst_cortexm0_u_logic_Ebbwx4,
      ADR3 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o1_28466,
      ADR0 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o3_29092,
      O => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o4_28472
    );
  inst_cortexm0_u_logic_Po53z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Po53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Po53z4_IN,
      O => inst_cortexm0_u_logic_Po53z4_25688,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"AF330533AF330533"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Jw93z4_26274,
      ADR2 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR4 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o4_28472,
      ADR3 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR0 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o
    );
  inst_cortexm0_u_logic_Knz2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Knz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Knz2z4_IN,
      O => inst_cortexm0_u_logic_Knz2z4_26115,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"FFFFFFFFFFFFBFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Db7wx4,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Xx2wx4,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4118_28762
    );
  inst_cortexm0_u_logic_T0m2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y102",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T0m2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T0m2z4_IN,
      O => inst_cortexm0_u_logic_T0m2z4_28577,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"AAFF00550A5F0A5F"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Hak2z4_26788,
      ADR3 => inst_cortexm0_u_logic_S8k2z4_28455,
      ADR4 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o4_28487,
      ADR0 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o
    );
  inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"0000000040C00000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hmh3z4_25872,
      ADR0 => inst_cortexm0_u_logic_Bf9wx4,
      ADR1 => inst_cortexm0_u_logic_Fexwx4,
      ADR4 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o2_28641,
      ADR5 => N1243,
      ADR2 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o1_28640,
      O => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o4_28487
    );
  inst_cortexm0_u_logic_Fexwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"03F3505003F35F5F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_J0v2z4_28498,
      ADR0 => inst_cortexm0_u_logic_Art2z4_25779,
      ADR3 => inst_cortexm0_u_logic_Kiq2z4_25981,
      ADR1 => inst_cortexm0_u_logic_Vgq2z4_26210,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1199
    );
  inst_cortexm0_u_logic_Art2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Art2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Art2z4_IN,
      O => inst_cortexm0_u_logic_Art2z4_25779,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fexwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"FFFFEEEEAAAAEEEE"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => N1198,
      ADR5 => N1199,
      O => inst_cortexm0_u_logic_Fexwx4
    );
  inst_cortexm0_u_logic_Skh3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Skh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Skh3z4_IN,
      O => inst_cortexm0_u_logic_Skh3z4_26149,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wzawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"808000000F00F000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Wzawx41_28682
    );
  inst_cortexm0_u_logic_F483z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F483z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F483z4_IN,
      O => inst_cortexm0_u_logic_F483z4_28520,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_I30wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"F8F88888FFF8FF88"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Bpzvx4,
      ADR2 => inst_cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6679_o,
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR5 => inst_cortexm0_u_logic_R40wx4,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR1 => inst_cortexm0_u_logic_Zz8wx4,
      O => N347
    );
  inst_cortexm0_u_logic_Wzawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"FFF3FFF700000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Jrnvx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx41_28682,
      ADR2 => inst_cortexm0_u_logic_Wzawx42_28683,
      ADR1 => inst_cortexm0_u_logic_T3ovx4,
      O => inst_cortexm0_u_logic_Wzawx4
    );
  inst_cortexm0_u_logic_Mxor_Uz9wx4_B19wx4_XOR_69_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"F0F0F0F0C3E10FA5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR1 => inst_cortexm0_u_logic_Ul9wx4,
      ADR3 => inst_cortexm0_u_logic_Xwawx4,
      ADR5 => inst_cortexm0_u_logic_Uz9wx42_29093,
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Uz9wx4_B19wx4_XOR_69_o
    );
  inst_cortexm0_u_logic_Uz9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"F0F0FFF0F0F0FAF0"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_Uz9wx41_28557,
      ADR0 => inst_cortexm0_u_logic_W19wx45_26071,
      ADR5 => inst_cortexm0_u_logic_W19wx43_26072,
      ADR4 => inst_cortexm0_u_logic_Uvzvx4,
      O => inst_cortexm0_u_logic_Uz9wx42_29093
    );
  inst_cortexm0_u_logic_Unm2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Unm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Unm2z4_IN,
      O => inst_cortexm0_u_logic_Unm2z4_26246,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Uvzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"EEEEFC302222FC30"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Qowwx42_28645,
      ADR0 => inst_cortexm0_u_logic_Qowwx41_28644,
      ADR5 => inst_cortexm0_u_logic_Uvzvx41_28703,
      ADR3 => inst_cortexm0_u_logic_Uvzvx43_28704,
      O => inst_cortexm0_u_logic_Uvzvx4
    );
  inst_cortexm0_u_logic_Mmux_Dtpvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"CC0FCC0FCC00CCFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Zei2z4_27647,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Zt7wx4,
      ADR2 => inst_cortexm0_u_logic_Mmux_Lt7wx411_27513,
      ADR4 => inst_cortexm0_u_logic_Et7wx4,
      O => inst_cortexm0_u_logic_Mmux_Dtpvx412_28542
    );
  inst_cortexm0_u_logic_Zt7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"8000800000000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Svxwx4,
      ADR2 => inst_cortexm0_u_logic_Wxxwx4,
      ADR0 => inst_cortexm0_u_logic_Tzxwx4,
      ADR3 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      O => inst_cortexm0_u_logic_Zt7wx4
    );
  inst_cortexm0_u_logic_Mmux_Dtpvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"FFFF0000FFB30000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zt7wx4,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Xowwx4,
      ADR2 => inst_cortexm0_u_logic_Qowwx4,
      ADR1 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => N826
    );
  inst_cortexm0_u_logic_S3cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => X"EFAFEEAACF0FCC00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_H1cwx4,
      ADR5 => inst_cortexm0_u_logic_Y29wx4,
      ADR2 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      O => inst_cortexm0_u_logic_S3cwx4
    );
  inst_cortexm0_u_logic_W19wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => X"FFAA0000FFAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_W19wx45_26071,
      ADR3 => inst_cortexm0_u_logic_W19wx43_26072,
      O => inst_cortexm0_u_logic_W19wx4
    );
  inst_cortexm0_u_logic_W19wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => X"0000F03000003030"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      O => inst_cortexm0_u_logic_W19wx44_29095
    );
  inst_cortexm0_u_logic_W19wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => X"AA00A0A0AAAAA2A2"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_W19wx44_29095,
      O => inst_cortexm0_u_logic_W19wx45_26071
    );
  inst_cortexm0_u_logic_N3v2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_N3v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_N3v2z4_IN,
      O => inst_cortexm0_u_logic_N3v2z4_28224,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fzxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"303F0505303FF5F5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yb93z4_25854,
      ADR3 => inst_cortexm0_u_logic_Hbv2z4_25767,
      ADR1 => inst_cortexm0_u_logic_H2m2z4_28576,
      ADR5 => inst_cortexm0_u_logic_T0m2z4_28577,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Fzxwx42_29090
    );
  inst_cortexm0_u_logic_Fzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"00551B1BAAFF1B1B"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H783z4_28573,
      ADR3 => inst_cortexm0_u_logic_Y1u2z4_28574,
      ADR5 => inst_cortexm0_u_logic_V3m2z4_28575,
      ADR2 => inst_cortexm0_u_logic_Yx63z4_26147,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Fzxwx41_29091
    );
  inst_cortexm0_u_logic_Fzxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"FFF0FAFAFFF0FAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Fzxwx42_29090,
      ADR3 => inst_cortexm0_u_logic_Fzxwx41_29091,
      O => inst_cortexm0_u_logic_Fzxwx4
    );
  inst_cortexm0_u_logic_Yx63z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yx63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yx63z4_IN,
      O => inst_cortexm0_u_logic_Yx63z4_26147,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"DDFFD8FFFFFFFAFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Fzxwx4,
      O => inst_cortexm0_u_logic_Wxxwx4
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"FA00AA00F8008800"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o7_26520,
      ADR3 => inst_cortexm0_u_logic_Ixxwx4,
      ADR4 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o6_28688,
      ADR2 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o2_28689,
      ADR1 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o9_28690,
      ADR5 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o12,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o
    );
  inst_cortexm0_u_logic_Xucwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"FF0FFF0F1101FF0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_W19wx45_26071,
      ADR0 => inst_cortexm0_u_logic_W19wx43_26072,
      ADR3 => inst_cortexm0_u_logic_Xwawx4,
      ADR5 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      O => N322
    );
  inst_cortexm0_u_logic_W19wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"0000000040224022"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_1_26682,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_W19wx41_29096
    );
  inst_cortexm0_u_logic_Wmp2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wmp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wmp2z4_IN,
      O => inst_cortexm0_u_logic_Wmp2z4_26323,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W19wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"F7F5F0F0F7F5F0F0"
    )
    port map (
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_W19wx41_29096,
      O => inst_cortexm0_u_logic_W19wx43_26072
    );
  inst_cortexm0_u_logic_Avg3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Avg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Avg3z4_IN,
      O => inst_cortexm0_u_logic_Avg3z4_25750,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hk0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => X"55770000FF77FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Hqg3z4_25940,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Avg3z4_25750,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Hk0wx44_27440
    );
  inst_cortexm0_u_logic_Od83z4_inst_cortexm0_u_logic_Od83z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1308,
      O => N1308_0
    );
  inst_cortexm0_u_logic_St0wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"EEEE2222EEEE2222"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_F473z4_27127,
      ADR0 => inst_cortexm0_u_logic_Od83z4_26668,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => '1',
      O => N1193
    );
  inst_cortexm0_u_logic_Gm1wx45_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"30303030"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Wqd3z4_25876,
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      O => N1308
    );
  inst_cortexm0_u_logic_Od83z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Od83z4_CLK,
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => inst_cortexm0_u_logic_Od83z4_26668,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mq0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"FCFCFCFDCCCCCCCC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2ewx4,
      ADR5 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR1 => N1042,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Mq0wx4_25742
    );
  inst_cortexm0_u_logic_St0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"FFFFFFFFF5A0FDA8"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_V223z4_28446,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Nd3wx4211,
      ADR1 => inst_cortexm0_u_logic_Nd3wx4214,
      ADR3 => inst_cortexm0_u_logic_St0wx44_28481,
      ADR5 => inst_cortexm0_u_logic_St0wx47_29099,
      O => inst_cortexm0_u_logic_St0wx48_26036
    );
  inst_cortexm0_u_logic_Wqd3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wqd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wqd3z4_IN,
      O => inst_cortexm0_u_logic_Wqd3z4_25876,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_St0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"33FF00FF00550F0F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ec33z4_28482,
      ADR1 => inst_cortexm0_u_logic_W5p2z4_26819,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => N1193,
      O => inst_cortexm0_u_logic_St0wx47_29099
    );
  inst_cortexm0_u_logic_Td33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Td33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Td33z4_IN,
      O => inst_cortexm0_u_logic_Td33z4_25611,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yw0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => X"0D00DD000D0DDDDD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Df83z4_28562,
      ADR4 => inst_cortexm0_u_logic_S2p2z4_27671,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR5 => inst_cortexm0_u_logic_Td33z4_25611,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => inst_cortexm0_u_logic_Yw0wx45_28561
    );
  inst_cortexm0_u_logic_Yw0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"0A0F0203AAFF2233"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Z203z4_27670,
      ADR3 => inst_cortexm0_u_logic_Djv2z4_25768,
      ADR5 => inst_cortexm0_u_logic_D1p2z4_26721,
      ADR4 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR2 => inst_cortexm0_u_logic_C51xx4,
      ADR0 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      O => inst_cortexm0_u_logic_Yw0wx44_29097
    );
  inst_cortexm0_u_logic_Yw0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"FF5533110F050301"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kwo2z4_26140,
      ADR2 => inst_cortexm0_u_logic_Uj93z4_25855,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => N1262,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_Yw0wx43_29098
    );
  inst_cortexm0_u_logic_Mxor_Gdawx4_B19wx4_XOR_75_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"E1E1C3C3F0E1F0C3"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR1 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR4 => inst_cortexm0_u_logic_Y29wx4,
      ADR5 => inst_cortexm0_u_logic_Yw0wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o
    );
  inst_cortexm0_u_logic_Uj93z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uj93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uj93z4_IN,
      O => inst_cortexm0_u_logic_Uj93z4_25855,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yw0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => N1298,
      ADR2 => inst_cortexm0_u_logic_Yw0wx44_29097,
      ADR0 => inst_cortexm0_u_logic_Yw0wx43_29098,
      ADR4 => inst_cortexm0_u_logic_Yw0wx45_28561,
      ADR3 => inst_cortexm0_u_logic_Yw0wx47_28566,
      ADR5 => inst_cortexm0_u_logic_Yw0wx46_28563,
      O => inst_cortexm0_u_logic_Yw0wx4
    );
  inst_cortexm0_u_logic_Qs0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => X"0F0B0F0F0F0F0F0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ixn2z4_26037,
      ADR1 => inst_cortexm0_u_logic_K103z4_28448,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      O => inst_cortexm0_u_logic_Qs0wx45_28449
    );
  inst_cortexm0_u_logic_K103z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K103z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_K103z4_IN,
      O => inst_cortexm0_u_logic_K103z4_28448,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qs0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => X"00000000DFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_K103z4_28448,
      ADR0 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Qs0wx44_28447
    );
  inst_cortexm0_u_logic_Mz63z4_inst_cortexm0_u_logic_Mz63z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N510,
      O => N510_0
    );
  inst_cortexm0_u_logic_G4qwx45_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y127"
    )
    port map (
      IA => N1657,
      IB => N1658,
      O => N510,
      SEL => inst_cortexm0_u_logic_Sjj2z4_25951
    );
  inst_cortexm0_u_logic_G4qwx45_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"C0CCC0CCAAAA00AA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR1 => inst_cortexm0_u_logic_Vcv2z4_26198,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_N3n2z4_28285,
      ADR0 => inst_cortexm0_u_logic_Md93z4_28287,
      ADR4 => inst_cortexm0_u_logic_Mz63z4_29103,
      O => N1657
    );
  inst_cortexm0_u_logic_G4qwx45_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"F0AAF0AAFFCC00CC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR0 => inst_cortexm0_u_logic_Y1n2z4_28284,
      ADR2 => inst_cortexm0_u_logic_N3n2z4_28285,
      ADR4 => inst_cortexm0_u_logic_Mz63z4_29103,
      ADR1 => inst_cortexm0_u_logic_J0n2z4_27846,
      O => N1658
    );
  inst_cortexm0_u_logic_Mz63z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mz63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mz63z4_IN,
      O => inst_cortexm0_u_logic_Mz63z4_29103,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"3F3F003311113333"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L733z4_26857,
      ADR2 => inst_cortexm0_u_logic_Zfh3z4_26602,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Mz63z4_29103,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Wa0wx45_28395
    );
  inst_cortexm0_u_logic_T263z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T263z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T263z4_IN,
      O => inst_cortexm0_u_logic_T263z4_27386,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qfzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"0F002F220F000F00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR2 => inst_cortexm0_u_logic_Pdbwx4,
      O => N419
    );
  inst_cortexm0_u_logic_Rd53z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rd53z4_CLK,
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => inst_cortexm0_u_logic_Rd53z4_28497,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"FFFFFFFFFF57FF77"
    )
    port map (
      ADR5 => N419,
      ADR2 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR0 => inst_cortexm0_u_logic_Xfzvx42_26813,
      ADR4 => inst_cortexm0_u_logic_Qfzvx43_28409,
      ADR1 => inst_cortexm0_u_logic_Qfzvx42_29101,
      ADR3 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Cfzvx4
    );
  inst_cortexm0_u_logic_Qfzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"AFAFAFAFAF000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_28_0,
      ADR4 => inst_cortexm0_u_logic_Qfzvx43_28409,
      ADR5 => inst_cortexm0_u_logic_Qfzvx42_29101,
      O => N594
    );
  inst_cortexm0_u_logic_Qfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"FF20FF0033203300"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR2 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR4 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      ADR5 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR3 => inst_cortexm0_u_logic_Qfzvx41_26731,
      O => inst_cortexm0_u_logic_Qfzvx42_29101
    );
  inst_cortexm0_u_logic_Zxo2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zxo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zxo2z4_IN,
      O => inst_cortexm0_u_logic_Zxo2z4_26461,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Oszvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y114",
      INIT => X"FFFF6071FFFF7373"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Euzvx4,
      ADR0 => inst_cortexm0_u_logic_Uz9wx4_B19wx4_XOR_69_o,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR3 => inst_cortexm0_u_logic_Muawx4,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR4 => inst_cortexm0_u_logic_Bpzvx4,
      O => N351
    );
  inst_cortexm0_u_logic_Ltg3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ltg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ltg3z4_IN,
      O => inst_cortexm0_u_logic_Ltg3z4_26110,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qb3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => X"C844323300CC3233"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Qb3wx42_27591
    );
  inst_cortexm0_u_logic_Tz03z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tz03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tz03z4_IN,
      O => inst_cortexm0_u_logic_Tz03z4_26022,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yw0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => X"AA0AFF0F22023303"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Zxo2z4_26461,
      ADR1 => inst_cortexm0_u_logic_U573z4_28564,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR4 => inst_cortexm0_u_logic_Tz03z4_26022,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      ADR0 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Yw0wx46_28563
    );
  inst_cortexm0_u_logic_Upyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => X"00000000FFFFCCDC"
    )
    port map (
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Msyvx4,
      ADR2 => inst_cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6679_o,
      ADR3 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR0 => N250_0,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      O => inst_cortexm0_u_logic_Upyvx4_26497
    );
  inst_cortexm0_u_logic_Tvn2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tvn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tvn2z4_IN,
      O => inst_cortexm0_u_logic_Tvn2z4_26038,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tyx2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tyx2z4_CLK,
      I => inst_cortexm0_u_logic_Yghvx4,
      O => inst_cortexm0_u_logic_Tyx2z4_26269,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yghvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"FFFA0C08FAFA0808"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Hxx2z4_28371,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Tyx2z4_26269,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      O => inst_cortexm0_u_logic_Yghvx4
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"FAFFFFF7FFFFFFF7"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pgf3z4_26023,
      ADR5 => inst_cortexm0_u_logic_Mof3z4_26052,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o6_27307
    );
  inst_cortexm0_u_logic_Csz2z4_inst_cortexm0_u_logic_Csz2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kqzvx411_10315,
      O => inst_cortexm0_u_logic_Kqzvx411_0
    );
  inst_cortexm0_u_logic_Kqzvx410 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y131"
    )
    port map (
      IA => N1595,
      IB => N1596,
      O => inst_cortexm0_u_logic_Kqzvx411_10315,
      SEL => inst_cortexm0_u_logic_Yaz2z4_26094
    );
  inst_cortexm0_u_logic_Kqzvx410_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => X"F5F5FFFFFFFF3030"
    )
    port map (
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_M743z4_28226,
      ADR1 => inst_cortexm0_u_logic_Nz73z4_25888,
      O => N1595
    );
  inst_cortexm0_u_logic_Kqzvx410_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => X"AAFFFFFFFFFF1B1B"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Csz2z4_25964,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Tel2z4_26132,
      ADR1 => inst_cortexm0_u_logic_N3v2z4_28224,
      O => N1596
    );
  inst_cortexm0_u_logic_Csz2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Csz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Csz2z4_IN,
      O => inst_cortexm0_u_logic_Csz2z4_25964,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hbv2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y101",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hbv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hbv2z4_IN,
      O => inst_cortexm0_u_logic_Hbv2z4_25767,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_V3m2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y102",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V3m2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_V3m2z4_IN,
      O => inst_cortexm0_u_logic_V3m2z4_28575,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nozvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"B000BB00B0B0BBBB"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uo13z4_25886,
      ADR1 => inst_cortexm0_u_logic_Vg53z4_25771,
      ADR4 => inst_cortexm0_u_logic_M743z4_28226,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Nozvx43_28621
    );
  inst_cortexm0_u_logic_Vg53z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vg53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vg53z4_IN,
      O => inst_cortexm0_u_logic_Vg53z4_25771,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kqzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"FFFF70F0FFFF75F5"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xhl2z4_26243,
      ADR1 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Vg53z4_25771,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Kqzvx47_28604
    );
  inst_cortexm0_u_logic_Yb93z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yb93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yb93z4_IN,
      O => inst_cortexm0_u_logic_Yb93z4_25854,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ebbwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"0F5533000F5533FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H783z4_28573,
      ADR2 => inst_cortexm0_u_logic_Yx63z4_26147,
      ADR0 => inst_cortexm0_u_logic_T0m2z4_28577,
      ADR5 => inst_cortexm0_u_logic_Yb93z4_25854,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1195
    );
  inst_cortexm0_u_logic_Ebbwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"00551B1BAAFF1B1B"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hbv2z4_25767,
      ADR3 => inst_cortexm0_u_logic_Y1u2z4_28574,
      ADR5 => inst_cortexm0_u_logic_V3m2z4_28575,
      ADR2 => inst_cortexm0_u_logic_H2m2z4_28576,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1196
    );
  inst_cortexm0_u_logic_Ebbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"FFFAF5F0FFFAF5F0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR3 => N1195,
      ADR4 => N1196,
      O => inst_cortexm0_u_logic_Ebbwx4
    );
  inst_cortexm0_u_logic_To23z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_To23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_To23z4_IN,
      O => inst_cortexm0_u_logic_To23z4_25846,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => X"000003CF00000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Qi03z4_25578,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_To23z4_25846,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o3_26708
    );
  inst_cortexm0_u_logic_Qowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"FFFFAFAFFAFAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Qowwx42_28645,
      ADR4 => inst_cortexm0_u_logic_Qowwx41_28644,
      O => inst_cortexm0_u_logic_Qowwx4
    );
  inst_cortexm0_u_logic_Ok7wx4321 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"CC8C0000CC800000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Xowwx41_28646,
      ADR5 => inst_cortexm0_u_logic_Xowwx42_28647,
      ADR1 => inst_cortexm0_u_logic_Gqwwx4,
      ADR4 => inst_cortexm0_u_logic_Qowwx4,
      O => inst_cortexm0_u_logic_Ok7wx432
    );
  inst_cortexm0_u_logic_Gqwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"FF03FF0FFF13FF1F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_F8v2z4_28519,
      ADR4 => inst_cortexm0_u_logic_F483z4_28520,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Gqwwx41_29106
    );
  inst_cortexm0_u_logic_F8v2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F8v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F8v2z4_IN,
      O => inst_cortexm0_u_logic_F8v2z4_28519,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gqwwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"FFFFFF30FF55FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_Wyt2z4_26443,
      ADR0 => inst_cortexm0_u_logic_Gip2z4_25786,
      ADR3 => inst_cortexm0_u_logic_Gqwwx41_29106,
      O => inst_cortexm0_u_logic_Gqwwx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"EEFEEEEECCFCCCCC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR5 => inst_cortexm0_u_logic_Vwhvx44121,
      ADR0 => inst_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6664_o,
      ADR3 => inst_cortexm0_u_logic_Db7wx4,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o,
      O => inst_cortexm0_u_logic_Mmux_H3ivx41
    );
  inst_cortexm0_u_logic_C4pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"5500FF335000F030"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_C4pvx41_29108
    );
  inst_cortexm0_u_logic_C4pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"FFFFFEFEFFFF00FE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Z5pvx4,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Mtqvx4,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_C4pvx42_29107,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => inst_cortexm0_u_logic_C4pvx4
    );
  inst_cortexm0_u_logic_W893z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W893z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_W893z4_IN,
      O => inst_cortexm0_u_logic_W893z4_26483,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C4pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"FEFEFCFEFCFCFCFC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Qp3wx4,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_cortexm0_u_logic_C4pvx41_29108,
      O => inst_cortexm0_u_logic_C4pvx42_29107
    );
  inst_cortexm0_u_logic_Uo13z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uo13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uo13z4_IN,
      O => inst_cortexm0_u_logic_Uo13z4_25886,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tel2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tel2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tel2z4_IN,
      O => inst_cortexm0_u_logic_Tel2z4_26132,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H783z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H783z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_H783z4_IN,
      O => inst_cortexm0_u_logic_H783z4_28573,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"BB33BBBBB333B3B3"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Q8ywx4,
      ADR2 => inst_cortexm0_u_logic_Zhyvx43_28569,
      ADR4 => inst_cortexm0_u_logic_Qz33z4_25952,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR5 => inst_cortexm0_u_logic_Zhyvx42_27814,
      ADR1 => inst_cortexm0_u_logic_Xd8wx4,
      O => N437
    );
  inst_cortexm0_u_logic_Nen2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Upyvx4_26497,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nen2z4_CLK,
      I => inst_cortexm0_u_logic_Npyvx4,
      O => inst_cortexm0_u_logic_Nen2z4_26713,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Npyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"FF000000FF0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR5 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR3 => inst_cortexm0_u_logic_Pet2z4_26712,
      ADR4 => inst_cortexm0_u_logic_J4x2z4_25984,
      O => inst_cortexm0_u_logic_Npyvx4
    );
  inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"CCCC00CC8C8C008C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Cy33z4_26710,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o3_26708,
      ADR1 => inst_cortexm0_u_logic_V7ywx4,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR0 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o2_26711,
      O => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o
    );
  inst_cortexm0_u_logic_Wd23z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wd23z4_CLK,
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => inst_cortexm0_u_logic_Wd23z4_25746,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"FFFFFFFF22FFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => inst_cortexm0_u_logic_Jr1wx43_27416,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_3_0,
      ADR3 => inst_cortexm0_u_logic_Zluvx43_27417,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Cr1wx4
    );
  inst_cortexm0_u_logic_Uz9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"2000000000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Lny2z4_25895,
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Uz9wx41_28557
    );
  inst_cortexm0_u_logic_Mmux_Z78wx414 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o,
      ADR3 => inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o_26771,
      O => inst_cortexm0_u_logic_Mmux_Z78wx415_26764
    );
  inst_cortexm0_u_logic_V883z4_inst_cortexm0_u_logic_V883z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G4qwx4,
      O => inst_cortexm0_u_logic_G4qwx4_0
    );
  inst_cortexm0_u_logic_G4qwx45 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y128"
    )
    port map (
      IA => N1693,
      IB => N1694,
      O => inst_cortexm0_u_logic_G4qwx4,
      SEL => N510_0
    );
  inst_cortexm0_u_logic_G4qwx45_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"FFFFFFFFDFCFDFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR0 => inst_cortexm0_u_logic_M3u2z4_28294,
      ADR4 => inst_cortexm0_u_logic_V883z4_28293,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      O => N1693
    );
  inst_cortexm0_u_logic_G4qwx45_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"FFFF0000FFFF5030"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR1 => inst_cortexm0_u_logic_V883z4_28293,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR0 => inst_cortexm0_u_logic_M3u2z4_28294,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1694
    );
  inst_cortexm0_u_logic_V883z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V883z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_V883z4_IN,
      O => inst_cortexm0_u_logic_V883z4_28293,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"F0F00000F4F04400"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wnh3z4_26283,
      ADR3 => inst_cortexm0_u_logic_Djh3z4_29105,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR1 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR2 => inst_cortexm0_u_logic_Ue9wx4,
      O => N1243
    );
  inst_cortexm0_u_logic_Pdbwx49 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"35350F0F35350FFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Djh3z4_29105,
      ADR3 => inst_cortexm0_u_logic_Rd53z4_28497,
      ADR0 => inst_cortexm0_u_logic_J0v2z4_28498,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Pdbwx49_29104
    );
  inst_cortexm0_u_logic_Djh3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Djh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Djh3z4_IN,
      O => inst_cortexm0_u_logic_Djh3z4_29105,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pdbwx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"DF55CF00FF55FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Zu23z4_26119,
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_Pdbwx49_29104,
      O => N1321
    );
  inst_cortexm0_u_logic_Mxor_Ydcwx4_B19wx4_XOR_87_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"AE0CFFFF51F30000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_Xly2z4_26779,
      ADR1 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR2 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o,
      ADR4 => N318,
      O => inst_cortexm0_u_logic_Ydcwx4_B19wx4_XOR_87_o
    );
  inst_cortexm0_u_logic_Ydcwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"CC44CF45FF55FF55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR5 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_W19wx45_26071,
      ADR4 => inst_cortexm0_u_logic_W19wx43_26072,
      ADR3 => inst_cortexm0_u_logic_Xwawx4,
      ADR1 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      O => N318
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"C0F04050C0C04040"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ec43z4_26487,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o4_26482,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR1 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o3_26488,
      ADR2 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o1_26478,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o5_29111
    );
  inst_cortexm0_u_logic_Ec43z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ec43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ec43z4_IN,
      O => inst_cortexm0_u_logic_Ec43z4_26487,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"A0200000A0A00000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Mt13z4_25628,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_SF1101,
      ADR2 => inst_cortexm0_u_logic_Gqwwx4,
      ADR0 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o6_26486,
      ADR4 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o5_29111,
      O => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o
    );
  inst_cortexm0_u_logic_Mof3z4_inst_cortexm0_u_logic_Mof3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pap2z4_pack_3,
      O => inst_cortexm0_u_logic_Pap2z4_26003
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"0040004400000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mof3z4_26052,
      ADR0 => inst_cortexm0_u_logic_Aff3z4_27309,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR3 => inst_cortexm0_u_logic_C51xx4,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o2_29117
    );
  inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"FBFBF3F3AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Pgf3z4_26023,
      ADR0 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o6_27307,
      ADR2 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR4 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o5,
      ADR5 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o2_29117,
      O => N976
    );
  inst_cortexm0_u_logic_Nn0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"151500153F3F003F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_M0i3z4_28493,
      ADR0 => inst_cortexm0_u_logic_Xyh3z4_26423,
      ADR3 => inst_cortexm0_u_logic_Pap2z4_26003,
      ADR5 => inst_cortexm0_u_logic_C51xx4,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      ADR4 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => inst_cortexm0_u_logic_Nn0wx41_27064
    );
  inst_cortexm0_u_logic_Mof3z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mof3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mof3z4_IN,
      O => inst_cortexm0_u_logic_Mof3z4_26052,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"EEFFFFFFEEFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o
    );
  inst_cortexm0_u_logic_Xl0wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xl0wx4_25609,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Xl0wx4_rt_10745
    );
  inst_cortexm0_u_logic_Pap2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pap2z4_CLK,
      I => inst_cortexm0_u_logic_Xl0wx4_rt_10745,
      O => inst_cortexm0_u_logic_Pap2z4_pack_3,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Df83z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Df83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Df83z4_IN,
      O => inst_cortexm0_u_logic_Df83z4_28562,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_AHB_bridge_inst_state_machine_HREADY1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y117",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => HREADY
    );
  inst_cortexm0_u_logic_Wrg3z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wrg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wrg3z4_IN,
      O => inst_cortexm0_u_logic_Wrg3z4_26333,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sa23z4_inst_cortexm0_u_logic_Sa23z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1_10683,
      O => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1_0
    );
  inst_cortexm0_u_logic_Sa23z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sa23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Sa23z4_IN,
      O => inst_cortexm0_u_logic_Sa23z4_27283,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ppsvx43111 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"FFFFFFF5FFFFFFF5"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ppsvx4311
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"AA003000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1_10683
    );
  inst_cortexm0_u_logic_Sjj2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sjj2z4_CLK,
      I => inst_cortexm0_u_logic_A2iwx4_10698,
      O => inst_cortexm0_u_logic_Sjj2z4_25951,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_A2iwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"FFFBFBFBFFBBBBBB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fbfwx4_25889,
      ADR0 => N94,
      ADR2 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR5 => inst_cortexm0_u_logic_Q3iwx4,
      ADR3 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR4 => inst_cortexm0_u_logic_Rblwx41_25898,
      O => inst_cortexm0_u_logic_A2iwx4_10698
    );
  inst_cortexm0_u_logic_Rni2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rni2z4_CLK,
      I => inst_cortexm0_u_logic_Rafwx4,
      O => inst_cortexm0_u_logic_Rni2z4_25711,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rafwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"A8FF88FFA0FF00FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nqy2z4_26780,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR1 => inst_cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3714_o,
      ADR3 => inst_cortexm0_u_logic_Fbfwx4_25889,
      O => inst_cortexm0_u_logic_Rafwx4
    );
  inst_cortexm0_u_logic_Wo0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"F0F0FFFF30303333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Pa33z4_27684,
      ADR1 => inst_cortexm0_u_logic_G123z4_27065,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Wo0wx41_28491
    );
  inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"FFFF77FFFFFF77FF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o
    );
  inst_cortexm0_u_logic_Yw0wx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => X"C008C00800080008"
    )
    port map (
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_K423z4_26720,
      ADR0 => inst_cortexm0_u_logic_Lw53z4_29113,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => N1262
    );
  inst_cortexm0_u_logic_Lw53z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lw53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lw53z4_IN,
      O => inst_cortexm0_u_logic_Lw53z4_29113,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hy0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => X"FDFFFCFFFDFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Cn43z4_27674,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Lw53z4_29113,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Hy0wx43_26722
    );
  inst_cortexm0_u_logic_Hy0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"0FFF0FFF0DDD0FFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Z203z4_27670,
      ADR2 => inst_cortexm0_u_logic_S2p2z4_27671,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Hy0wx41_29115
    );
  inst_cortexm0_u_logic_Hy0wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"BBFBBBFB33F333F3"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_K423z4_26720,
      ADR5 => inst_cortexm0_u_logic_D1p2z4_26721,
      ADR1 => inst_cortexm0_u_logic_Hy0wx43_26722,
      ADR0 => inst_cortexm0_u_logic_Bf9wx4,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => N546
    );
  inst_cortexm0_u_logic_Hy0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"BFFFBFBFBBFFBBBB"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Tz03z4_26022,
      ADR5 => inst_cortexm0_u_logic_Td33z4_25611,
      ADR3 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR1 => inst_cortexm0_u_logic_Hy0wx41_29115,
      ADR0 => N546,
      O => N1185
    );
  inst_cortexm0_u_logic_K423z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K423z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_K423z4_IN,
      O => inst_cortexm0_u_logic_K423z4_26720,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hy0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"1111D11111DDD1DD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ym93z4_26749,
      ADR5 => inst_cortexm0_u_logic_H4p2z4_26750,
      ADR2 => inst_cortexm0_u_logic_Xcuwx4,
      ADR4 => N1185,
      ADR1 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Hy0wx4
    );
  inst_cortexm0_u_logic_Fyzvx41_inst_cortexm0_u_logic_Fyzvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4_10538,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4_0
    );
  inst_cortexm0_u_logic_Fyzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"000000003F153F15"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_Bpzvx4,
      ADR0 => inst_cortexm0_u_logic_Xd8wx4,
      ADR1 => inst_cortexm0_u_logic_Zz8wx4,
      ADR3 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      O => inst_cortexm0_u_logic_Fyzvx41_28572
    );
  inst_cortexm0_u_logic_Ymawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"0000010000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR3 => inst_cortexm0_u_logic_X77wx4,
      ADR1 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Us2wx4_Nggvx4_OR_1317_o,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Ymawx4
    );
  inst_cortexm0_u_logic_Bpzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"00000C0000000C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bpzvx4
    );
  inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"3030E0E0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4698_o4_10538
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4143 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"FFFFFF88FF88FF88"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Igi2z4_27166,
      ADR1 => inst_cortexm0_u_logic_Ymawx4,
      ADR4 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR5 => inst_cortexm0_u_logic_Zz8wx4,
      ADR3 => inst_cortexm0_u_logic_Bpzvx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4144_27701
    );
  inst_cortexm0_u_logic_Wzy2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_IN,
      O => inst_cortexm0_u_logic_Wzy2z4_25715,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zuzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => X"CCFF88AA0C0F080A"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_7_0,
      ADR5 => inst_cortexm0_u_logic_Uvzvx4,
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR4 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      O => N649
    );
  inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => X"AA20AA202020AA20"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Sd43z4_25601,
      ADR3 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o11_26531,
      ADR0 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o10_26524,
      ADR2 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o3_28686,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR1 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o12
    );
  inst_cortexm0_u_logic_M1j2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vtyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M1j2z4_CLK,
      I => inst_cortexm0_u_logic_Otyvx4,
      O => inst_cortexm0_u_logic_M1j2z4_26519,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Otyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => X"FFEAAAAAFFEAAAAA"
    )
    port map (
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Otyvx44_28327,
      ADR1 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR2 => inst_cortexm0_u_logic_Msyvx4,
      ADR3 => inst_cortexm0_u_logic_Nen2z4_26713,
      ADR0 => inst_cortexm0_u_logic_Otyvx42_0,
      O => inst_cortexm0_u_logic_Otyvx4
    );
  inst_cortexm0_u_logic_Y21xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => X"0080000000800000"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_2_25775,
      ADR0 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Y21xx4
    );
  inst_cortexm0_u_logic_R40wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => X"0000000000333333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Gf43z4_26086,
      ADR5 => inst_cortexm0_u_logic_Po53z4_25688,
      ADR3 => inst_cortexm0_u_logic_X6m2z4_26082,
      ADR4 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_R40wx47
    );
  inst_cortexm0_u_logic_Dq83z4_inst_cortexm0_u_logic_Dq83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xzavx43_pack_3,
      O => inst_cortexm0_u_logic_Xzavx43_29110
    );
  inst_cortexm0_u_logic_Dq83z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dq83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dq83z4_IN,
      O => inst_cortexm0_u_logic_Dq83z4_27203,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Oedwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Oedwx4
    );
  inst_cortexm0_u_logic_Xzavx43 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"55557555"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_T3ovx4,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Xzavx43_pack_3
    );
  inst_cortexm0_u_logic_Xzavx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"0000000044C44444"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Kuc2z422,
      ADR3 => inst_cortexm0_u_logic_Oedwx4,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_Xzavx41_29109
    );
  inst_cortexm0_u_logic_Xzavx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"FF00FC00FF00F800"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Xzavx41_29109,
      ADR0 => inst_cortexm0_u_logic_Xzavx42_0,
      ADR2 => inst_cortexm0_u_logic_Xzavx44_27935,
      ADR4 => inst_cortexm0_u_logic_Xzavx43_29110,
      O => inst_cortexm0_u_logic_Xzavx4
    );
  inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"F3FFFFFFF3FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o
    );
  inst_cortexm0_u_logic_Arn2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Arn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Arn2z4_IN,
      O => inst_cortexm0_u_logic_Arn2z4_25741,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_St0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"AA0A2202FF0F3303"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ey03z4_26264,
      ADR2 => inst_cortexm0_u_logic_F8u2z4_26265,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR5 => inst_cortexm0_u_logic_Arn2z4_25741,
      ADR0 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      ADR4 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_St0wx49_26039
    );
  inst_cortexm0_u_logic_Qs0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => X"0AAA0FFF00000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_V223z4_28446,
      ADR3 => inst_cortexm0_u_logic_Tvn2z4_26038,
      ADR5 => inst_cortexm0_u_logic_Qs0wx42_29118,
      ADR2 => inst_cortexm0_u_logic_Bf9wx4,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Qs0wx43_28445
    );
  inst_cortexm0_u_logic_Wu53z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wu53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wu53z4_IN,
      O => inst_cortexm0_u_logic_Wu53z4_26032,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qs0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => X"FFFFDCFFFFFFDFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nl43z4_28444,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Wu53z4_26032,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Qs0wx42_29118
    );
  inst_cortexm0_u_logic_Bk13z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bk13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bk13z4_IN,
      O => inst_cortexm0_u_logic_Bk13z4_25696,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => X"DDDD0D0DDDDD0D0D"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Sl03z4_25697,
      ADR0 => inst_cortexm0_u_logic_Bk13z4_25696,
      ADR4 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o2_25695
    );
  inst_cortexm0_u_logic_Jlo2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jlo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jlo2z4_IN,
      O => inst_cortexm0_u_logic_Jlo2z4_25980,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Eruwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"11110000F1F10000"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Uyu2z4_26424,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Jlo2z4_25980,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Eruwx44_27227
    );
  inst_cortexm0_u_logic_Xd8wx4_inst_cortexm0_u_logic_Xd8wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N845,
      O => N845_0
    );
  inst_cortexm0_u_logic_J70wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y124"
    )
    port map (
      IA => N1365,
      IB => N1366,
      O => N845,
      SEL => inst_cortexm0_u_logic_Jd8wx4
    );
  inst_cortexm0_u_logic_J70wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"C4F5F5F531F5F5F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wa0wx4,
      ADR4 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_E5awx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR3 => inst_cortexm0_u_logic_N90wx4,
      ADR0 => inst_cortexm0_u_logic_Xd8wx4,
      O => N1365
    );
  inst_cortexm0_u_logic_J70wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"8CAF23AF00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_N90wx4,
      ADR0 => inst_cortexm0_u_logic_Wa0wx4,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_E5awx4,
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      O => N1366
    );
  inst_cortexm0_u_logic_Xd8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"00000F0000000400"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => inst_cortexm0_u_logic_Xd8wx4
    );
  inst_cortexm0_u_logic_Y5zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"0000000077070707"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nd3wx46_0,
      ADR3 => inst_cortexm0_u_logic_Nd3wx49_27522,
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_Gci2z4_26882,
      ADR1 => inst_cortexm0_u_logic_Ymawx4,
      ADR5 => inst_cortexm0_u_logic_Bpzvx4,
      O => inst_cortexm0_u_logic_Y5zvx41_27726
    );
  inst_cortexm0_u_logic_Ppzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"A0AAA8AAAAAAAAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_26_0,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => N763
    );
  inst_cortexm0_u_logic_Bjxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"220022A02A0A2AAA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ecp2z4_25608,
      ADR4 => inst_cortexm0_u_logic_Pap2z4_26003,
      ADR5 => inst_cortexm0_u_logic_Zfv2z4_26353,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bjxwx43_29192
    );
  inst_cortexm0_u_logic_Ecp2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ecp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ecp2z4_IN,
      O => inst_cortexm0_u_logic_Ecp2z4_25608,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bjxwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"0050005000550045"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_A9p2z4_27443,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR3 => inst_cortexm0_u_logic_Bjxwx43_29192,
      O => N506
    );
  inst_cortexm0_u_logic_K5zvx463 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"CF450000CF45CF45"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Xd8wx4,
      ADR3 => inst_cortexm0_u_logic_Izpvx4,
      ADR4 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => inst_cortexm0_u_logic_K5zvx461_26815,
      ADR2 => N486,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_29_0,
      O => inst_cortexm0_u_logic_K5zvx46
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4155_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Do1wx431,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4156,
      ADR1 => inst_cortexm0_u_logic_Va3wx4_26812,
      ADR2 => inst_cortexm0_u_logic_Yqzvx4_26153,
      ADR3 => inst_cortexm0_u_logic_Xfzvx42_26813,
      ADR5 => inst_cortexm0_u_logic_K5zvx46,
      O => N908
    );
  inst_cortexm0_u_logic_Xfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"44CC40C855FF50FA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o,
      ADR0 => inst_cortexm0_u_logic_Yih2z4,
      ADR4 => inst_cortexm0_u_logic_Olzvx4,
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => N148,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_28_0,
      O => inst_cortexm0_u_logic_Xfzvx42_26813
    );
  inst_cortexm0_u_logic_Hqg3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hqg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hqg3z4_IN,
      O => inst_cortexm0_u_logic_Hqg3z4_25940,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xfzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"F5F50505FFFF0F0F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => N148
    );
  inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR0 => inst_cortexm0_u_logic_Ehz2z4_25788,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR1 => inst_cortexm0_u_logic_Kt33z4_25591,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR5 => inst_cortexm0_u_logic_T253z4_27851,
      O => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o2_29194
    );
  inst_cortexm0_u_logic_Zwcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"020F0E0F02000E00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR1 => inst_cortexm0_u_logic_Kuc2z4,
      ADR0 => inst_cortexm0_u_logic_V1l2z4_28314,
      ADR4 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o4_29193,
      ADR5 => inst_cortexm0_u_logic_Rhi2z4_26942,
      O => inst_cortexm0_u_logic_Zwcvx4
    );
  inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"20200000A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_X2j2z4_28316,
      ADR5 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o3_28800,
      ADR0 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o2_29194,
      ADR2 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o1_28799,
      O => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o4_29193
    );
  inst_cortexm0_u_logic_Ehz2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ehz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ehz2z4_IN,
      O => inst_cortexm0_u_logic_Ehz2z4_25788,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"F5053333F5053333"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_V1l2z4_28314,
      ADR1 => inst_cortexm0_u_logic_Rhi2z4_26942,
      ADR3 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o4_29193,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o
    );
  inst_cortexm0_u_logic_Ow23z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ow23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ow23z4_IN,
      O => inst_cortexm0_u_logic_Ow23z4_25780,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Djzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"5D0F5D3FDDCFDDFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Gf53z4_28457,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Ow23z4_25780,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Djzvx43_28456
    );
  inst_cortexm0_u_logic_Xmzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y127",
      INIT => X"CFCCFDCDCFCCFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nozvx4,
      ADR2 => inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      O => N349
    );
  inst_cortexm0_u_logic_Nag3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nag3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nag3z4_IN,
      O => inst_cortexm0_u_logic_Nag3z4_25857,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dmvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"00003030000030FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Gfg3z4_25665,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Nag3z4_25857,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Dmvwx44_28471
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4155_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"FF7FFFFFFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Do1wx431,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4156,
      ADR0 => inst_cortexm0_u_logic_Va3wx4_26812,
      ADR2 => inst_cortexm0_u_logic_Yqzvx4_26153,
      ADR4 => inst_cortexm0_u_logic_Xfzvx42_26813,
      ADR5 => inst_cortexm0_u_logic_K5zvx46,
      O => N1102
    );
  inst_cortexm0_u_logic_Va3wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"00338B8B0033BBBB"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_T7cwx4_B19wx4_XOR_86_o,
      ADR1 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o,
      ADR3 => inst_cortexm0_u_logic_Olzvx4,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => N162
    );
  inst_cortexm0_u_logic_Va3wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"0000445500000405"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      ADR5 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o,
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => N162,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_24_0,
      O => inst_cortexm0_u_logic_Va3wx4_26812
    );
  inst_cortexm0_u_logic_Plx2z4_inst_cortexm0_u_logic_Plx2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Jjhvx42_pack_4,
      O => inst_cortexm0_u_logic_Jjhvx42_29187
    );
  inst_cortexm0_u_logic_Jjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"FAFCF0FCF0FCF0FC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Plx2z4_27427,
      ADR4 => inst_cortexm0_u_logic_Roh2z4_16_0,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_G6pvx4,
      ADR2 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Jjhvx41_29188
    );
  inst_cortexm0_u_logic_Plx2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Plx2z4_CLK,
      I => inst_cortexm0_u_logic_Jjhvx4,
      O => inst_cortexm0_u_logic_Plx2z4_27427,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"FFFFAAAAFFFFAAB8"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Jjhvx41_29188,
      ADR2 => N1067,
      ADR0 => N1068,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Jjhvx4
    );
  inst_cortexm0_u_logic_N4yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"F3F3F3F3F3F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_N4yvx4
    );
  inst_cortexm0_u_logic_Jjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"0D000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_18_0,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_Jjhvx42_pack_4
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"C4C0C4C4C0C0C4C4"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_G6pvx4,
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR4 => inst_cortexm0_u_logic_Mx0wx4_26047,
      ADR2 => inst_cortexm0_u_logic_Jjhvx42_29187,
      O => N1068
    );
  inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"FFFFCFFFFFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o
    );
  inst_cortexm0_u_logic_Hlzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"FFF70000FFF7FFF7"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nqz2z4_26199,
      ADR5 => inst_cortexm0_u_logic_X543z4_27110,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Hlzvx41_27109
    );
  inst_cortexm0_u_logic_Wq5wx4_inst_cortexm0_u_logic_Wq5wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qr42z4_pack_14,
      O => inst_cortexm0_u_logic_Qr42z4_26733
    );
  inst_cortexm0_u_logic_Wq5wx4_inst_cortexm0_u_logic_Wq5wx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_P37wx42_13264,
      O => inst_cortexm0_u_logic_P37wx42_0
    );
  inst_cortexm0_u_logic_Qr42z4 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y125"
    )
    port map (
      IA => N1615,
      IB => N1616,
      O => inst_cortexm0_u_logic_Qr42z4_pack_14,
      SEL => inst_cortexm0_u_logic_Tki2z4_25766
    );
  inst_cortexm0_u_logic_Qr42z4_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"708070A0F0A0F0A0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1615
    );
  inst_cortexm0_u_logic_Qr42z4_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"0FFFFF5FFF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1616
    );
  inst_cortexm0_u_logic_Wq5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"448C440000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Wq5wx4
    );
  inst_cortexm0_u_logic_Oq42z41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"F03000B0F03000B0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Oq42z4
    );
  inst_cortexm0_u_logic_P37wx42 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"BB00BB00"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => inst_cortexm0_u_logic_P37wx42_13264
    );
  inst_cortexm0_u_logic_Fj0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"030333330F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Eyg3z4_29191,
      ADR2 => inst_cortexm0_u_logic_Pwg3z4_26207,
      ADR4 => inst_cortexm0_u_logic_Bf9wx4,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Fj0wx43_27405
    );
  inst_cortexm0_u_logic_Eyg3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eyg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eyg3z4_IN,
      O => inst_cortexm0_u_logic_Eyg3z4_29191,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hk0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"33330303FFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ccg3z4_27438,
      ADR5 => inst_cortexm0_u_logic_Eyg3z4_29191,
      ADR1 => inst_cortexm0_u_logic_Y21xx4,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_Hk0wx41_27437
    );
  inst_cortexm0_u_logic_Md93z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Md93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Md93z4_IN,
      O => inst_cortexm0_u_logic_Md93z4_28287,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R6n2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R6n2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_R6n2z4_IN,
      O => inst_cortexm0_u_logic_R6n2z4_27834,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qllwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"0500000000004444"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_S87wx4,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Qllwx41_28607
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"0000000000000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_H6tvx4,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_I7owx4,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o8_27186
    );
  inst_cortexm0_u_logic_L5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"FFF1000011110000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_S87wx4,
      O => inst_cortexm0_u_logic_L5owx4
    );
  inst_cortexm0_u_logic_S87wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"FF00FF00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_S87wx4
    );
  inst_cortexm0_u_logic_R40wx410_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => X"FAFAAAAAAAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Bv03z4_26092,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N870
    );
  inst_cortexm0_u_logic_Xx93z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xx93z4_CLK,
      I => inst_cortexm0_u_logic_Mekvx4_10948,
      O => inst_cortexm0_u_logic_Xx93z4_26093,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mekvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => X"F3FFF3F3C0FFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Ekovx4,
      ADR4 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR5 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR2 => N128,
      O => inst_cortexm0_u_logic_Mekvx4_10948
    );
  inst_cortexm0_u_logic_Hue3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hue3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hue3z4_IN,
      O => inst_cortexm0_u_logic_Hue3z4_25990,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y103",
      INIT => X"AFFFBFBFFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tse3z4_26240,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Hue3z4_25990,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => N1305
    );
  inst_cortexm0_u_logic_Mekvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y103",
      INIT => X"A000ECCC00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_G7x2z4_27759,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N128
    );
  inst_cortexm0_u_logic_N3n2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_N3n2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_N3n2z4_IN,
      O => inst_cortexm0_u_logic_N3n2z4_28285,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pw03z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pw03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pw03z4_IN,
      O => inst_cortexm0_u_logic_Pw03z4_25789,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => X"0202000F0202A0AF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_M3u2z4_28294,
      ADR1 => inst_cortexm0_u_logic_N3n2z4_28285,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Pw03z4_25789,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Wa0wx46_28393
    );
  inst_cortexm0_u_logic_Qz33z4_inst_cortexm0_u_logic_Qz33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Otyvx42_11013,
      O => inst_cortexm0_u_logic_Otyvx42_0
    );
  inst_cortexm0_u_logic_Otyvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y105"
    )
    port map (
      IA => N1603,
      IB => N1604,
      O => inst_cortexm0_u_logic_Otyvx42_11013,
      SEL => inst_cortexm0_u_logic_Pxyvx4
    );
  inst_cortexm0_u_logic_Otyvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"2200260400000404"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR5 => inst_cortexm0_u_logic_Rxl2z4_26291,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1603
    );
  inst_cortexm0_u_logic_Otyvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"00000000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Yzi2z4_26694,
      ADR2 => inst_cortexm0_u_logic_L8t2z4_25616,
      O => N1604
    );
  inst_cortexm0_u_logic_Qz33z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qz33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qz33z4_IN,
      O => inst_cortexm0_u_logic_Qz33z4_25952,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nd3wx42141 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"00F000F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Nd3wx4214
    );
  inst_cortexm0_u_logic_N90wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"0000FFDFFFCFFFDF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_R6n2z4_27834,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Vzz2z4_26460,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      O => N961
    );
  inst_cortexm0_u_logic_Vzz2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vzz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vzz2z4_IN,
      O => inst_cortexm0_u_logic_Vzz2z4_26460,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N90wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"00000000FF7FFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => inst_cortexm0_u_logic_Vzz2z4_26460,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => inst_cortexm0_u_logic_N90wx44_26859
    );
  inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"FF7FFF7F77FFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Bv03z4_26092,
      ADR4 => inst_cortexm0_u_logic_Ow13z4_25770,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o2_28469
    );
  inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ow13z4_25770,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => N858
    );
  inst_cortexm0_u_logic_R40wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"8000000088000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Gf43z4_26086,
      ADR0 => inst_cortexm0_u_logic_R40wx44_26087,
      ADR4 => inst_cortexm0_u_logic_R40wx43_26088,
      ADR2 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR1 => inst_cortexm0_u_logic_R40wx41_26090,
      ADR3 => inst_cortexm0_u_logic_R40wx42_26081,
      O => inst_cortexm0_u_logic_R40wx45_26077
    );
  inst_cortexm0_u_logic_Ow13z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ow13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ow13z4_IN,
      O => inst_cortexm0_u_logic_Ow13z4_25770,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R40wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"0FFF055503330111"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_X6m2z4_26082,
      ADR1 => inst_cortexm0_u_logic_X533z4_26083,
      ADR4 => inst_cortexm0_u_logic_SF1101,
      ADR0 => N858,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_R40wx42_26081
    );
  inst_cortexm0_u_logic_Dq53z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dq53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dq53z4_IN,
      O => inst_cortexm0_u_logic_Dq53z4_26858,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => X"FBAAFBAFFBFAFBFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Md93z4_28287,
      ADR1 => inst_cortexm0_u_logic_V883z4_28293,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Dq53z4_26858,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Wa0wx43_28392
    );
  inst_cortexm0_u_logic_N90wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"7000700070000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_C5n2z4_26864,
      ADR5 => inst_cortexm0_u_logic_N90wx44_26859,
      ADR1 => inst_cortexm0_u_logic_Bf9wx4,
      ADR3 => inst_cortexm0_u_logic_G4qwx4_0,
      ADR4 => N961,
      ADR2 => inst_cortexm0_u_logic_N90wx43_29119,
      O => inst_cortexm0_u_logic_N90wx46_26863
    );
  inst_cortexm0_u_logic_N90wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"FF0033330F0F3333"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Zfh3z4_26602,
      ADR1 => inst_cortexm0_u_logic_Llq2z4_26862,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR3 => inst_cortexm0_u_logic_N90wx46_26863,
      O => inst_cortexm0_u_logic_N90wx4
    );
  inst_cortexm0_u_logic_N90wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_L733z4_26857,
      ADR2 => inst_cortexm0_u_logic_Ug43z4_25747,
      ADR1 => inst_cortexm0_u_logic_Dq53z4_26858,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_N90wx42_29120
    );
  inst_cortexm0_u_logic_L733z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L733z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_L733z4_IN,
      O => inst_cortexm0_u_logic_L733z4_26857,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N90wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"AAFF000022330000"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Cy13z4_26856,
      ADR1 => inst_cortexm0_u_logic_Pw03z4_25789,
      ADR5 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR4 => inst_cortexm0_u_logic_N90wx42_29120,
      O => inst_cortexm0_u_logic_N90wx43_29119
    );
  inst_cortexm0_u_logic_C5n2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C5n2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_C5n2z4_IN,
      O => inst_cortexm0_u_logic_C5n2z4_26864,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => X"8C8CCC8C8CCCCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_R6n2z4_27834,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_C5n2z4_26864,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Wa0wx41_27833
    );
  inst_cortexm0_u_logic_Kqzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => X"303FF0F530FFF0F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tel2z4_26132,
      ADR0 => inst_cortexm0_u_logic_Pbl2z4_25993,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Kqzvx46_29121
    );
  inst_cortexm0_u_logic_Pbl2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pbl2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pbl2z4_IN,
      O => inst_cortexm0_u_logic_Pbl2z4_25993,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kqzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => X"0005000500040000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nz73z4_25888,
      ADR2 => inst_cortexm0_u_logic_M743z4_28226,
      ADR3 => inst_cortexm0_u_logic_N3v2z4_28224,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Kqzvx47_28604,
      ADR5 => inst_cortexm0_u_logic_Kqzvx46_29121,
      O => inst_cortexm0_u_logic_Kqzvx48
    );
  inst_cortexm0_u_logic_X543z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X543z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X543z4_IN,
      O => inst_cortexm0_u_logic_X543z4_27110,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_M743z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M743z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_M743z4_IN,
      O => inst_cortexm0_u_logic_M743z4_28226,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Et7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"109854DC32BA76FE"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pkwwx4,
      ADR1 => inst_cortexm0_u_logic_Vy7wx4,
      ADR3 => inst_cortexm0_u_logic_Cuxwx4,
      ADR2 => inst_cortexm0_u_logic_Xs7wx4,
      ADR4 => inst_cortexm0_u_logic_Fq7wx4,
      ADR5 => inst_cortexm0_u_logic_Tq7wx4,
      O => inst_cortexm0_u_logic_Et7wx4
    );
  inst_cortexm0_u_logic_Mmux_Lt7wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"F3F3F3F3C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Mmux_Lt7wx411_27513,
      ADR5 => inst_cortexm0_u_logic_Et7wx4,
      O => inst_cortexm0_u_logic_Lt7wx4
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"055501110FFF0333"
    )
    port map (
      ADR2 => ahbmi_hrdata_15_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_Uei3z4_26222,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_I7owx4,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR4 => inst_cortexm0_u_logic_Xs7wx4,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o2_26808
    );
  inst_cortexm0_u_logic_Mmux_Bdpwx418 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"9F06CF033F0CCF03"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Tzxwx4,
      ADR0 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => N82,
      ADR3 => inst_cortexm0_u_logic_Zaxwx4,
      O => inst_cortexm0_u_logic_Xs7wx4
    );
  inst_cortexm0_u_logic_Nbx2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nbx2z4_CLK,
      I => inst_cortexm0_u_logic_Glhvx4_11298,
      O => inst_cortexm0_u_logic_Nbx2z4_28030,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Glhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => X"EEFFEEFEEEAAEEAE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR0 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR1 => N1104,
      ADR5 => N1105_0,
      ADR4 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Glhvx4_11298
    );
  inst_cortexm0_u_logic_Mmux_Bdpwx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"0505F5F5303F303F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Saqwx4,
      ADR4 => inst_cortexm0_u_logic_Fexwx4,
      ADR1 => inst_cortexm0_u_logic_F8wwx4,
      ADR0 => inst_cortexm0_u_logic_Eruwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      O => N82
    );
  inst_cortexm0_u_logic_Zaxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"DDDD8888F5A0F5A0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U7uwx4,
      ADR1 => inst_cortexm0_u_logic_Icxwx4,
      ADR3 => inst_cortexm0_u_logic_Feqwx4,
      ADR2 => inst_cortexm0_u_logic_Mnvwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Zaxwx4
    );
  inst_cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4402_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"FFCC00CCAAF0AAF0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ey9wx4,
      ADR0 => inst_cortexm0_u_logic_Nrvwx4,
      ADR1 => inst_cortexm0_u_logic_Xcuwx4,
      ADR2 => inst_cortexm0_u_logic_H1qwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4402_o
    );
  inst_cortexm0_u_logic_Cy43z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cy43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cy43z4_IN,
      O => inst_cortexm0_u_logic_Cy43z4_28692,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_D5ywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"00EEEEEEF01E1E1E"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Bxxwx4,
      ADR3 => inst_cortexm0_u_logic_Hnwwx4,
      ADR0 => inst_cortexm0_u_logic_V7ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx41_26417,
      O => inst_cortexm0_u_logic_D5ywx4
    );
  inst_cortexm0_u_logic_Xt6wx41_inst_cortexm0_u_logic_Xt6wx41_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xt6wx42_11190,
      O => inst_cortexm0_u_logic_Xt6wx42_0
    );
  inst_cortexm0_u_logic_Xt6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"0027270000272700"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Ce7wx4_P37wx4_AND_1722_o,
      ADR1 => inst_cortexm0_u_logic_Zei2z4_27647,
      ADR2 => inst_cortexm0_u_logic_Dtpvx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xt6wx41_28546
    );
  inst_cortexm0_u_logic_Xt6wx42 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"000000FF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => '1',
      O => inst_cortexm0_u_logic_Xt6wx42_11190
    );
  inst_cortexm0_u_logic_Mmux_Dtpvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"EE22EE22FFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR1 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Mmux_Dtpvx412_28542,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_33_0,
      ADR0 => inst_cortexm0_u_logic_Mmux_Dtpvx411,
      O => inst_cortexm0_u_logic_Dtpvx4
    );
  inst_cortexm0_u_logic_Fc7wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"0000CA0ACF00CA0A"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fc7wx41_27368,
      ADR4 => inst_cortexm0_u_logic_Ar7wx4,
      ADR5 => inst_cortexm0_u_logic_Hr7wx4,
      ADR2 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR1 => inst_cortexm0_u_logic_Xs7wx4,
      ADR0 => inst_cortexm0_u_logic_Fc7wx43_27369,
      O => inst_cortexm0_u_logic_Fc7wx4
    );
  inst_cortexm0_u_logic_Mmux_Dtpvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"01F101F101F10FFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Db7wx4,
      ADR2 => N826,
      ADR1 => inst_cortexm0_u_logic_Et7wx4,
      ADR3 => inst_cortexm0_u_logic_Lt7wx4,
      ADR4 => inst_cortexm0_u_logic_Fc7wx4,
      O => inst_cortexm0_u_logic_Mmux_Dtpvx411
    );
  inst_cortexm0_u_logic_Kf23z4_inst_cortexm0_u_logic_Kf23z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o_pack_5,
      O => inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o
    );
  inst_cortexm0_u_logic_Kf23z4_inst_cortexm0_u_logic_Kf23z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o,
      O => inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o_0
    );
  inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"00005FDF00009393"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_M6ywx4,
      ADR4 => inst_cortexm0_u_logic_U2ewx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o1_26723
    );
  inst_cortexm0_u_logic_U2ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"1010101030101010"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Db7wx4,
      ADR1 => inst_cortexm0_u_logic_N3ywx4,
      O => inst_cortexm0_u_logic_U2ewx4
    );
  inst_cortexm0_u_logic_Xx2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xx2wx4
    );
  inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"04000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o_pack_5
    );
  inst_cortexm0_u_logic_Kf23z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kf23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kf23z4_IN,
      O => inst_cortexm0_u_logic_Kf23z4_27498,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Db7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"FFFF5555FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Db7wx4
    );
  inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"00100000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4716_o,
      ADR3 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o
    );
  inst_cortexm0_u_logic_Imt2z4_inst_cortexm0_u_logic_Imt2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cawwx4_pack_2,
      O => inst_cortexm0_u_logic_Cawwx4
    );
  inst_cortexm0_u_logic_Cawwx44 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y113"
    )
    port map (
      IA => N1691,
      IB => '1',
      O => inst_cortexm0_u_logic_Cawwx4_pack_2,
      SEL => inst_cortexm0_u_logic_Cawwx43_27790
    );
  inst_cortexm0_u_logic_Imt2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Imt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Imt2z4_IN,
      O => inst_cortexm0_u_logic_Imt2z4_26004,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cawwx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"F0F0F0F0F0F8F4FC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_Rr73z4_25887,
      ADR3 => inst_cortexm0_u_logic_Imt2z4_26004,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR2 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => N1691
    );
  ahbmo_hprot_1_OBUF_1_33_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_33_C6LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"F333F3333333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Iwp2z4_26528,
      ADR2 => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o3_0,
      ADR3 => inst_cortexm0_u_logic_Cawwx4,
      ADR1 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o
    );
  N26_N26_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1105,
      O => N1105_0
    );
  inst_cortexm0_u_logic_Zuzvx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y114"
    )
    port map (
      IA => N1417,
      IB => N1418,
      O => N1105,
      SEL => N367
    );
  inst_cortexm0_u_logic_Zuzvx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"44FF44444CFF4C4C"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Roh2z4_5_0,
      ADR2 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR5 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR3 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => N366,
      ADR0 => N26,
      O => N1417
    );
  inst_cortexm0_u_logic_Zuzvx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"FEF0FFFFFEF0FEF0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Roh2z4_5_0,
      ADR0 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR1 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR4 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => N366,
      ADR3 => N26,
      O => N1418
    );
  inst_cortexm0_u_logic_Zuzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"FFFFF0F0FF00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263,
      ADR4 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o,
      ADR3 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR2 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => N26
    );
  inst_cortexm0_u_logic_Glhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"CCCCCC50CCCCCC50"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Nbx2z4_28030,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_7_0,
      O => N367
    );
  inst_cortexm0_u_logic_Pet2z4_inst_cortexm0_u_logic_Pet2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1575,
      O => N1575_0
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059
    );
  inst_cortexm0_u_logic_Fvhvx416_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"00000001"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Msyvx4,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => N1575
    );
  inst_cortexm0_u_logic_Pet2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => '0'
    )
    port map (
      CE => HREADY,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pet2z4_CLK,
      I => inst_cortexm0_u_logic_R3mwx4_11234,
      O => inst_cortexm0_u_logic_Pet2z4_26712,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_R3mwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"CC00000004000400"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => N1517,
      ADR4 => inst_cortexm0_u_logic_B73wx4,
      O => inst_cortexm0_u_logic_R3mwx4_11234
    );
  inst_cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6679_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR1 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR4 => inst_cortexm0_u_logic_G0w2z4_26232,
      O => inst_cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6679_o
    );
  inst_cortexm0_u_logic_Msyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"0000800000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pet2z4_26712,
      ADR4 => inst_cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6679_o,
      ADR0 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR1 => inst_cortexm0_u_logic_Vvx2z4_27584,
      ADR2 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR3 => inst_cortexm0_u_logic_J0l2z4_27576,
      O => inst_cortexm0_u_logic_Msyvx4
    );
  inst_cortexm0_u_logic_Jiowx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"FEFF0E0FFEFC0E0C"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => N1196,
      ADR5 => N1195,
      ADR4 => inst_cortexm0_u_logic_Ylbwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      O => inst_cortexm0_u_logic_Jiowx41
    );
  inst_cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4273_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"FFAA5500D8D8D8D8"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Bywwx4,
      ADR3 => inst_cortexm0_u_logic_Qxuwx4,
      ADR1 => inst_cortexm0_u_logic_Svqwx4,
      ADR4 => inst_cortexm0_u_logic_Bdwwx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4273_o
    );
  inst_cortexm0_u_logic_Mmux_B28wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"F5F5050500FF00FF"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      ADR0 => inst_cortexm0_u_logic_Jiowx41,
      ADR4 => inst_cortexm0_u_logic_Jiowx42,
      ADR3 => inst_cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4273_o,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_B28wx4
    );
  inst_cortexm0_u_logic_Qi03z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qi03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qi03z4_IN,
      O => inst_cortexm0_u_logic_Qi03z4_25578,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Lt7wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"13579BDF02468ACE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pkwwx4,
      ADR0 => inst_cortexm0_u_logic_Vy7wx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_Lt7wx41,
      ADR2 => inst_cortexm0_u_logic_S08wx4,
      ADR3 => inst_cortexm0_u_logic_U18wx4,
      ADR4 => inst_cortexm0_u_logic_B28wx4,
      O => inst_cortexm0_u_logic_Mmux_Lt7wx411_27513
    );
  inst_cortexm0_u_logic_Kzbwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"FFFFFFFFF000FCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR5 => inst_cortexm0_u_logic_Kzbwx42_0,
      ADR2 => inst_cortexm0_u_logic_Ul9wx4,
      ADR4 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o,
      ADR1 => inst_cortexm0_u_logic_W19wx4,
      O => inst_cortexm0_u_logic_Kzbwx4
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"0808000000080000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_To33z4_25853,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR1 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o7_29123,
      ADR2 => N1317,
      ADR4 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o8_28636,
      ADR0 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o1_28629,
      O => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"0FFFF0530FFFFF53"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Cxc3z4_25806,
      ADR5 => inst_cortexm0_u_logic_U2s2z4_27204,
      ADR0 => inst_cortexm0_u_logic_L763z4_27500,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => N1304
    );
  inst_cortexm0_u_logic_Cxc3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cxc3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cxc3z4_IN,
      O => inst_cortexm0_u_logic_Cxc3z4_25806,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"FF5DAE0CFF5DAE0C"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Kf23z4_27498,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => N1305,
      ADR4 => N1304,
      O => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o7_29123
    );
  inst_cortexm0_u_logic_Dkx2z4_inst_cortexm0_u_logic_Dkx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1058_pack_2,
      O => N1058
    );
  inst_cortexm0_u_logic_Dkx2z4_inst_cortexm0_u_logic_Dkx2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qjhvx42_pack_1,
      O => inst_cortexm0_u_logic_Qjhvx42_27623
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y116"
    )
    port map (
      IA => N1391,
      IB => '1',
      O => N1058_pack_2,
      SEL => inst_cortexm0_u_logic_Qjhvx41_28241
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"BBAAABAA00000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR4 => inst_cortexm0_u_logic_U2ewx4,
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR0 => inst_cortexm0_u_logic_Qjhvx42_27623,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      O => N1391
    );
  ahbmo_hprot_1_OBUF_1_32_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_32_C6LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Z2dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"FFAAFFAAFFAAFFAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Z2dwx4
    );
  inst_cortexm0_u_logic_Qjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"31000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_17_0,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Qjhvx42_pack_1
    );
  inst_cortexm0_u_logic_Dkx2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dkx2z4_CLK,
      I => inst_cortexm0_u_logic_Qjhvx4,
      O => inst_cortexm0_u_logic_Dkx2z4_28036,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"FA50FA50FA50D8D8"
    )
    port map (
      ADR2 => N1057,
      ADR3 => N1059,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR0 => inst_cortexm0_u_logic_I21wx4_28350,
      ADR1 => N1058,
      O => inst_cortexm0_u_logic_Qjhvx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"BFBFFFFFBFBFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR4 => inst_cortexm0_u_logic_Qb3wx4,
      ADR1 => inst_cortexm0_u_logic_Igi2z4_27166,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4126_28265,
      O => N657
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"FF7FFF7FFF2FFF7F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Igi2z4_27166,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Qb3wx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4126_28265,
      O => N656
    );
  inst_cortexm0_u_logic_Qb3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"2200220032302200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Qb3wx42_27591,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Qb3wx41_27585,
      O => inst_cortexm0_u_logic_Qb3wx43_29128
    );
  inst_cortexm0_u_logic_Pwg3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pwg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pwg3z4_IN,
      O => inst_cortexm0_u_logic_Pwg3z4_26207,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qb3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"FFFF3333FFFF3323"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Qb3wx43_29128,
      O => inst_cortexm0_u_logic_Qb3wx4
    );
  inst_cortexm0_u_logic_Gci2z4_inst_cortexm0_u_logic_Gci2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N666_pack_8,
      O => N666
    );
  inst_cortexm0_u_logic_Gci2z4_inst_cortexm0_u_logic_Gci2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N250,
      O => N250_0
    );
  inst_cortexm0_u_logic_R5zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y126"
    )
    port map (
      IA => N1345,
      IB => N1346,
      O => N666_pack_8,
      SEL => inst_cortexm0_u_logic_Gd3wx4
    );
  inst_cortexm0_u_logic_R5zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"AA00BB11AA00B810"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nd3wx4,
      ADR0 => inst_cortexm0_u_logic_K0qvx4,
      ADR1 => inst_cortexm0_u_logic_Mtqvx4,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR4 => inst_cortexm0_u_logic_Hq1wx4,
      ADR5 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      O => N1345
    );
  inst_cortexm0_u_logic_R5zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"AAAAFFFFAAA8FFFC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nd3wx4,
      ADR3 => inst_cortexm0_u_logic_Hq1wx4,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR5 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR1 => inst_cortexm0_u_logic_Mtqvx4,
      ADR4 => inst_cortexm0_u_logic_K0qvx4,
      O => N1346
    );
  inst_cortexm0_u_logic_K0qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"0000050500000505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR2 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_K0qvx4
    );
  inst_cortexm0_u_logic_Upyvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      O => N250
    );
  inst_cortexm0_u_logic_Gci2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Jb3wx4_hready_i_AND_1386_o,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gci2z4_CLK,
      I => inst_cortexm0_u_logic_Cb3wx4,
      O => inst_cortexm0_u_logic_Gci2z4_26882,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"3333535333333353"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_W6iwx4,
      ADR2 => N38,
      ADR1 => N665,
      ADR0 => N666,
      ADR5 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      ADR4 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Cb3wx4
    );
  inst_cortexm0_u_logic_Y1n2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y1n2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Y1n2z4_IN,
      O => inst_cortexm0_u_logic_Y1n2z4_28284,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Po63z4_inst_cortexm0_u_logic_Po63z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1300,
      O => N1300_0
    );
  inst_cortexm0_u_logic_Djzvx44_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y129"
    )
    port map (
      IA => N1621,
      IB => N1622,
      O => N1300,
      SEL => inst_cortexm0_u_logic_H3d3z4_26091
    );
  inst_cortexm0_u_logic_Djzvx44_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"FBFBAFAFFBFBAFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_Y1v2z4_28263,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_V0k2z4_28264,
      ADR0 => inst_cortexm0_u_logic_Djzvx46_29138,
      O => N1621
    );
  inst_cortexm0_u_logic_Djzvx44_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"FFAA3F2AFFAAFFAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_Fn13z4_28261,
      ADR3 => inst_cortexm0_u_logic_Djzvx46_29138,
      ADR0 => inst_cortexm0_u_logic_Djzvx47_29137,
      O => N1622
    );
  inst_cortexm0_u_logic_Djzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"F050FF50F073F073"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Yx73z4_26152,
      ADR4 => inst_cortexm0_u_logic_Z3k2z4_28260,
      ADR0 => inst_cortexm0_u_logic_X543z4_27110,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Djzvx46_29138
    );
  inst_cortexm0_u_logic_Po63z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Po63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Po63z4_IN,
      O => inst_cortexm0_u_logic_Po63z4_25736,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Djzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"FF00FF22FF55FF22"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Pst2z4_26234,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Po63z4_25736,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Djzvx47_29137
    );
  inst_cortexm0_u_logic_Hk0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"00D000DDD0D0DDDD"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pwg3z4_26207,
      ADR0 => inst_cortexm0_u_logic_Wrg3z4_26333,
      ADR4 => inst_cortexm0_u_logic_Vgg3z4_26167,
      ADR3 => inst_cortexm0_u_logic_C51xx4,
      ADR2 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR1 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Hk0wx46
    );
  inst_cortexm0_u_logic_Hk0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"C0E0C0E000A000A0"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_C51xx4,
      ADR0 => inst_cortexm0_u_logic_Hk0wx412_29129,
      ADR1 => inst_cortexm0_u_logic_Hk0wx45_27439,
      ADR2 => inst_cortexm0_u_logic_Hk0wx41_27437,
      ADR5 => inst_cortexm0_u_logic_Hk0wx46,
      O => inst_cortexm0_u_logic_Hk0wx413_27196
    );
  inst_cortexm0_u_logic_Hk0wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"C000C0000A000A00"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Olg3z4_26080,
      ADR0 => inst_cortexm0_u_logic_Vgg3z4_26167,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => N1146
    );
  inst_cortexm0_u_logic_Olg3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Olg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Olg3z4_IN,
      O => inst_cortexm0_u_logic_Olg3z4_26080,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hk0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"0000000100040005"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Nag3z4_25857,
      ADR0 => inst_cortexm0_u_logic_Hqg3z4_25940,
      ADR3 => inst_cortexm0_u_logic_Avg3z4_25750,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => N1147,
      ADR4 => N1146,
      O => inst_cortexm0_u_logic_Hk0wx412_29129
    );
  inst_cortexm0_u_logic_Kfr2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kfr2z4_CLK,
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => inst_cortexm0_u_logic_Kfr2z4_25941,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qd1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"FFFFFFFFAEAEAEFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pri3z4_13_0,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR0 => N586,
      ADR3 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      ADR4 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Qd1wx4_25604
    );
  inst_cortexm0_u_logic_Fa2wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"555F777FFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR4 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR5 => inst_cortexm0_u_logic_Va3wx4_26812,
      ADR0 => N18,
      ADR1 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      O => N990
    );
  inst_cortexm0_u_logic_Eif3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eif3z4_CLK,
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => inst_cortexm0_u_logic_Eif3z4_25622,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fa2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"F8F8F8F8F8F8F8FA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR2 => N990,
      O => inst_cortexm0_u_logic_Fa2wx4
    );
  inst_cortexm0_u_logic_X07wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"0501555104055455"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Idk2z4_25976,
      ADR0 => N110_0,
      ADR2 => inst_cortexm0_u_logic_Sxpvx4,
      ADR5 => inst_cortexm0_u_logic_Phh2z4,
      ADR1 => inst_cortexm0_u_logic_Zwcvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => inst_cortexm0_u_logic_X07wx4_28359
    );
  inst_cortexm0_u_logic_Rhnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"A0B1A0A0A0A0B1A0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Idk2z4_25976,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Sxpvx4,
      ADR4 => inst_cortexm0_u_logic_Phh2z4,
      ADR5 => inst_cortexm0_u_logic_Zwcvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => inst_cortexm0_u_logic_Rhnvx41_28581
    );
  inst_cortexm0_u_logic_P37wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"DCDDCCCCFFFFCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_P37wx42_0,
      ADR0 => inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_P37wx41_26895,
      O => inst_cortexm0_u_logic_P37wx4
    );
  inst_cortexm0_u_logic_Sxpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"FFF00000FF700000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_P37wx4,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Sxpvx41_26892,
      O => inst_cortexm0_u_logic_Sxpvx4
    );
  inst_cortexm0_u_logic_O3ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"80800000F080F000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Gci2z4_26882,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_J0l2z4_27576,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N138
    );
  inst_cortexm0_u_logic_Ohv2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ohv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ohv2z4_IN,
      O => inst_cortexm0_u_logic_Ohv2z4_26114,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_St0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"FFFFFFDDFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Ohv2z4_26114,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_St0wx42_26033
    );
  inst_cortexm0_u_logic_G6pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => X"1515155511111155"
    )
    port map (
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o27_25762,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o4_25760,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o8_25764,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o12_25761,
      O => inst_cortexm0_u_logic_G6pvx4
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => X"AAAAAAAAAABAAAFF"
    )
    port map (
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_17_0,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_Qjhvx41_28241,
      O => N1057
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => X"FFFFFFFFA2A0A0A0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR2 => inst_cortexm0_u_logic_Qjhvx42_27623,
      ADR5 => inst_cortexm0_u_logic_Qjhvx41_28241,
      O => N1059
    );
  inst_cortexm0_u_logic_Qjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => X"FFFF8F0FFFFF8000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Dkx2z4_28036,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_15_0,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Qjhvx41_28241
    );
  inst_cortexm0_u_logic_Qs0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"A0A0A08000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qs0wx45_28449,
      ADR3 => inst_cortexm0_u_logic_Qs0wx44_28447,
      ADR4 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o111_0,
      ADR2 => inst_cortexm0_u_logic_Qs0wx41_28450,
      ADR5 => inst_cortexm0_u_logic_Qs0wx43_28445,
      ADR0 => inst_cortexm0_u_logic_H1qwx4,
      O => inst_cortexm0_u_logic_Qs0wx46_28434
    );
  inst_cortexm0_u_logic_H1qwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"0F0055003F003300"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Eun2z4_25961,
      ADR0 => inst_cortexm0_u_logic_Psn2z4_26197,
      ADR1 => inst_cortexm0_u_logic_Ohv2z4_26114,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_H1qwx43_29134
    );
  inst_cortexm0_u_logic_H1qwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"C4F50000C4F5C4F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      ADR0 => inst_cortexm0_u_logic_Od83z4_26668,
      ADR4 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR5 => inst_cortexm0_u_logic_F8u2z4_26265,
      ADR1 => inst_cortexm0_u_logic_H1qwx44_26670,
      ADR3 => N502,
      O => inst_cortexm0_u_logic_H1qwx4
    );
  inst_cortexm0_u_logic_Eun2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eun2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eun2z4_IN,
      O => inst_cortexm0_u_logic_Eun2z4_25961,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_H1qwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"0000550500005405"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Arn2z4_25741,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_H1qwx43_29134,
      O => N502
    );
  inst_cortexm0_u_logic_Vcv2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vcv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vcv2z4_IN,
      O => inst_cortexm0_u_logic_Vcv2z4_26198,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => X"BB0AFFFFBB5FFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y1n2z4_28284,
      ADR2 => inst_cortexm0_u_logic_Vzz2z4_26460,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Vcv2z4_26198,
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Wa0wx47_28394
    );
  inst_cortexm0_u_logic_Kqzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"0FFF055503330111"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Eq63z4_28780,
      ADR0 => inst_cortexm0_u_logic_Edl2z4_29140,
      ADR2 => inst_cortexm0_u_logic_Igl2z4_25784,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR3 => inst_cortexm0_u_logic_C51xx4,
      ADR4 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => N978
    );
  inst_cortexm0_u_logic_Edl2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Edl2z4_CLK,
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => inst_cortexm0_u_logic_Edl2z4_29140,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xmzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"FFFFFF7FFFFFFF5F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => N349,
      ADR2 => N40,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_26_0,
      ADR0 => N588,
      ADR4 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Xmzvx4_25598
    );
  inst_cortexm0_u_logic_U7uwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"0303F3F305F505F5"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Eut2z4_26005,
      ADR3 => inst_cortexm0_u_logic_Edl2z4_29140,
      ADR4 => inst_cortexm0_u_logic_Tel2z4_26132,
      ADR0 => inst_cortexm0_u_logic_N3v2z4_28224,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1134
    );
  inst_cortexm0_u_logic_U7uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"FFFFFFFFF0F0AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => N1133,
      ADR2 => N1134,
      O => inst_cortexm0_u_logic_U7uwx4
    );
  inst_cortexm0_u_logic_U0vvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"FFFF0537FFFF0537"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR1 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR0 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR2 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR4 => N347,
      O => N641
    );
  inst_cortexm0_u_logic_Y1u2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y1u2z4_CLK,
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => inst_cortexm0_u_logic_Y1u2z4_28574,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_I30wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"FFFFFFFFF4FFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => inst_cortexm0_u_logic_O2bwx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_4_0,
      ADR5 => N641,
      ADR4 => N28,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_I30wx4_25689
    );
  inst_cortexm0_u_logic_Mmux_O2bwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"6F2B6F2B2A2A2A2A"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Muawx4,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o,
      ADR1 => inst_cortexm0_u_logic_Sfh2z4,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_O2bwx4
    );
  inst_cortexm0_u_logic_Mxor_Sfh2z4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"30CF10EFF00F50AF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Viy2z4_25897,
      ADR0 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR1 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o,
      ADR2 => N320,
      O => inst_cortexm0_u_logic_Sfh2z4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4146_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"C0C0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Hc1wx4,
      ADR4 => inst_cortexm0_u_logic_Yw0wx4,
      ADR5 => inst_cortexm0_u_logic_Kqzvx4,
      ADR1 => inst_cortexm0_u_logic_R40wx4,
      O => N532
    );
  inst_cortexm0_u_logic_R40wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"F000500030000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Po53z4_25688,
      ADR1 => inst_cortexm0_u_logic_Gf43z4_26086,
      ADR3 => inst_cortexm0_u_logic_R40wx43_26088,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR2 => inst_cortexm0_u_logic_R40wx42_26081,
      O => inst_cortexm0_u_logic_R40wx46
    );
  inst_cortexm0_u_logic_R40wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"FFFF302000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR1 => inst_cortexm0_u_logic_C51xx4,
      ADR5 => inst_cortexm0_u_logic_Fzxwx4,
      ADR0 => inst_cortexm0_u_logic_R40wx46,
      ADR4 => inst_cortexm0_u_logic_R40wx45_26077,
      ADR3 => inst_cortexm0_u_logic_R40wx412,
      O => inst_cortexm0_u_logic_R40wx4
    );
  inst_cortexm0_u_logic_Gf43z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gf43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gf43z4_IN,
      O => inst_cortexm0_u_logic_Gf43z4_26086,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q3bwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"AAAA02AAFFFF03FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_W19wx45_26071,
      ADR1 => inst_cortexm0_u_logic_W19wx43_26072,
      ADR0 => inst_cortexm0_u_logic_Xwawx4,
      ADR4 => inst_cortexm0_u_logic_R40wx4,
      O => N320
    );
  inst_cortexm0_u_logic_Wo03z4_inst_cortexm0_u_logic_Wo03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_SF2821,
      O => inst_cortexm0_u_logic_SF2821_0
    );
  inst_cortexm0_u_logic_SF28213 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y132"
    )
    port map (
      IA => N1431,
      IB => N1432,
      O => inst_cortexm0_u_logic_SF2821,
      SEL => inst_cortexm0_u_logic_T1d3z4_25873
    );
  inst_cortexm0_u_logic_SF28213_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"F7FFFFFFF3FFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_Eut2z4_26005,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Wo03z4_25943,
      O => N1431
    );
  inst_cortexm0_u_logic_SF28213_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"7F733F337F73FFF3"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uo13z4_25886,
      ADR0 => inst_cortexm0_u_logic_Lgi3z4_28289,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_SF28211_29143,
      O => N1432
    );
  inst_cortexm0_u_logic_SF28211 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"3055305530553055"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Dy23z4_28288,
      ADR1 => inst_cortexm0_u_logic_Wo03z4_25943,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_SF28211_29143
    );
  inst_cortexm0_u_logic_Wo03z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wo03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wo03z4_IN,
      O => inst_cortexm0_u_logic_Wo03z4_25943,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Z3k2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z3k2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z3k2z4_IN,
      O => inst_cortexm0_u_logic_Z3k2z4_28260,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_V0k2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V0k2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_V0k2z4_IN,
      O => inst_cortexm0_u_logic_V0k2z4_28264,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yx73z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yx73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yx73z4_IN,
      O => inst_cortexm0_u_logic_Yx73z4_26152,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Feqwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"CCCC00CCCCCC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Pst2z4_26234,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Yx73z4_26152,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Feqwx43_28414
    );
  inst_cortexm0_u_logic_L753z4_inst_cortexm0_u_logic_L753z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4_11836,
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4_0
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o5_27865
    );
  inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => '1',
      O => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o4_11836
    );
  inst_cortexm0_u_logic_L753z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L753z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_L753z4_IN,
      O => inst_cortexm0_u_logic_L753z4_27816,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C193z4_inst_cortexm0_u_logic_C193z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rtpvx45_11659,
      O => inst_cortexm0_u_logic_Rtpvx45_0
    );
  inst_cortexm0_u_logic_Kqzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"0033003300330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_C193z4_27887,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kqzvx44_29142
    );
  inst_cortexm0_u_logic_Rtpvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"0C0C0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Fio2z4_25752,
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_Rtpvx45_11659
    );
  inst_cortexm0_u_logic_Kqzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"000CAAAE00000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kqzvx451,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => inst_cortexm0_u_logic_Kqzvx44_29142,
      ADR1 => inst_cortexm0_u_logic_Kqzvx42,
      O => inst_cortexm0_u_logic_Kqzvx45_29141
    );
  inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"EC13EC13FF00EC13"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR1 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR2 => inst_cortexm0_u_logic_Y29wx4,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      ADR5 => inst_cortexm0_u_logic_Kqzvx4,
      O => inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o
    );
  inst_cortexm0_u_logic_C193z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C193z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_C193z4_IN,
      O => inst_cortexm0_u_logic_C193z4_27887,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kqzvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"FEEE000000000000"
    )
    port map (
      ADR5 => N978,
      ADR4 => inst_cortexm0_u_logic_SF2821_0,
      ADR1 => inst_cortexm0_u_logic_Kqzvx48,
      ADR2 => inst_cortexm0_u_logic_Kqzvx42,
      ADR3 => inst_cortexm0_u_logic_Kqzvx411_0,
      ADR0 => inst_cortexm0_u_logic_Kqzvx45_29141,
      O => inst_cortexm0_u_logic_Kqzvx4
    );
  inst_cortexm0_u_logic_Nl53z4_inst_cortexm0_u_logic_Nl53z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1507_pack_4,
      O => N1507
    );
  inst_cortexm0_u_logic_Sxpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => X"BBBFFBFFBBBFFBFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Sxpvx41_26892
    );
  inst_cortexm0_u_logic_Vwhvx419_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => X"CFCFCFCF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N1507_pack_4
    );
  inst_cortexm0_u_logic_Vq0xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Vq0xx4
    );
  inst_cortexm0_u_logic_Nl53z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nl53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nl53z4_IN,
      O => inst_cortexm0_u_logic_Nl53z4_26489,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vwhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => X"000000000101000F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => N1507,
      ADR3 => inst_cortexm0_u_logic_Vq0xx4,
      O => inst_cortexm0_u_logic_Vwhvx419_28499
    );
  inst_cortexm0_u_logic_R40wx410_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => X"F0000000C000C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Bv03z4_26092,
      ADR4 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N869
    );
  inst_cortexm0_u_logic_X533z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X533z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X533z4_IN,
      O => inst_cortexm0_u_logic_X533z4_26083,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R40wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => X"01ABFFFF00AFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ow13z4_25770,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_SF1101,
      ADR5 => inst_cortexm0_u_logic_X533z4_26083,
      ADR1 => N870,
      ADR3 => N869,
      O => N498
    );
  inst_cortexm0_u_logic_E5owx44_SW8_F : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"FDFDFCFCFDFCFCFC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR5 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR1 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR2 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1393
    );
  inst_cortexm0_u_logic_SF21431 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"F5FFFDFFF5FFF5FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR4 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR5 => inst_cortexm0_u_logic_Ye4wx4,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_SF2143
    );
  inst_cortexm0_u_logic_Q7mvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"D500D50055005500"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_SF2143,
      ADR1 => inst_cortexm0_u_logic_Ye4wx4,
      ADR2 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR5 => inst_cortexm0_u_logic_Fsyvx4,
      ADR0 => inst_cortexm0_u_logic_U7w2z4_26831,
      O => N1473
    );
  inst_cortexm0_u_logic_U7w2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U7w2z4_CLK,
      I => inst_cortexm0_u_logic_Q7mvx4_11742,
      O => inst_cortexm0_u_logic_U7w2z4_26831,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Q7mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"0FCF5FDF5FDF5FDF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_S4w2z4_25926,
      ADR5 => inst_cortexm0_u_logic_Ik4wx4,
      ADR4 => inst_cortexm0_u_logic_Q5vvx435_27161,
      ADR1 => inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o_0,
      ADR3 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR2 => N1473,
      O => inst_cortexm0_u_logic_Q7mvx4_11742
    );
  inst_cortexm0_u_logic_R40wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"5505010155050101"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Bv03z4_26092,
      ADR0 => inst_cortexm0_u_logic_Ow13z4_25770,
      ADR2 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR4 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_R40wx411_29147
    );
  inst_cortexm0_u_logic_R40wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"AA22AA22A022A022"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR1 => N497,
      ADR2 => N498,
      ADR0 => inst_cortexm0_u_logic_R40wx47,
      ADR5 => inst_cortexm0_u_logic_R40wx411_29147,
      O => inst_cortexm0_u_logic_R40wx412
    );
  inst_cortexm0_u_logic_R40wx431 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"3FFFFFFF5FFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bv03z4_26092,
      ADR1 => inst_cortexm0_u_logic_Xx93z4_26093,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_R40wx43_26088
    );
  inst_cortexm0_u_logic_Bv03z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bv03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bv03z4_IN,
      O => inst_cortexm0_u_logic_Bv03z4_26092,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R40wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"FFFFFFFF0808FFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_X533z4_26083,
      ADR1 => inst_cortexm0_u_logic_Ow13z4_25770,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_SF1101,
      ADR4 => inst_cortexm0_u_logic_R40wx43_26088,
      O => N497
    );
  inst_cortexm0_u_logic_U573z4_inst_cortexm0_u_logic_U573z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ik4wx47_12113,
      O => inst_cortexm0_u_logic_Ik4wx47_0
    );
  inst_cortexm0_u_logic_Tkzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"4044C0CC40444044"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Jucwx4,
      ADR4 => N166,
      ADR0 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR2 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_I0d2z4_0,
      O => inst_cortexm0_u_logic_Tkzvx4
    );
  inst_cortexm0_u_logic_F57wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_F57wx4
    );
  inst_cortexm0_u_logic_Jf6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"FFFFFFCCFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Jf6wx4
    );
  inst_cortexm0_u_logic_Ik4wx47 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"FFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Ik4wx47_12113
    );
  inst_cortexm0_u_logic_U573z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U573z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U573z4_IN,
      O => inst_cortexm0_u_logic_U573z4_28564,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fuawx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"A0FF03FFA0A00303"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_F57wx4,
      ADR0 => inst_cortexm0_u_logic_Pcyvx4,
      ADR3 => inst_cortexm0_u_logic_Jf6wx4,
      O => N166
    );
  inst_cortexm0_u_logic_Jr1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"2222AAAA002200AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Zz8wx4,
      ADR4 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR0 => inst_cortexm0_u_logic_Jr1wx41_27616,
      ADR5 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      O => inst_cortexm0_u_logic_Jr1wx42_29153
    );
  inst_cortexm0_u_logic_Jr1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"EEFF00000EFF0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_27590,
      ADR1 => inst_cortexm0_u_logic_Duc2z4,
      ADR0 => inst_cortexm0_u_logic_I0d2z4_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_3_0,
      ADR4 => inst_cortexm0_u_logic_Jr1wx43_27416,
      O => inst_cortexm0_u_logic_Jr1wx4
    );
  inst_cortexm0_u_logic_Jr1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"88CC888840C80088"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Jr1wx42_29153,
      ADR0 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o,
      ADR5 => inst_cortexm0_u_logic_Hnbwx4_B19wx4_XOR_83_o,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Jr1wx43_27416
    );
  inst_cortexm0_u_logic_I4s2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I4s2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I4s2z4_IN,
      O => inst_cortexm0_u_logic_I4s2z4_27206,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mxor_Hnbwx4_B19wx4_XOR_83_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"F0F04BF0F0F04B4B"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR1 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR3 => inst_cortexm0_u_logic_Xwawx4_Qobwx4_AND_2124_o,
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      ADR0 => inst_cortexm0_u_logic_D1awx4_V0dwx4_AND_2288_o,
      ADR4 => N718,
      O => inst_cortexm0_u_logic_Hnbwx4_B19wx4_XOR_83_o
    );
  inst_cortexm0_u_logic_Mecvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y117",
      INIT => X"0333003022222222"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_H4p2z4_26750,
      ADR4 => inst_cortexm0_u_logic_W5p2z4_26819,
      ADR5 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Qs0wx46_28434,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Mecvx4
    );
  inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"FFFF000080C080C0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Bpdwx4,
      O => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o
    );
  inst_cortexm0_u_logic_Bpdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"BFFFFFFFAAFFAAFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Tzxwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      ADR0 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      O => inst_cortexm0_u_logic_Bpdwx4
    );
  inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"50F0103000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kf23z4_27498,
      ADR3 => inst_cortexm0_u_logic_Tse3z4_26240,
      ADR5 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o1_29152,
      ADR2 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o2_28691,
      ADR0 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o3_28693
    );
  inst_cortexm0_u_logic_To33z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_To33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_To33z4_IN,
      O => inst_cortexm0_u_logic_To33z4_25853,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"FFFF77F7FFFF7FFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR3 => inst_cortexm0_u_logic_Fre3z4_25856,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR5 => inst_cortexm0_u_logic_To33z4_25853,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o1_29152
    );
  inst_cortexm0_u_logic_Oxbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => X"000A0C0C0F0A0C0C"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Efp2z4_26479,
      ADR0 => inst_cortexm0_u_logic_U593z4_25958,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Euzvx45_28532,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Oxbvx4
    );
  inst_cortexm0_u_logic_Zuzvx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => X"FFFFFFFF00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Roh2z4_5_0,
      ADR3 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR5 => N366,
      O => N1104
    );
  inst_cortexm0_u_logic_Glhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => X"FFAEFFFF00040055"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Nbx2z4_28030,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_7_0,
      O => N366
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => X"FFDDCFFFFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_I4s2z4_27206,
      ADR0 => inst_cortexm0_u_logic_Ug73z4_29154,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o2_28631
    );
  inst_cortexm0_u_logic_Ug73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ug73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ug73z4_IN,
      O => inst_cortexm0_u_logic_Ug73z4_29154,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pybwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => X"050503F3F5F503F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Cxc3z4_25806,
      ADR0 => inst_cortexm0_u_logic_Dq83z4_27203,
      ADR3 => inst_cortexm0_u_logic_U2s2z4_27204,
      ADR5 => inst_cortexm0_u_logic_Ug73z4_29154,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1170
    );
  inst_cortexm0_u_logic_Xt6wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"5555555355555555"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Y5zvx4,
      ADR4 => N1102,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4155,
      ADR1 => N657,
      ADR0 => N656,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4163,
      O => inst_cortexm0_u_logic_Xt6wx44_29159
    );
  inst_cortexm0_u_logic_Pdi2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pdi2z4_CLK,
      I => inst_cortexm0_u_logic_Eyhvx4,
      O => inst_cortexm0_u_logic_Pdi2z4_26070,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Eyhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"FFFF0000FFEB0028"
    )
    port map (
      ADR0 => N876,
      ADR4 => N875,
      ADR1 => inst_cortexm0_u_logic_X07wx4_28359,
      ADR2 => inst_cortexm0_u_logic_Q07wx4,
      ADR5 => inst_cortexm0_u_logic_Xt6wx44_29159,
      ADR3 => inst_cortexm0_u_logic_Xt6wx43_29160,
      O => inst_cortexm0_u_logic_Eyhvx4
    );
  inst_cortexm0_u_logic_Xt6wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"3333130033331000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Igi2z4_27166,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR3 => inst_cortexm0_u_logic_Xt6wx42_0,
      ADR2 => inst_cortexm0_u_logic_Qb3wx4,
      ADR4 => inst_cortexm0_u_logic_Xt6wx41_28546,
      ADR5 => inst_cortexm0_u_logic_Z78wx4,
      O => inst_cortexm0_u_logic_Xt6wx43_29160
    );
  inst_cortexm0_u_logic_Tki2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tki2z4_CLK,
      I => inst_cortexm0_u_logic_Xxhvx4,
      O => inst_cortexm0_u_logic_Tki2z4_25766,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Xxhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"AAAAABA8AAAAAEA2"
    )
    port map (
      ADR3 => N873,
      ADR0 => N872,
      ADR5 => inst_cortexm0_u_logic_X07wx4_28359,
      ADR1 => inst_cortexm0_u_logic_Q07wx4,
      ADR2 => inst_cortexm0_u_logic_Xt6wx44_29159,
      ADR4 => inst_cortexm0_u_logic_Xt6wx43_29160,
      O => inst_cortexm0_u_logic_Xxhvx4
    );
  inst_cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1433_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1433_o
    );
  inst_cortexm0_u_logic_Hhd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"D8FFD8AAD855D800"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR3 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR5 => inst_cortexm0_u_logic_H1qwx4,
      ADR1 => inst_cortexm0_u_logic_Xcuwx4,
      ADR2 => inst_cortexm0_u_logic_Bjxwx4,
      ADR4 => inst_cortexm0_u_logic_Dmvwx4,
      O => inst_cortexm0_u_logic_Hhd2z4
    );
  inst_cortexm0_u_logic_Xcuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"000F0000000F5050"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Df83z4_28562,
      ADR0 => inst_cortexm0_u_logic_Djv2z4_25768,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Xcuwx44_29158
    );
  inst_cortexm0_u_logic_Djv2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Djv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Djv2z4_IN,
      O => inst_cortexm0_u_logic_Djv2z4_25768,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xcuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"F531F531F5310000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ozo2z4_26259,
      ADR1 => inst_cortexm0_u_logic_U573z4_28564,
      ADR2 => inst_cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1433_o,
      ADR3 => inst_cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1431_o,
      ADR4 => inst_cortexm0_u_logic_Xcuwx44_29158,
      ADR5 => inst_cortexm0_u_logic_Xcuwx43_0,
      O => inst_cortexm0_u_logic_Xcuwx4
    );
  inst_cortexm0_u_logic_Mmux_H8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"5CCC5555C555CCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Tzxwx4,
      ADR2 => inst_cortexm0_u_logic_M6ywx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o,
      ADR1 => inst_cortexm0_u_logic_Kepwx4,
      O => inst_cortexm0_u_logic_H8qwx4
    );
  inst_cortexm0_u_logic_Mmux_J7ewx413 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"2A0022003F153311"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      ADR0 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o,
      ADR3 => inst_cortexm0_u_logic_Kepwx4,
      ADR4 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_Mmux_J7ewx412_26548
    );
  inst_cortexm0_u_logic_Kepwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"03FFCFFF0300CF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_N3ywx4,
      ADR4 => inst_cortexm0_u_logic_Saqwx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_D5ywx4,
      ADR5 => inst_cortexm0_u_logic_Jiowx42,
      O => inst_cortexm0_u_logic_Kepwx4
    );
  inst_cortexm0_u_logic_U2s2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U2s2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U2s2z4_IN,
      O => inst_cortexm0_u_logic_U2s2z4_27204,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jiowx421 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"00000035FFFF0035"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => N1165,
      ADR0 => N1164,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_Cawwx4,
      O => inst_cortexm0_u_logic_Jiowx42
    );
  inst_cortexm0_u_logic_Ewbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"030A030A0F0F0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ovc3z4_28479,
      ADR0 => inst_cortexm0_u_logic_Efp2z4_26479,
      ADR5 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      ADR1 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o5_29155,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Ewbvx4
    );
  inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"F3030303F303F3F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Ovc3z4_28479,
      ADR5 => inst_cortexm0_u_logic_Efp2z4_26479,
      ADR2 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      ADR3 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o5_29155,
      O => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o
    );
  inst_cortexm0_u_logic_Mt13z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mt13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mt13z4_IN,
      O => inst_cortexm0_u_logic_Mt13z4_25628,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"08000C008800CC00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wmp2z4_26323,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      ADR4 => inst_cortexm0_u_logic_Mt13z4_25628,
      ADR1 => inst_cortexm0_u_logic_Qxuwx4,
      ADR3 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o4_28515,
      O => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o5_29155
    );
  inst_cortexm0_u_logic_Y5zvx4_inst_cortexm0_u_logic_Y5zvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1539_pack_5,
      O => N1539
    );
  inst_cortexm0_u_logic_Y5zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"FF5FCF4F00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Y5zvx42_26697,
      ADR0 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR1 => inst_cortexm0_u_logic_I0d2z4_0,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_27590,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => inst_cortexm0_u_logic_Y5zvx4
    );
  inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"B0B033BBB0B00000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_682_o,
      ADR5 => N1539,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_27590
    );
  inst_cortexm0_u_logic_Otyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"CFCFCCCCCFCFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_Otyvx43_29156,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Otyvx44_28327
    );
  inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"F0FFF0AA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => '1',
      O => N1539_pack_5
    );
  inst_cortexm0_u_logic_Otyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"0F7F0A7BAFFFAAFB"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Jky2z4_25892,
      ADR5 => inst_cortexm0_u_logic_Yzi2z4_26694,
      O => inst_cortexm0_u_logic_Otyvx43_29156
    );
  inst_cortexm0_u_logic_R5zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"FC0CFC0CFC0CA808"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_K0qvx4,
      ADR4 => inst_cortexm0_u_logic_Mtqvx4,
      ADR3 => inst_cortexm0_u_logic_Nd3wx4,
      ADR1 => inst_cortexm0_u_logic_Gd3wx4,
      O => N665
    );
  inst_cortexm0_u_logic_Q07wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"AFBB0F33FFFF5F77"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Gci2z4_26882,
      ADR3 => inst_cortexm0_u_logic_Pty2z4_26143,
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR2 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR0 => inst_cortexm0_u_logic_Qb3wx4,
      ADR5 => inst_cortexm0_u_logic_Gd3wx4,
      O => inst_cortexm0_u_logic_Q07wx4
    );
  inst_cortexm0_u_logic_F8u2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F8u2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F8u2z4_IN,
      O => inst_cortexm0_u_logic_F8u2z4_26265,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Gd3wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"AAF0AAF0AA00AAF0"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR2 => inst_cortexm0_u_logic_Y5zvx42_26697,
      ADR0 => inst_cortexm0_u_logic_Fc7wx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => inst_cortexm0_u_logic_Gd3wx4
    );
  inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o
    );
  inst_cortexm0_u_logic_Nn0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"AA0AFF0F22023303"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ecp2z4_25608,
      ADR2 => inst_cortexm0_u_logic_A9p2z4_27443,
      ADR4 => inst_cortexm0_u_logic_L7p2z4_26820,
      ADR0 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Nn0wx48_27068
    );
  inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"FFFFFFFFFFFFAAFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o
    );
  inst_cortexm0_u_logic_A9p2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_A9p2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_A9p2z4_IN,
      O => inst_cortexm0_u_logic_A9p2z4_27443,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kqzvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"7777007707070007"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vg53z4_25771,
      ADR3 => inst_cortexm0_u_logic_Pbl2z4_25993,
      ADR1 => inst_cortexm0_u_logic_Xhl2z4_26243,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR0 => inst_cortexm0_u_logic_Y21xx4,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_Kqzvx42
    );
  inst_cortexm0_u_logic_Dmvwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"00A030B050F030B0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wrg3z4_26333,
      ADR5 => inst_cortexm0_u_logic_Sog3z4_26182,
      ADR1 => inst_cortexm0_u_logic_Dng3z4_29162,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Dmvwx43_28470
    );
  inst_cortexm0_u_logic_Hk0wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"0000858000008580"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Wrg3z4_26333,
      ADR3 => inst_cortexm0_u_logic_Dng3z4_29162,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => N1147
    );
  inst_cortexm0_u_logic_Hk0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"FFFFFFFF0F3F0533"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nag3z4_25857,
      ADR0 => inst_cortexm0_u_logic_Dng3z4_29162,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Hk0wx43_29161
    );
  inst_cortexm0_u_logic_Dng3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dng3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dng3z4_IN,
      O => inst_cortexm0_u_logic_Dng3z4_29162,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hk0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"FF0FAA0AFFFFAAAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Olg3z4_26080,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_SF1101,
      ADR0 => inst_cortexm0_u_logic_Hk0wx44_27440,
      ADR4 => inst_cortexm0_u_logic_Hk0wx43_29161,
      O => inst_cortexm0_u_logic_Hk0wx45_27439
    );
  inst_cortexm0_u_logic_V1l2z4_inst_cortexm0_u_logic_V1l2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o_pack_6,
      O => inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o
    );
  inst_cortexm0_u_logic_V1l2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V1l2z4_CLK,
      I => inst_cortexm0_u_logic_O3ivx4_12338,
      O => inst_cortexm0_u_logic_V1l2z4_28314,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O3ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"FFFF5D5DAEAE0C0C"
    )
    port map (
      ADR3 => '1',
      ADR4 => N138,
      ADR0 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_V1l2z4_28314,
      ADR1 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR2 => inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o,
      O => inst_cortexm0_u_logic_O3ivx4_12338
    );
  inst_cortexm0_u_logic_H3wvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"FFFF0F0FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => N256
    );
  inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"70F030F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o_pack_6
    );
  inst_cortexm0_u_logic_H3wvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"4500EF005500FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Df3wx4,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_U2x2z4_25620,
      ADR2 => inst_cortexm0_u_logic_Hh3wx4,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => N256,
      O => inst_cortexm0_u_logic_H3wvx4_26603
    );
  inst_cortexm0_u_logic_P37wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"33003323FF00FFAF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR1 => inst_cortexm0_u_logic_C68wx4_Z6gvx4_AND_1780_o,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => inst_cortexm0_u_logic_P37wx41_26895
    );
  inst_cortexm0_u_logic_Zjg3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zjg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zjg3z4_IN,
      O => inst_cortexm0_u_logic_Zjg3z4_26319,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fj0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"F3510000F351F351"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vgg3z4_26167,
      ADR0 => inst_cortexm0_u_logic_Olg3z4_26080,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR5 => inst_cortexm0_u_logic_Zjg3z4_26319,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      O => inst_cortexm0_u_logic_Fj0wx41_27403
    );
  inst_cortexm0_u_logic_Jhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR3 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR0 => inst_cortexm0_u_logic_U7uwx4,
      ADR1 => inst_cortexm0_u_logic_Fexwx4,
      ADR4 => inst_cortexm0_u_logic_F8wwx4,
      ADR2 => inst_cortexm0_u_logic_Feqwx4,
      O => inst_cortexm0_u_logic_Jhe2z4
    );
  inst_cortexm0_u_logic_Feqwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"00000000000005F5"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Y1v2z4_28263,
      ADR0 => inst_cortexm0_u_logic_Nz83z4_25918,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Feqwx41_29168
    );
  inst_cortexm0_u_logic_Feqwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"FFFFFFFFFF0CFF44"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_K2k2z4_28266,
      ADR0 => inst_cortexm0_u_logic_V0k2z4_28264,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Feqwx41_29168,
      O => inst_cortexm0_u_logic_Feqwx42_29167
    );
  inst_cortexm0_u_logic_Nz83z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nz83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nz83z4_IN,
      O => inst_cortexm0_u_logic_Nz83z4_25918,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Feqwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"F5F5F50031313100"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Z3k2z4_28260,
      ADR1 => inst_cortexm0_u_logic_Po63z4_25736,
      ADR2 => inst_cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1433_o,
      ADR5 => inst_cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1431_o,
      ADR3 => inst_cortexm0_u_logic_Feqwx43_28414,
      ADR4 => inst_cortexm0_u_logic_Feqwx42_29167,
      O => inst_cortexm0_u_logic_Feqwx4
    );
  inst_cortexm0_u_logic_Kqzvx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"0000000000550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_N3v2z4_28224,
      ADR3 => inst_cortexm0_u_logic_M743z4_28226,
      ADR0 => inst_cortexm0_u_logic_Nz73z4_25888,
      O => inst_cortexm0_u_logic_Kqzvx451
    );
  inst_cortexm0_u_logic_Nz73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nz73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nz73z4_IN,
      O => inst_cortexm0_u_logic_Nz73z4_25888,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U7uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"0505303FF5F5303F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C193z4_27887,
      ADR5 => inst_cortexm0_u_logic_Eq63z4_28780,
      ADR1 => inst_cortexm0_u_logic_Pbl2z4_25993,
      ADR0 => inst_cortexm0_u_logic_Nz73z4_25888,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1133
    );
  inst_cortexm0_u_logic_Igl2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Igl2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Igl2z4_IN,
      O => inst_cortexm0_u_logic_Igl2z4_25784,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"0C0FCCFF0C0FCCFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR3 => inst_cortexm0_u_logic_Qrf3z4_26176,
      ADR4 => inst_cortexm0_u_logic_Uuf3z4_26187,
      ADR2 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o4_29163
    );
  inst_cortexm0_u_logic_Plcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"0F070F000F0F0F00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Icxwx4,
      ADR5 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o4_29163,
      ADR0 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o3_26185,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      ADR4 => inst_cortexm0_u_logic_Vb9wx4,
      ADR3 => N716,
      O => inst_cortexm0_u_logic_Plcvx4
    );
  inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"0CFF0CFF0C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_B6j2z4_27272,
      ADR5 => inst_cortexm0_u_logic_Zfh3z4_26602,
      ADR3 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      O => N716
    );
  inst_cortexm0_u_logic_Qrf3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qrf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qrf3z4_IN,
      O => inst_cortexm0_u_logic_Qrf3z4_26176,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"008F00FF000F00FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Icxwx4,
      ADR1 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o4_29163,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR0 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o3_26185,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      ADR3 => N716,
      O => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o
    );
  inst_cortexm0_u_logic_Mxor_E5awx4_B19wx4_XOR_70_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_E5awx4,
      O => inst_cortexm0_u_logic_E5awx4_B19wx4_XOR_70_o
    );
  inst_cortexm0_u_logic_E5awx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"F3FBF0FAB33BA00A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => inst_cortexm0_u_logic_Swy2z4_26645,
      ADR5 => inst_cortexm0_u_logic_H1cwx4,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR1 => inst_cortexm0_u_logic_Wa0wx4,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      O => inst_cortexm0_u_logic_E5awx4
    );
  inst_cortexm0_u_logic_Wa0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"FFFAF0FAFFFAF0FA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Wa0wx42_27845,
      ADR0 => inst_cortexm0_u_logic_Wa0wx43_28392,
      ADR2 => inst_cortexm0_u_logic_Wa0wx41_27833,
      O => inst_cortexm0_u_logic_Wa0wx44_29166
    );
  inst_cortexm0_u_logic_Eq63z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eq63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eq63z4_IN,
      O => inst_cortexm0_u_logic_Eq63z4_28780,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wa0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"FFFC0000F3F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Wa0wx46_28393,
      ADR3 => inst_cortexm0_u_logic_Wa0wx47_28394,
      ADR2 => inst_cortexm0_u_logic_Wa0wx45_28395,
      ADR4 => inst_cortexm0_u_logic_Wa0wx44_29166,
      O => inst_cortexm0_u_logic_Wa0wx4
    );
  inst_cortexm0_u_logic_Nozvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"F0F0FFFF50505555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Dy23z4_28288,
      ADR0 => inst_cortexm0_u_logic_Wo03z4_25943,
      ADR5 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      O => inst_cortexm0_u_logic_Nozvx41_29169
    );
  inst_cortexm0_u_logic_Nozvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"AA00AA00BA30AA00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Csz2z4_25964,
      ADR0 => inst_cortexm0_u_logic_Xhl2z4_26243,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => N1241
    );
  inst_cortexm0_u_logic_Nozvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"F5F505F5050505F5"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Q7j2z4_26585,
      ADR3 => inst_cortexm0_u_logic_Lgi3z4_28289,
      ADR5 => inst_cortexm0_u_logic_Nozvx44_28514,
      ADR2 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Nozvx4
    );
  inst_cortexm0_u_logic_Xhl2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xhl2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Xhl2z4_IN,
      O => inst_cortexm0_u_logic_Xhl2z4_26243,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nozvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"1000300000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Igl2z4_25784,
      ADR4 => inst_cortexm0_u_logic_Bf9wx4,
      ADR5 => inst_cortexm0_u_logic_U7uwx4,
      ADR2 => inst_cortexm0_u_logic_Nozvx41_29169,
      ADR1 => N1241,
      ADR3 => inst_cortexm0_u_logic_Nozvx43_28621,
      O => inst_cortexm0_u_logic_Nozvx44_28514
    );
  inst_cortexm0_u_logic_Hk0wx416_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"0000000000080008"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Rdg3z4_26041,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1139
    );
  inst_cortexm0_u_logic_Qb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"AF77FF77AFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Qb3wx41_27585
    );
  inst_cortexm0_u_logic_Dy23z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dy23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dy23z4_IN,
      O => inst_cortexm0_u_logic_Dy23z4_28288,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y98",
      INIT => X"080000000C000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vssvx4,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => ahbmi_hrdata_1_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Lstwx42_26030,
      O => N168
    );
  inst_cortexm0_u_logic_Cxhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"F0F0F0F0F033F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_2_0,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      O => N373
    );
  inst_cortexm0_u_logic_O1rvx4_inst_cortexm0_u_logic_O1rvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N471,
      O => N471_0
    );
  inst_cortexm0_u_logic_C2rvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y101"
    )
    port map (
      IA => N1327,
      IB => N1328,
      O => N471,
      SEL => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429
    );
  inst_cortexm0_u_logic_C2rvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"FFFFA0A0A0B3A0B3"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tbuvx4,
      ADR3 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR1 => inst_cortexm0_u_logic_Hq1wx4,
      ADR2 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR0 => inst_cortexm0_u_logic_O1rvx4,
      ADR4 => inst_cortexm0_u_logic_G0w2z4_26232,
      O => N1327
    );
  inst_cortexm0_u_logic_C2rvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"EAC0EAC0FAF0EAC0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR4 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR5 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR3 => inst_cortexm0_u_logic_O1rvx4,
      O => N1328
    );
  inst_cortexm0_u_logic_O1rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"000000000B080000"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Mtqvx4,
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_O1rvx4
    );
  inst_cortexm0_u_logic_Mtqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"2AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR2 => inst_cortexm0_u_logic_Y6t2z4_26407,
      O => inst_cortexm0_u_logic_Mtqvx4
    );
  inst_cortexm0_u_logic_Y1v2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y1v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Y1v2z4_IN,
      O => inst_cortexm0_u_logic_Y1v2z4_28263,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N462,
      O => N462_0
    );
  inst_cortexm0_u_logic_U0vvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y102"
    )
    port map (
      IA => N1325,
      IB => N1326,
      O => N462,
      SEL => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536
    );
  inst_cortexm0_u_logic_U0vvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"FCFCF0F5CCCC0055"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Tbuvx4,
      ADR0 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR3 => inst_cortexm0_u_logic_Hq1wx4,
      ADR2 => inst_cortexm0_u_logic_Gtp2z4_26621,
      ADR5 => inst_cortexm0_u_logic_O1rvx4,
      ADR1 => inst_cortexm0_u_logic_Cam2z4_26233,
      O => N1325
    );
  inst_cortexm0_u_logic_U0vvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"FF88FFF888888888"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR4 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Gtp2z4_26621,
      ADR1 => inst_cortexm0_u_logic_O1rvx4,
      O => N1326
    );
  inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"00000000C480CCCC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ecowx4,
      ADR5 => N164,
      ADR3 => inst_cortexm0_u_logic_Zaxwx4,
      ADR0 => inst_cortexm0_u_logic_Oldwx4,
      ADR2 => inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o_26771,
      ADR4 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628
    );
  inst_cortexm0_u_logic_Ll1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"1133000010300000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o3_26725,
      ADR1 => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o,
      ADR3 => ahbmi_hrdata_3_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_B7owx4,
      ADR2 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => inst_cortexm0_u_logic_Ll1wx41_27564
    );
  N892_N892_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1079_pack_5,
      O => N1079
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR5 => '1',
      O => N892
    );
  inst_cortexm0_u_logic_E5owx44_SW11 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"FCFFFCFC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR1 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      O => N1079_pack_5
    );
  inst_cortexm0_u_logic_W5rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"0008000C008C008C"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_E5owx43_0,
      ADR0 => inst_cortexm0_u_logic_Hzywx4,
      ADR3 => N1079,
      ADR1 => inst_cortexm0_u_logic_Qjuwx4,
      ADR5 => inst_cortexm0_u_logic_Ozywx4,
      ADR2 => inst_cortexm0_u_logic_E5owx42_26967,
      O => inst_cortexm0_u_logic_W5rvx4
    );
  inst_cortexm0_u_logic_Kkrvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"4454445544544444"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR0 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR2 => inst_cortexm0_u_logic_S4pwx4,
      ADR5 => inst_cortexm0_u_logic_Kkrvx45_28518,
      ADR3 => inst_cortexm0_u_logic_Tuvwx4,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Kkrvx4
    );
  inst_cortexm0_u_logic_C9rvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"0000000008040201"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kyi2z4_26202,
      ADR3 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR2 => N353_0,
      ADR0 => inst_cortexm0_u_logic_W5rvx4,
      ADR5 => inst_cortexm0_u_logic_Kzqvx4_0,
      ADR4 => inst_cortexm0_u_logic_Kkrvx4,
      O => inst_cortexm0_u_logic_C9rvx43_27101
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"FFFFFFFFFFFFFBFA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Oar2z4_28356,
      ADR3 => inst_cortexm0_u_logic_Nzhvx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_H3ivx416_28361,
      ADR2 => inst_cortexm0_u_logic_Mmux_H3ivx417_28369,
      ADR0 => inst_cortexm0_u_logic_Mmux_H3ivx4111_28387,
      ADR4 => inst_cortexm0_u_logic_Mmux_H3ivx4110_28331,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4112_29173
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"FFFFFFFFFFFFFAFE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ble3z4_27768,
      ADR1 => inst_cortexm0_u_logic_Uzhvx4,
      ADR4 => inst_cortexm0_u_logic_Mmux_H3ivx4114_28510,
      ADR0 => inst_cortexm0_u_logic_Mmux_H3ivx4115_0,
      ADR2 => inst_cortexm0_u_logic_Mmux_H3ivx415_26341,
      ADR5 => inst_cortexm0_u_logic_Mmux_H3ivx4112_29173,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4116_29172
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"FF00FF00FF3BFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR4 => inst_cortexm0_u_logic_Q5vvx43,
      ADR0 => inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o_0,
      ADR2 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR1 => inst_cortexm0_u_logic_SF2143,
      ADR3 => inst_cortexm0_u_logic_Mmux_H3ivx4116_29172,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4117_29171
    );
  inst_cortexm0_u_logic_Gji2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gji2z4_CLK,
      I => inst_cortexm0_u_logic_H3ivx4,
      O => inst_cortexm0_u_logic_Gji2z4_27712,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"CCFFCCFFFAFAF0F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wpywx4_0,
      ADR1 => inst_cortexm0_u_logic_Mmux_H3ivx4118_28762,
      ADR2 => inst_cortexm0_u_logic_Mmux_H3ivx41,
      ADR5 => inst_cortexm0_u_logic_Gji2z4_27712,
      ADR0 => inst_cortexm0_u_logic_Adt2z4_27563,
      ADR4 => inst_cortexm0_u_logic_Mmux_H3ivx4117_29171,
      O => inst_cortexm0_u_logic_H3ivx4
    );
  inst_cortexm0_u_logic_Fcj2z4_inst_cortexm0_u_logic_Fcj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N590_pack_5,
      O => N590
    );
  inst_cortexm0_u_logic_C2rvx4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y100"
    )
    port map (
      IA => N372,
      IB => N1332,
      O => N590_pack_5,
      SEL => N32
    );
  inst_cortexm0_u_logic_Cxhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"AAAAAA3FAAAAAA33"
    )
    port map (
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_2_0,
      ADR0 => inst_cortexm0_u_logic_Fcj2z4_26256,
      O => N372
    );
  inst_cortexm0_u_logic_C2rvx4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"FF03FF57FC00A800"
    )
    port map (
      ADR3 => N373,
      ADR0 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR1 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR2 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR4 => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607,
      ADR5 => N372,
      O => N1332
    );
  inst_cortexm0_u_logic_C2rvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"FAFAC8C8FAFAC8C8"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR0 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o,
      ADR4 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR2 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => N32
    );
  inst_cortexm0_u_logic_Fcj2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fcj2z4_CLK,
      I => inst_cortexm0_u_logic_Cxhvx4_12602,
      O => inst_cortexm0_u_logic_Fcj2z4_26256,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cxhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"FAFAEEEEFFFAFFEE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Roh2z4_0_0,
      ADR5 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => N372,
      ADR0 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR1 => N590,
      ADR4 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Cxhvx4_12602
    );
  inst_cortexm0_u_logic_Vr32z4_Cs32z4_AND_5574_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"FFDFF5D577577555"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kqzvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR5 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o,
      ADR1 => inst_cortexm0_u_logic_Oq42z4,
      ADR3 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_Vr32z4_Cs32z4_AND_5574_o
    );
  inst_cortexm0_u_logic_Zz0xx4_G01xx4_AND_4736_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"C8C8FFFFFA50FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O7zvx4,
      ADR0 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_S71wx4,
      ADR5 => inst_cortexm0_u_logic_Oq42z4,
      ADR3 => inst_cortexm0_u_logic_Uvzvx4,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_Zz0xx4_G01xx4_AND_4736_o
    );
  inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"0F2F0F0F0F0F0F0F"
    )
    port map (
      ADR2 => N1511_0,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_Rngwx4,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o_25911
    );
  inst_cortexm0_u_logic_Y9t2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => '0'
    )
    port map (
      CE => HREADY,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y9t2z4_CLK,
      I => HWRITE,
      O => inst_cortexm0_u_logic_Y9t2z4_25983,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_hwrite_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"FFFF07FFFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o2_27556,
      ADR0 => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o3_27557,
      ADR1 => inst_cortexm0_u_logic_Hq1wx4,
      ADR5 => inst_cortexm0_u_logic_I2mwx41,
      ADR3 => inst_cortexm0_u_logic_Lbiwx4,
      ADR4 => inst_cortexm0_u_logic_Yu52z4_Fv52z4_OR_1216_o_25911,
      O => HWRITE
    );
  inst_cortexm0_u_logic_Pst2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pst2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pst2z4_IN,
      O => inst_cortexm0_u_logic_Pst2z4_26234,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O5k2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_O5k2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_O5k2z4_IN,
      O => inst_cortexm0_u_logic_O5k2z4_28431,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_J7ewx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"A00000A020002020"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_D5ywx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR4 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_Mmux_J7ewx41
    );
  inst_cortexm0_u_logic_Xuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"4CCCCCCC5FFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Oedwx4,
      ADR2 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      O => inst_cortexm0_u_logic_Xuxwx4
    );
  inst_cortexm0_u_logic_Dw7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"8C0C0C0C10303030"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Tzxwx4,
      ADR0 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Svxwx4,
      ADR1 => inst_cortexm0_u_logic_Wxxwx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      O => inst_cortexm0_u_logic_Dw7wx4
    );
  inst_cortexm0_u_logic_Y5ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"BBBBFFFFFFF0FFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Q8ywx4,
      O => inst_cortexm0_u_logic_Y5ywx4
    );
  inst_cortexm0_u_logic_Nbm2z4_inst_cortexm0_u_logic_Nbm2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N353,
      O => N353_0
    );
  inst_cortexm0_u_logic_C6mwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"0000010000AA23FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzywx4,
      ADR1 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      ADR5 => N691_0,
      ADR3 => inst_cortexm0_u_logic_Ozywx4,
      ADR4 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR2 => N692,
      O => inst_cortexm0_u_logic_C6mwx43_26974
    );
  inst_cortexm0_u_logic_E5owx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"FFEAFFFFFFEAFFFA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR3 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR0 => inst_cortexm0_u_logic_S4pwx4,
      ADR4 => inst_cortexm0_u_logic_Vzywx4,
      ADR1 => N947,
      ADR5 => N946,
      O => N692
    );
  inst_cortexm0_u_logic_Nbm2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nbm2z4_CLK,
      I => inst_cortexm0_u_logic_Zlnvx4,
      O => inst_cortexm0_u_logic_Nbm2z4_26204,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Zlnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"C0FFF0FFC0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Fsyvx4,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR3 => inst_cortexm0_u_logic_Abovx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zlnvx4
    );
  inst_cortexm0_u_logic_C9rvx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"5F5F5F5F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR4 => '1',
      O => N353
    );
  inst_cortexm0_u_logic_Abovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"A0A8A0A8A0A8A0AA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rqywx4,
      ADR1 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o,
      ADR2 => N904,
      ADR3 => inst_cortexm0_u_logic_C6mwx41_26961,
      ADR4 => inst_cortexm0_u_logic_C6mwx43_26974,
      ADR5 => inst_cortexm0_u_logic_C6mwx42_26968,
      O => inst_cortexm0_u_logic_Abovx4
    );
  inst_cortexm0_u_logic_Ll1wx43_inst_cortexm0_u_logic_Ll1wx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_pack_3,
      O => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802
    );
  inst_cortexm0_u_logic_Ll1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"FA32BA32FA320000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR1 => inst_cortexm0_u_logic_Pmnwx4,
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR3 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      ADR0 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR2 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      O => inst_cortexm0_u_logic_Ll1wx43_27568
    );
  inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o
    );
  inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o : X_LUT5
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"8888AAA8"
    )
    port map (
      ADR4 => N114,
      ADR1 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_pack_3
    );
  inst_cortexm0_u_logic_Wyxvx4_Aopvx4_OR_212_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"3733FF33FFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_M3ovx4_Us2wx4_OR_1300_o,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Nbm2z4_26204,
      O => inst_cortexm0_u_logic_Wyxvx4_Aopvx4_OR_212_o
    );
  inst_cortexm0_u_logic_Vq1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"FAF0C8C0FFF5CCC4"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_X77wx4,
      ADR0 => inst_cortexm0_u_logic_R9nwx4,
      ADR3 => inst_cortexm0_u_logic_Cbvwx4,
      ADR2 => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607,
      ADR4 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      O => N20
    );
  inst_cortexm0_u_logic_K2k2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K2k2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_K2k2z4_IN,
      O => inst_cortexm0_u_logic_K2k2z4_28266,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"F200500022000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR4 => N1117,
      O => N879
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"FF007500FFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR5 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR4 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o1_28556,
      O => N1117
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"030333330F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR5 => inst_cortexm0_u_logic_Tq7wx4,
      O => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o1_28556
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"EEEE0000EEEC0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR3 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR0 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR1 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR4 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o1_28556,
      O => N772
    );
  inst_cortexm0_u_logic_Uku2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uku2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uku2z4_IN,
      O => inst_cortexm0_u_logic_Uku2z4_26261,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"8088C0CCA0AAF0FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_W5s2z4_27205,
      ADR4 => inst_cortexm0_u_logic_G1s2z4_28630,
      ADR0 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR5 => inst_cortexm0_u_logic_Uku2z4_26261,
      ADR1 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o1_28629
    );
  inst_cortexm0_u_logic_Mmux_O8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"9A1A1A1A1A1A1A1A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Dp7wx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      ADR1 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_O8qwx4
    );
  inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"E2E2FFCCE2E23300"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fexwx4,
      ADR0 => inst_cortexm0_u_logic_F8wwx4,
      ADR2 => inst_cortexm0_u_logic_Feqwx4,
      ADR3 => inst_cortexm0_u_logic_Eruwx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4124_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"0BBB0BBB00B000B0"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o,
      ADR5 => inst_cortexm0_u_logic_Kepwx4,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_O8qwx4,
      ADR1 => inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o,
      O => N1179
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4124 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"F0F0F8F8FFF0FFF8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx41443,
      ADR0 => inst_cortexm0_u_logic_H6ewx44_26726,
      ADR4 => inst_cortexm0_u_logic_X1ywx4_E2ywx4_AND_4462_o,
      ADR5 => inst_cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4080_o,
      ADR3 => inst_cortexm0_u_logic_Hpuwx4,
      ADR2 => N1179,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4123
    );
  inst_cortexm0_u_logic_Vq1wx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"F0F0FAFAFCFCFEFE"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR5 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR0 => inst_cortexm0_u_logic_Pmnwx4,
      ADR4 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o,
      ADR2 => inst_cortexm0_u_logic_Bpzvx4,
      O => N443
    );
  inst_cortexm0_u_logic_Tse3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tse3z4_CLK,
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => inst_cortexm0_u_logic_Tse3z4_26240,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Iu1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"FFFFFFFFFFFF5FDF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_10_0,
      ADR0 => inst_cortexm0_u_logic_Ox1wx431,
      ADR5 => N443,
      ADR2 => N20,
      ADR4 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Iu1wx4
    );
  inst_cortexm0_u_logic_Ox1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"D77DC44CD44DC44C"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      ADR2 => inst_cortexm0_u_logic_Kzbwx4,
      ADR1 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Ox1wx4311_29182
    );
  inst_cortexm0_u_logic_Ox1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"BFFF0000AFAF0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR3 => inst_cortexm0_u_logic_Nv6wx4_0,
      ADR1 => inst_cortexm0_u_logic_Pcyvx4,
      ADR5 => inst_cortexm0_u_logic_Bqcwx4,
      ADR0 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o,
      ADR4 => inst_cortexm0_u_logic_Ox1wx4311_29182,
      O => inst_cortexm0_u_logic_Ox1wx431
    );
  inst_cortexm0_u_logic_Lyhvx41_inst_cortexm0_u_logic_Lyhvx41_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Dp7wx4_pack_7,
      O => inst_cortexm0_u_logic_Dp7wx4
    );
  inst_cortexm0_u_logic_Lyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"0000000200000002"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Y6t2z4_26407,
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Lyhvx41_27937
    );
  inst_cortexm0_u_logic_Dp7wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"AEAEAEAE"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Dp7wx4_pack_7
    );
  inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"70F000F0F0F000F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Dp7wx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_Dw7wx4,
      ADR5 => inst_cortexm0_u_logic_M6ywx4,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o
    );
  inst_cortexm0_u_logic_Qdtwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"00FFFFFF02FFCEFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Dp7wx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_D5ywx4,
      ADR4 => inst_cortexm0_u_logic_Xuxwx4,
      ADR3 => inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o,
      O => inst_cortexm0_u_logic_Qdtwx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4125 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"55F5F5F555F55555"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Gftwx4,
      ADR3 => inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o,
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_Q7ewx4,
      ADR2 => inst_cortexm0_u_logic_Qdtwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4124_26553
    );
  inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"AF05050527272727"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_G1s2z4_28630,
      ADR2 => inst_cortexm0_u_logic_Szr2z4_26632,
      ADR3 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o3_28693,
      ADR4 => N1183,
      ADR0 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o
    );
  inst_cortexm0_u_logic_Vb9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Vb9wx4
    );
  inst_cortexm0_u_logic_Duc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"AAA8FFFCAAAAFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR4 => inst_cortexm0_u_logic_V6swx4_Pcyvx4_AND_6859_o,
      O => inst_cortexm0_u_logic_Duc2z4
    );
  inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"FF33FF33FF330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_27590,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_I0d2z4_0,
      O => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o
    );
  inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"0000CFCF0000AFAF"
    )
    port map (
      ADR3 => '1',
      ADR4 => N154,
      ADR0 => inst_cortexm0_u_logic_Dfowx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o,
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_28668
    );
  inst_cortexm0_u_logic_D7wwx4_K7wwx4_AND_4254_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"FAFA5050EE44EE44"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_N3ywx4,
      ADR2 => inst_cortexm0_u_logic_Saqwx4,
      ADR4 => inst_cortexm0_u_logic_F8wwx4,
      ADR3 => inst_cortexm0_u_logic_Eruwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_D7wwx4_K7wwx4_AND_4254_o
    );
  inst_cortexm0_u_logic_Dfowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"EEEE2222FC30FC30"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U7uwx4,
      ADR2 => inst_cortexm0_u_logic_Fexwx4,
      ADR0 => inst_cortexm0_u_logic_Feqwx4,
      ADR4 => inst_cortexm0_u_logic_Mnvwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Dfowx4
    );
  inst_cortexm0_u_logic_W5s2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W5s2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_W5s2z4_IN,
      O => inst_cortexm0_u_logic_W5s2z4_27205,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Lt7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"E2E2B8E2B8E2B8E2"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR1 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_D7wwx4_K7wwx4_AND_4254_o,
      ADR2 => inst_cortexm0_u_logic_Dfowx4,
      O => inst_cortexm0_u_logic_Mmux_Lt7wx41
    );
  N378_N378_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1465_pack_5,
      O => N1465
    );
  inst_cortexm0_u_logic_Bfhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"F0A0F0F5F0E4F0F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_V4d3z4_26236,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_10_0,
      O => N378
    );
  inst_cortexm0_u_logic_Vq1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"22FF222222FF2222"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR3 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR0 => inst_cortexm0_u_logic_Pmnwx4,
      ADR1 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o,
      ADR5 => '1',
      O => N441
    );
  inst_cortexm0_u_logic_Vq1wx4_SW3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"D000D0D0"
    )
    port map (
      ADR2 => N20,
      ADR4 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR3 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR0 => inst_cortexm0_u_logic_Pmnwx4,
      ADR1 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o,
      O => N1465_pack_5
    );
  inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"0003003300110033"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_L5owx4,
      ADR3 => N168,
      ADR1 => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o,
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Letwx4,
      ADR5 => inst_cortexm0_u_logic_Qdtwx4,
      O => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916
    );
  inst_cortexm0_u_logic_Vq1wx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"30FC3030B8B8B8B8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_V4d3z4_26236,
      ADR3 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_10_0,
      ADR2 => N378,
      ADR1 => N1465,
      O => N592
    );
  inst_cortexm0_u_logic_Tj0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"FFAACC88FFAACC88"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR3 => inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_28668,
      ADR1 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      O => N10
    );
  inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"2233AAFF2030A0F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR2 => N106,
      ADR0 => inst_cortexm0_u_logic_X7ewx4,
      ADR4 => ahbmi_hrdata_4_IBUF_0,
      O => inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667
    );
  inst_cortexm0_u_logic_X7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"33330F33AAAA0FAA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Dp7wx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      ADR2 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Jiowx41,
      ADR1 => inst_cortexm0_u_logic_Jiowx42,
      O => inst_cortexm0_u_logic_X7ewx41_29179
    );
  inst_cortexm0_u_logic_X7ewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"2EAA2EAAFFFF0000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_D7wwx4_K7wwx4_AND_4254_o,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR4 => inst_cortexm0_u_logic_X7ewx41_29179,
      ADR3 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_X7ewx4
    );
  inst_cortexm0_u_logic_Mrsvx47_inst_cortexm0_u_logic_Mrsvx47_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mrsvx47_13011,
      O => inst_cortexm0_u_logic_Mrsvx47_0
    );
  inst_cortexm0_u_logic_Mrsvx47 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y115"
    )
    port map (
      IA => N1649,
      IB => N1650,
      O => inst_cortexm0_u_logic_Mrsvx47_13011,
      SEL => inst_cortexm0_u_logic_Ark2z4_25678
    );
  inst_cortexm0_u_logic_Mrsvx47_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"F500F500F5F0F500"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => N1649
    );
  inst_cortexm0_u_logic_Mrsvx47_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"FFAAFF00FEFEFFFE"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR0 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N1650
    );
  inst_cortexm0_u_logic_Bjxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"F351F3510000F351"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      ADR1 => inst_cortexm0_u_logic_Zb83z4_25916,
      ADR5 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR4 => inst_cortexm0_u_logic_Q6u2z4_27681,
      ADR3 => inst_cortexm0_u_logic_Bjxwx44_28416,
      ADR0 => N506,
      O => inst_cortexm0_u_logic_Bjxwx4
    );
  inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"F8F87070F8FF7000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR0 => inst_cortexm0_u_logic_Hnwwx4,
      ADR5 => inst_cortexm0_u_logic_Bxxwx4,
      ADR3 => inst_cortexm0_u_logic_V7ywx4,
      ADR4 => inst_cortexm0_u_logic_D9uwx4,
      ADR2 => inst_cortexm0_u_logic_Bjxwx4,
      O => N112
    );
  inst_cortexm0_u_logic_Nn0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"FF550F0533110301"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Qg93z4_25614,
      ADR0 => inst_cortexm0_u_logic_Q6u2z4_27681,
      ADR1 => inst_cortexm0_u_logic_Ixh3z4_26097,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR5 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Nn0wx42_27067
    );
  inst_cortexm0_u_logic_Q6u2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q6u2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Q6u2z4_IN,
      O => inst_cortexm0_u_logic_Q6u2z4_27681,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N1018_N1018_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1017_pack_12,
      O => N1017
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y118"
    )
    port map (
      IA => N1379,
      IB => N1380,
      O => N1017_pack_12,
      SEL => inst_cortexm0_u_logic_Mmux_Z78wx4126_28265
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"FF0F000FEE0E000E"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_O7zvx4,
      ADR3 => inst_cortexm0_u_logic_K0qvx4,
      ADR1 => inst_cortexm0_u_logic_Mtqvx4,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Wai2z4_26027,
      O => N1379
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"FF55FC54FF55FC54"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_O7zvx4,
      ADR2 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_K0qvx4,
      O => N1380
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"CCCCCC88F0F0F0A0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_K0qvx4,
      ADR0 => inst_cortexm0_u_logic_Mtqvx4,
      ADR1 => inst_cortexm0_u_logic_O7zvx4,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4126_28265,
      O => N1018
    );
  inst_cortexm0_u_logic_E9zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"CCCCCCCCDC8CCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Y5zvx4,
      ADR1 => N1017,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4155,
      ADR2 => N908,
      ADR3 => N1018,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4163,
      O => N475
    );
  inst_cortexm0_u_logic_Uyv2z4_inst_cortexm0_u_logic_Uyv2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_E5owx43_13489,
      O => inst_cortexm0_u_logic_E5owx43_0
    );
  inst_cortexm0_u_logic_Uyv2z4_inst_cortexm0_u_logic_Uyv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mmux_H3ivx4115_13494,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4115_0
    );
  inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"3033303330333033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Z4wwx4,
      ADR3 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR5 => '1',
      O => N106
    );
  inst_cortexm0_u_logic_E5owx43 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"FFAAFFAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR4 => '1',
      O => inst_cortexm0_u_logic_E5owx43_13489
    );
  inst_cortexm0_u_logic_Uyv2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uyv2z4_CLK,
      I => inst_cortexm0_u_logic_H6mvx4,
      O => inst_cortexm0_u_logic_Uyv2z4_27082,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_H6mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"DF5FCC00DF5FCC00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fsyvx4,
      ADR2 => inst_cortexm0_u_logic_Sta2z4,
      ADR3 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR4 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR1 => inst_cortexm0_u_logic_Mmux_H3ivx411_29200,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_H6mvx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4116 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_C34wx4_27627,
      ADR4 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR1 => inst_cortexm0_u_logic_Mmux_H3ivx411_29200,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4115_13494
    );
  inst_cortexm0_u_logic_C34wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"2222232322232333"
    )
    port map (
      ADR1 => N712,
      ADR5 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o,
      ADR3 => inst_cortexm0_u_logic_B1a3z4_26564,
      ADR4 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      ADR2 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR0 => inst_cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6545_o,
      O => inst_cortexm0_u_logic_C34wx4_27627
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"FF00FF00FF00FF01"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1470_o_0,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_J43wx4,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Mmux_H3ivx411_29200
    );
  inst_cortexm0_u_logic_T253z4_inst_cortexm0_u_logic_T253z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Na53z4_13403,
      O => inst_cortexm0_u_logic_Na53z4_0
    );
  inst_cortexm0_u_logic_T253z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T253z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T253z4_IN,
      O => inst_cortexm0_u_logic_T253z4_27851,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F6zvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_F6zvx4,
      O => inst_cortexm0_u_logic_F6zvx4_rt_13402
    );
  inst_cortexm0_u_logic_Na53z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Na53z4_CLK,
      I => inst_cortexm0_u_logic_F6zvx4_rt_13402,
      O => inst_cortexm0_u_logic_Na53z4_13403,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_G0w2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G0w2z4_CLK,
      I => inst_cortexm0_u_logic_Acnvx4,
      O => inst_cortexm0_u_logic_G0w2z4_26232,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Acnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => X"F0FAF050F0F8F070"
    )
    port map (
      ADR2 => N470,
      ADR1 => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607,
      ADR5 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR4 => N471_0,
      ADR0 => N32,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Acnvx4
    );
  inst_cortexm0_u_logic_Tuawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"FFFFFFCEFFFFCECE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR1 => inst_cortexm0_u_logic_Tuawx41_28649,
      ADR5 => inst_cortexm0_u_logic_Ul9wx4,
      ADR4 => N728,
      ADR2 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR0 => inst_cortexm0_u_logic_W19wx4,
      O => inst_cortexm0_u_logic_Tuawx4
    );
  inst_cortexm0_u_logic_Tuawx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR3 => inst_cortexm0_u_logic_Xwawx4,
      O => N728
    );
  inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"C400F500C4C4F5F5"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ch03z4_27090,
      ADR0 => inst_cortexm0_u_logic_Ikz2z4_25950,
      ADR4 => inst_cortexm0_u_logic_I793z4_25959,
      ADR1 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR2 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR3 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o1_29201
    );
  inst_cortexm0_u_logic_Ikz2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ikz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ikz2z4_IN,
      O => inst_cortexm0_u_logic_Ikz2z4_25950,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"C000000040000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fn23z4_27086,
      ADR2 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o2_27087,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR1 => inst_cortexm0_u_logic_Xowwx4,
      ADR3 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o3_27089,
      ADR4 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o1_29201,
      O => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"0007000700770077"
    )
    port map (
      ADR4 => '1',
      ADR0 => ahbmi_hrdata_15_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Uei3z4_26222,
      ADR3 => inst_cortexm0_u_logic_D3uvx4,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o5_29203
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"CF5FCF5F00000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => N82,
      ADR1 => inst_cortexm0_u_logic_Zaxwx4,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o5_29203,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o6_26801
    );
  inst_cortexm0_u_logic_B7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"0808000008080808"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Vssvx4,
      ADR5 => inst_cortexm0_u_logic_Lstwx42_26030,
      O => inst_cortexm0_u_logic_B7owx4
    );
  inst_cortexm0_u_logic_Wyt2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wyt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wyt2z4_IN,
      O => inst_cortexm0_u_logic_Wyt2z4_26443,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lstwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"DD8DDD8DDDDDDD00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR3 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR1 => inst_cortexm0_u_logic_Lstwx41,
      O => inst_cortexm0_u_logic_Lstwx42_26030
    );
  inst_cortexm0_u_logic_Y6i3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y6i3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Y6i3z4_IN,
      O => inst_cortexm0_u_logic_Y6i3z4_27420,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q8zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => X"F5003100F5F53131"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mi13z4_27478,
      ADR1 => inst_cortexm0_u_logic_J5i3z4_27426,
      ADR4 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR5 => inst_cortexm0_u_logic_Y6i3z4_27420,
      ADR3 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Q8zvx43_27477
    );
  inst_cortexm0_u_logic_Ow33z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ow33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ow33z4_IN,
      O => inst_cortexm0_u_logic_Ow33z4_25782,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"FCFFFFFFDFFFDFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ikz2z4_25950,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_Ow33z4_25782,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o2_25949
    );
  inst_cortexm0_u_logic_Pfz2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pfz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pfz2z4_IN,
      O => inst_cortexm0_u_logic_Pfz2z4_26134,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cai3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y139",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cai3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cai3z4_IN,
      O => inst_cortexm0_u_logic_Cai3z4_27424,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dwl2z4_inst_cortexm0_u_logic_Dwl2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N574_pack_7,
      O => N574
    );
  inst_cortexm0_u_logic_C2rvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"FFF0F0F0FFB1B1B1"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Mtqvx4,
      ADR1 => inst_cortexm0_u_logic_Hq1wx4,
      ADR4 => inst_cortexm0_u_logic_O1rvx4,
      ADR3 => inst_cortexm0_u_logic_Dwl2z4_26203,
      O => N470
    );
  inst_cortexm0_u_logic_Hcnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"4400440044004400"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR3 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR1 => ahbmi_hrdata_25_IBUF_0,
      ADR5 => '1',
      O => N572
    );
  inst_cortexm0_u_logic_Vcnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"50005000"
    )
    port map (
      ADR1 => '1',
      ADR2 => ahbmi_hrdata_24_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR3 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR4 => '1',
      O => N574_pack_7
    );
  inst_cortexm0_u_logic_Dwl2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dwl2z4_CLK,
      I => inst_cortexm0_u_logic_Hcnvx4,
      O => inst_cortexm0_u_logic_Dwl2z4_26203,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"FFFF0303CF8B038B"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR0 => N572,
      ADR2 => inst_cortexm0_u_logic_Kzqvx4_0,
      ADR4 => inst_cortexm0_u_logic_Dwl2z4_26203,
      ADR1 => inst_cortexm0_u_logic_Abovx4,
      ADR5 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Hcnvx4
    );
  inst_cortexm0_u_logic_Kyi2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kyi2z4_CLK,
      I => inst_cortexm0_u_logic_Vcnvx4,
      O => inst_cortexm0_u_logic_Kyi2z4_26202,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"FF0AFF0AFA0ACACA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR1 => N574,
      ADR0 => inst_cortexm0_u_logic_Kkrvx4,
      ADR3 => inst_cortexm0_u_logic_Kyi2z4_26202,
      ADR2 => inst_cortexm0_u_logic_Abovx4,
      ADR5 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Vcnvx4
    );
  inst_cortexm0_u_logic_Imnwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"FFFFFF00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Lstwx41
    );
  inst_cortexm0_u_logic_E5owx44_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y97",
      INIT => X"FFFF5F57FF775F57"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      ADR1 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR2 => inst_cortexm0_u_logic_Ozywx4,
      O => N951
    );
  inst_cortexm0_u_logic_C6mwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y97",
      INIT => X"FCFFEEFFFCCCEECC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6545_o,
      ADR2 => N689,
      ADR0 => N688_0,
      ADR5 => N687,
      ADR3 => inst_cortexm0_u_logic_Ozywx4,
      ADR4 => inst_cortexm0_u_logic_E5owx42_26967,
      O => inst_cortexm0_u_logic_C6mwx41_26961
    );
  inst_cortexm0_u_logic_C6mwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y97",
      INIT => X"0000331100003310"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ye4wx4,
      ADR0 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o,
      ADR4 => inst_cortexm0_u_logic_Tuvwx4,
      ADR3 => inst_cortexm0_u_logic_C6mwx41_26961,
      ADR2 => inst_cortexm0_u_logic_C6mwx43_26974,
      ADR5 => inst_cortexm0_u_logic_C6mwx42_26968,
      O => inst_cortexm0_u_logic_C6mwx4
    );
  inst_cortexm0_u_logic_C6mwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y97",
      INIT => X"110311030000550F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_X9n2z4_26969,
      ADR1 => inst_cortexm0_u_logic_B1a3z4_26564,
      ADR5 => inst_cortexm0_u_logic_S4pwx4,
      ADR3 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR2 => N951,
      ADR0 => N952,
      O => inst_cortexm0_u_logic_C6mwx42_26968
    );
  inst_cortexm0_u_logic_Q8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => X"AA0AFF0F22023303"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_E143z4_27474,
      ADR2 => inst_cortexm0_u_logic_Vr23z4_29196,
      ADR4 => inst_cortexm0_u_logic_Na53z4_0,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Q8zvx41_27473
    );
  inst_cortexm0_u_logic_O7zvx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => X"44444444444444FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Ft73z4_28408,
      ADR4 => inst_cortexm0_u_logic_O7zvx43_27421,
      ADR5 => inst_cortexm0_u_logic_O7zvx41_29195,
      ADR3 => inst_cortexm0_u_logic_O7zvx42_27419,
      ADR0 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => N1247
    );
  inst_cortexm0_u_logic_Vr23z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vr23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vr23z4_IN,
      O => inst_cortexm0_u_logic_Vr23z4_29196,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O7zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => X"0013000011130000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wnt2z4_26363,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Vr23z4_29196,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_O7zvx41_29195
    );
  inst_cortexm0_u_logic_Cgf2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"D8D8D8D8FFAA5500"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR0 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR3 => inst_cortexm0_u_logic_Lr9wx4,
      ADR2 => inst_cortexm0_u_logic_Bywwx4,
      ADR1 => inst_cortexm0_u_logic_Qxuwx4,
      ADR4 => inst_cortexm0_u_logic_Svqwx4,
      O => inst_cortexm0_u_logic_Cgf2z4
    );
  inst_cortexm0_u_logic_Qxuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"3030505F3F3F505F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_F8v2z4_28519,
      ADR5 => inst_cortexm0_u_logic_Wyt2z4_26443,
      ADR1 => inst_cortexm0_u_logic_Ujp2z4_26213,
      ADR0 => inst_cortexm0_u_logic_Gip2z4_25786,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1150
    );
  inst_cortexm0_u_logic_Gip2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gip2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gip2z4_IN,
      O => inst_cortexm0_u_logic_Gip2z4_25786,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qxuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"FFF0FFF0FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => N1149,
      ADR2 => N1150,
      O => inst_cortexm0_u_logic_Qxuwx4
    );
  inst_cortexm0_u_logic_Pg1wx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"A0A0ECECFFA0FFEC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kt43z4_25603,
      ADR3 => inst_cortexm0_u_logic_T263z4_27386,
      ADR0 => inst_cortexm0_u_logic_Zgr2z4_26334,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR2 => inst_cortexm0_u_logic_Bf9wx4,
      O => N1319
    );
  inst_cortexm0_u_logic_Pg1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"0000000080C00000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_S703z4_27383,
      ADR4 => inst_cortexm0_u_logic_Pg1wx43_27384,
      ADR0 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR2 => inst_cortexm0_u_logic_H2wwx4,
      ADR1 => inst_cortexm0_u_logic_Pg1wx41_27385,
      ADR5 => N1319,
      O => inst_cortexm0_u_logic_Pg1wx45_27382
    );
  inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"0000A020A020A020"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B613z4_27299,
      ADR4 => inst_cortexm0_u_logic_Dcs2z4_25606,
      ADR0 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o1_27300,
      ADR2 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o2_27301,
      ADR3 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR5 => inst_cortexm0_u_logic_Bf9wx4,
      O => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o3_27298
    );
  inst_cortexm0_u_logic_Kt43z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kt43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kt43z4_IN,
      O => inst_cortexm0_u_logic_Kt43z4_25603,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bf9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"0050000000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bf9wx4
    );
  inst_cortexm0_u_logic_Gzvvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => X"00000000AAFFAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Gzvvx43_28582,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_I0d2z4_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      O => inst_cortexm0_u_logic_Gzvvx4
    );
  inst_cortexm0_u_logic_Gftwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"333355550F0F00FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Saqwx4,
      ADR0 => inst_cortexm0_u_logic_N3ywx4,
      ADR1 => inst_cortexm0_u_logic_Eruwx4,
      ADR3 => inst_cortexm0_u_logic_Cawwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Gftwx4
    );
  inst_cortexm0_u_logic_Mmux_Letwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"59FF99FF00A60066"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o,
      ADR5 => inst_cortexm0_u_logic_Gftwx4,
      O => inst_cortexm0_u_logic_Letwx4
    );
  inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"FA50FA50EEEE4444"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U7uwx4,
      ADR2 => inst_cortexm0_u_logic_Fexwx4,
      ADR1 => inst_cortexm0_u_logic_F8wwx4,
      ADR4 => inst_cortexm0_u_logic_Feqwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"77FFFFFF77FFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o,
      ADR0 => inst_cortexm0_u_logic_Dfowx4,
      ADR3 => inst_cortexm0_u_logic_Zaxwx4,
      ADR4 => inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx418_26774
    );
  inst_cortexm0_u_logic_Cgyvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"FFFFAA00FFFFAA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Cgyvx42_28411,
      ADR0 => inst_cortexm0_u_logic_Cgyvx43_28412,
      ADR3 => inst_cortexm0_u_logic_Cgyvx45_28413,
      O => inst_cortexm0_u_logic_Cgyvx4
    );
  inst_cortexm0_u_logic_Cgyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"DD00DD0074000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR5 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o,
      ADR1 => inst_cortexm0_u_logic_U09wx4_B19wx4_XOR_65_o,
      ADR3 => inst_cortexm0_u_logic_Cgyvx41_29208,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Cgyvx42_28411
    );
  inst_cortexm0_u_logic_Cgyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"8080C0C08000C000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o2_27590,
      ADR1 => inst_cortexm0_u_logic_Cgyvx411,
      ADR2 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_I0d2z4_0,
      O => inst_cortexm0_u_logic_Cgyvx41_29208
    );
  inst_cortexm0_u_logic_Cy33z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cy33z4_CLK,
      I => inst_cortexm0_u_logic_Qppvx4,
      O => inst_cortexm0_u_logic_Cy33z4_26710,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qppvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"FFFFFFFF5FFF7FFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Cgyvx4,
      ADR0 => N32,
      ADR3 => N473,
      ADR4 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR1 => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Qppvx4
    );
  inst_cortexm0_u_logic_Qg93z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qg93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qg93z4_IN,
      O => inst_cortexm0_u_logic_Qg93z4_25614,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bjxwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"0033000003330303"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Q273z4_27683,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Qg93z4_25614,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Bjxwx44_28416
    );
  inst_cortexm0_u_logic_Fj0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"CF470347CF470347"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_L7p2z4_26820,
      ADR0 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR4 => inst_cortexm0_u_logic_Fj0wx44_27406,
      ADR1 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Fj0wx4
    );
  inst_cortexm0_u_logic_Fj0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"C000000040000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Avg3z4_25750,
      ADR5 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR2 => inst_cortexm0_u_logic_Fj0wx42_27404,
      ADR4 => inst_cortexm0_u_logic_Fj0wx43_27405,
      ADR1 => inst_cortexm0_u_logic_Fj0wx41_27403,
      ADR3 => inst_cortexm0_u_logic_Dmvwx4,
      O => inst_cortexm0_u_logic_Fj0wx44_27406
    );
  inst_cortexm0_u_logic_Dmvwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"A200F300A2A2F3F3"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      ADR1 => inst_cortexm0_u_logic_Rdg3z4_26041,
      ADR0 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR4 => inst_cortexm0_u_logic_Hqg3z4_25940,
      ADR3 => inst_cortexm0_u_logic_Dmvwx44_28471,
      ADR5 => N508,
      O => inst_cortexm0_u_logic_Dmvwx4
    );
  inst_cortexm0_u_logic_Ccg3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ccg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ccg3z4_IN,
      O => inst_cortexm0_u_logic_Ccg3z4_27438,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dmvwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"0501050105010401"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Ccg3z4_27438,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR2 => inst_cortexm0_u_logic_Dmvwx43_28470,
      O => N508
    );
  inst_cortexm0_u_logic_Wn1wx41_inst_cortexm0_u_logic_Wn1wx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N34,
      O => N34_0
    );
  inst_cortexm0_u_logic_Wn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"CCCC88888CCC8CCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o,
      ADR4 => inst_cortexm0_u_logic_Cbvwx4,
      ADR1 => inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_27329,
      O => inst_cortexm0_u_logic_Wn1wx41_28488
    );
  inst_cortexm0_u_logic_Qfzvx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"0A0A00000A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_W6iwx4,
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qfzvx441
    );
  inst_cortexm0_u_logic_Yjzvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"FFAACC88"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_27329,
      ADR1 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      O => N34
    );
  inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"005D005F007F005F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR3 => N144,
      ADR2 => inst_cortexm0_u_logic_H8qwx4,
      ADR1 => inst_cortexm0_u_logic_O8qwx4,
      ADR4 => inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o,
      O => inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_27329
    );
  inst_cortexm0_u_logic_Et0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"FFAA3020FFAA3F2A"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Jp3wx4,
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR1 => inst_cortexm0_u_logic_Yp7wx4,
      ADR0 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o,
      ADR4 => inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_27329,
      ADR3 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      O => N12
    );
  N178_N178_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y114",
      INIT => X"55FFEFEF55FFEFEF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => '1',
      O => N178
    );
  inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y114",
      INIT => X"AA00FA50"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => N60
    );
  inst_cortexm0_u_logic_Fj0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"FF55FF55F351FF55"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ltg3z4_26110,
      ADR0 => inst_cortexm0_u_logic_Kig3z4_29210,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR1 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Fj0wx42_27404
    );
  inst_cortexm0_u_logic_Kig3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kig3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kig3z4_IN,
      O => inst_cortexm0_u_logic_Kig3z4_29210,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hk0wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"FFFF9DBFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Zjg3z4_26319,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_Kig3z4_29210,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Hk0wx411_27191
    );
  inst_cortexm0_u_logic_Mmux_Z78wx414431 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"8FFF0FFF5FAFFF0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Dp7wx4,
      ADR0 => inst_cortexm0_u_logic_M6ywx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_Dw7wx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx41443
    );
  inst_cortexm0_u_logic_H6ewx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"FFFFFEBA55555410"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR3 => N1156,
      ADR2 => N1155,
      ADR5 => inst_cortexm0_u_logic_Fexwx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      O => N80
    );
  inst_cortexm0_u_logic_H6ewx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"50FF5CFF53FF5FFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Saqwx4,
      ADR4 => inst_cortexm0_u_logic_Eruwx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      ADR0 => N80,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_H6ewx44_26726
    );
  inst_cortexm0_u_logic_Mmux_Z78wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx41443,
      ADR4 => inst_cortexm0_u_logic_H6ewx44_26726,
      O => inst_cortexm0_u_logic_Mmux_Z78wx413_26769
    );
  inst_cortexm0_u_logic_V4d3z4_inst_cortexm0_u_logic_V4d3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_O76wx4,
      O => inst_cortexm0_u_logic_O76wx4_0
    );
  inst_cortexm0_u_logic_V4d3z4_inst_cortexm0_u_logic_V4d3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Jp3wx4_pack_2,
      O => inst_cortexm0_u_logic_Jp3wx4
    );
  inst_cortexm0_u_logic_R9nwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"4555445545554455"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_R9nwx4
    );
  inst_cortexm0_u_logic_O76wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"00000101"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => '1',
      O => inst_cortexm0_u_logic_O76wx4
    );
  inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"F5100510F5100510"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => N114
    );
  inst_cortexm0_u_logic_Jp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"000000F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => '1',
      O => inst_cortexm0_u_logic_Jp3wx4_pack_2
    );
  inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"C4F7C4F7CCFFC4F7"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => inst_cortexm0_u_logic_Vy7wx4,
      ADR2 => inst_cortexm0_u_logic_Pkwwx4,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Jp3wx4,
      O => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o
    );
  inst_cortexm0_u_logic_V4d3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V4d3z4_CLK,
      I => inst_cortexm0_u_logic_Bfhvx4_13637,
      O => inst_cortexm0_u_logic_V4d3z4_26236,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"FFFFDFCFFFFFD5C0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Roh2z4_8_0,
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => N378,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR5 => N592,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Bfhvx4_13637
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"F351F3F3F351F3F3"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR2 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      ADR4 => inst_cortexm0_u_logic_Pkwwx4,
      ADR0 => inst_cortexm0_u_logic_Vy7wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx411_26550
    );
  inst_cortexm0_u_logic_Mmux_J7ewx412 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"300030000000AAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Dp7wx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR4 => inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o,
      ADR3 => inst_cortexm0_u_logic_Kepwx4,
      ADR1 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_Mmux_J7ewx411_26544
    );
  inst_cortexm0_u_logic_Mmux_J7ewx414 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Mmux_J7ewx41,
      ADR5 => inst_cortexm0_u_logic_Mmux_J7ewx411_26544,
      ADR3 => inst_cortexm0_u_logic_Mmux_J7ewx412_26548,
      O => inst_cortexm0_u_logic_J7ewx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4126 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"F0F0F0F0F0F0F0D0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx411_26550,
      ADR3 => inst_cortexm0_u_logic_Hr7wx4,
      ADR0 => inst_cortexm0_u_logic_X7ewx4,
      ADR4 => inst_cortexm0_u_logic_J7ewx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4124_26553,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4123,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4125_26549
    );
  inst_cortexm0_u_logic_Hlzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => X"005F005F5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_D7k2z4_28430,
      ADR2 => inst_cortexm0_u_logic_O5k2z4_28431,
      ADR0 => inst_cortexm0_u_logic_Bf9wx4,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Hlzvx42_28429
    );
  inst_cortexm0_u_logic_Ue9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => X"0080000000800000"
    )
    port map (
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR1 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Ue9wx4
    );
  inst_cortexm0_u_logic_Xsx2z4_inst_cortexm0_u_logic_Xsx2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N595_pack_4,
      O => N595
    );
  inst_cortexm0_u_logic_Mxor_Wnnvx4_Pnnvx4_XOR_42_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"55AA5DA255AAFF00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Tyx2z4_26269,
      ADR3 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Qp3wx4,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      O => inst_cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_42_o
    );
  inst_cortexm0_u_logic_Aihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"EEFAAAFAAAFAAAFA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xsx2z4_27668,
      ADR5 => inst_cortexm0_u_logic_Roh2z4_26_0,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_G6pvx4,
      ADR0 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N394
    );
  inst_cortexm0_u_logic_Qp3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"3030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Qp3wx4
    );
  inst_cortexm0_u_logic_Qfzvx44_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"CFFFEFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_28_0,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N595_pack_4
    );
  inst_cortexm0_u_logic_Xsx2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xsx2z4_CLK,
      I => inst_cortexm0_u_logic_Aihvx4_13922,
      O => inst_cortexm0_u_logic_Xsx2z4_27668,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Aihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"DCFEDDFF8C048800"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => N393_0,
      ADR3 => N595,
      ADR1 => N394,
      ADR4 => N594,
      ADR2 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Aihvx4_13922
    );
  inst_cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1427_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"FFFFFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1427_o
    );
  inst_cortexm0_u_logic_Eruwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"0505050F0303000F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ll63z4_28503,
      ADR3 => inst_cortexm0_u_logic_Jw83z4_25660,
      ADR1 => inst_cortexm0_u_logic_Uu73z4_26024,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Eruwx43_29217
    );
  inst_cortexm0_u_logic_Eruwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"80C0A0F088CCAAFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1429_o,
      ADR3 => inst_cortexm0_u_logic_Fio2z4_25752,
      ADR1 => inst_cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1427_o,
      ADR4 => inst_cortexm0_u_logic_Ujo2z4_26209,
      ADR2 => inst_cortexm0_u_logic_Eruwx44_27227,
      ADR5 => N500,
      O => inst_cortexm0_u_logic_Eruwx4
    );
  inst_cortexm0_u_logic_Jw83z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jw83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jw83z4_IN,
      O => inst_cortexm0_u_logic_Jw83z4_25660,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Eruwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"0023002300210023"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Lpt2z4_26118,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR1 => inst_cortexm0_u_logic_Eruwx43_29217,
      O => N500
    );
  inst_cortexm0_u_logic_Ujo2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ujo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ujo2z4_IN,
      O => inst_cortexm0_u_logic_Ujo2z4_26209,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Djzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"030F33FF01051155"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O5k2z4_28431,
      ADR1 => inst_cortexm0_u_logic_D7k2z4_28430,
      ADR0 => inst_cortexm0_u_logic_Nqz2z4_26199,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR3 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_Djzvx45_29214
    );
  inst_cortexm0_u_logic_Djzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"F3005100F3F35151"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hn03z4_28454,
      ADR5 => inst_cortexm0_u_logic_Nz83z4_25918,
      ADR0 => inst_cortexm0_u_logic_S8k2z4_28455,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR4 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR2 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Djzvx41_29215
    );
  inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"FF880077FFF80007"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR1 => inst_cortexm0_u_logic_Y29wx4,
      ADR5 => inst_cortexm0_u_logic_Djzvx4,
      ADR2 => inst_cortexm0_u_logic_W19wx4,
      ADR4 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o
    );
  inst_cortexm0_u_logic_Nqz2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nqz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nqz2z4_IN,
      O => inst_cortexm0_u_logic_Nqz2z4_26199,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Djzvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"C080C08000000000"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Djzvx42_0,
      ADR0 => inst_cortexm0_u_logic_Djzvx43_28456,
      ADR5 => N1300_0,
      ADR2 => inst_cortexm0_u_logic_Djzvx45_29214,
      ADR1 => inst_cortexm0_u_logic_Djzvx41_29215,
      O => inst_cortexm0_u_logic_Djzvx4
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o9_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"0AFF0AFF0AFFCEFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Cy43z4_28692,
      ADR0 => inst_cortexm0_u_logic_Dq83z4_27203,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_SF1101,
      ADR3 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o2_28631,
      ADR2 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => N1317
    );
  inst_cortexm0_u_logic_Izpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"DD00DDDD0C000C0C"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_An73z4_28534,
      ADR2 => inst_cortexm0_u_logic_Aru2z4_25781,
      ADR4 => inst_cortexm0_u_logic_Kjk2z4_25946,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_Izpvx46
    );
  inst_cortexm0_u_logic_Nn0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"AFAFAFAF0000AFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Zb83z4_25916,
      ADR2 => inst_cortexm0_u_logic_Ht53z4_28492,
      ADR0 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => inst_cortexm0_u_logic_Nn0wx47_27063
    );
  inst_cortexm0_u_logic_Aru2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aru2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Aru2z4_IN,
      O => inst_cortexm0_u_logic_Aru2z4_25781,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"FFFCFFFCFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      O => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o
    );
  inst_cortexm0_u_logic_Rtpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"80C0A0F088CCAAFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Sl03z4_25697,
      ADR3 => inst_cortexm0_u_logic_Jlo2z4_25980,
      ADR4 => inst_cortexm0_u_logic_Jw83z4_25660,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR0 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      ADR2 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Rtpvx41_29219
    );
  inst_cortexm0_u_logic_Mmux_Kih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"004C005FFFB3FFA0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR1 => inst_cortexm0_u_logic_Rtpvx4,
      O => inst_cortexm0_u_logic_Kih2z4
    );
  inst_cortexm0_u_logic_Rtpvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"8888000080800000"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Rtpvx45_0,
      ADR5 => inst_cortexm0_u_logic_Rtpvx44_28657,
      ADR0 => inst_cortexm0_u_logic_Rtpvx42_28610,
      ADR4 => inst_cortexm0_u_logic_Rtpvx43_28656,
      ADR1 => inst_cortexm0_u_logic_Rtpvx41_29219,
      O => inst_cortexm0_u_logic_Rtpvx46_29218
    );
  inst_cortexm0_u_logic_Sl03z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sl03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Sl03z4_IN,
      O => inst_cortexm0_u_logic_Sl03z4_25697,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rtpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"D0DD000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_T243z4_25701,
      ADR3 => inst_cortexm0_u_logic_Bk13z4_25696,
      ADR2 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      ADR1 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR5 => inst_cortexm0_u_logic_Rtpvx47_28658,
      ADR4 => inst_cortexm0_u_logic_Rtpvx46_29218,
      O => inst_cortexm0_u_logic_Rtpvx4
    );
  inst_cortexm0_u_logic_Wnt2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wnt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wnt2z4_IN,
      O => inst_cortexm0_u_logic_Wnt2z4_26363,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vuo2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vuo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vuo2z4_IN,
      O => inst_cortexm0_u_logic_Vuo2z4_26381,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O7zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => X"F0FFF3F350500000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Y6i3z4_27420,
      ADR1 => inst_cortexm0_u_logic_Wj63z4_25931,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Vuo2z4_26381,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_O7zvx42_27419
    );
  inst_cortexm0_u_logic_Isi2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Isi2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Isi2z4_IN,
      O => inst_cortexm0_u_logic_Isi2z4_26007,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => X"F5F50000F5F5F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Yd03z4_29220,
      ADR5 => inst_cortexm0_u_logic_Bk23z4_28313,
      ADR2 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      O => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o3_28800
    );
  inst_cortexm0_u_logic_Yd03z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yd03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yd03z4_IN,
      O => inst_cortexm0_u_logic_Yd03z4_29220,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nd3wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => X"F0503010FF553311"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Isi2z4_26007,
      ADR0 => inst_cortexm0_u_logic_Ehz2z4_25788,
      ADR3 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR1 => inst_cortexm0_u_logic_Yd03z4_29220,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      ADR4 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Nd3wx48_27520
    );
  inst_cortexm0_u_logic_Noo2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Noo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Noo2z4_IN,
      O => inst_cortexm0_u_logic_Noo2z4_25691,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rtpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"0000F531F531F531"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ujo2z4_26209,
      ADR1 => inst_cortexm0_u_logic_Uyu2z4_26424,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR5 => inst_cortexm0_u_logic_Noo2z4_25691,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      ADR4 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_Rtpvx43_28656
    );
  inst_cortexm0_u_logic_Y5zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"30F0F0A03000F0A0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Y5zvx41_27726,
      ADR3 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o,
      ADR4 => inst_cortexm0_u_logic_Phh2z4,
      ADR5 => inst_cortexm0_u_logic_Tkzvx4,
      ADR0 => inst_cortexm0_u_logic_Olzvx4,
      O => inst_cortexm0_u_logic_Y5zvx42_26697
    );
  inst_cortexm0_u_logic_Mmux_Phh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"0000FFFF4C5FB3A0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR5 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR4 => inst_cortexm0_u_logic_Wzawx4,
      ADR1 => inst_cortexm0_u_logic_Nd3wx4,
      O => inst_cortexm0_u_logic_Phh2z4
    );
  inst_cortexm0_u_logic_Nd3wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"F351000000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ll73z4_26280,
      ADR0 => inst_cortexm0_u_logic_Kt33z4_25591,
      ADR2 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR4 => inst_cortexm0_u_logic_Nd3wx47_27519,
      ADR5 => inst_cortexm0_u_logic_Nd3wx48_27520,
      O => inst_cortexm0_u_logic_Nd3wx49_27522
    );
  inst_cortexm0_u_logic_Kt33z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kt33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kt33z4_IN,
      O => inst_cortexm0_u_logic_Kt33z4_25591,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nd3wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Nd3wx46_0,
      ADR4 => inst_cortexm0_u_logic_Nd3wx49_27522,
      O => inst_cortexm0_u_logic_Nd3wx4
    );
  inst_cortexm0_u_logic_Q273z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q273z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Q273z4_IN,
      O => inst_cortexm0_u_logic_Q273z4_27683,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dcs2z4_inst_cortexm0_u_logic_Dcs2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N752,
      O => N752_0
    );
  inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"A0A0ECECA0A0ECEC"
    )
    port map (
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_32_0,
      ADR5 => '1',
      O => N751
    );
  inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o2_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"F5F5FDFD"
    )
    port map (
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => N752
    );
  inst_cortexm0_u_logic_Dcs2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dcs2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dcs2z4_IN,
      O => inst_cortexm0_u_logic_Dcs2z4_25606,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1431_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"FFFFFFFFFF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1431_o
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"D5D500C000C000C0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o5_27865,
      ADR0 => inst_cortexm0_u_logic_Kuc2z422,
      ADR3 => inst_cortexm0_u_logic_E78wx4,
      ADR4 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR2 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o6_28714
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"FFFFFFFF0E1F0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o1_28556,
      ADR2 => N685,
      ADR1 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR0 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR3 => N684_0,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o6_28714,
      O => N881
    );
  inst_cortexm0_u_logic_Oa3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"FF00FFFFCC00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR1 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      ADR5 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      ADR3 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      O => N18
    );
  inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"002A2A2A002A2A2A"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_7_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR2 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o3_27287,
      ADR4 => inst_cortexm0_u_logic_Hr7wx4,
      O => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o
    );
  inst_cortexm0_u_logic_Etmvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y96",
      INIT => X"0000000000008000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => N50
    );
  inst_cortexm0_u_logic_E143z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y140",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_E143z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_E143z4_IN,
      O => inst_cortexm0_u_logic_E143z4_27474,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ll73z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y139",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ll73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ll73z4_IN,
      O => inst_cortexm0_u_logic_Ll73z4_26280,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ft73z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y139",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ft73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ft73z4_IN,
      O => inst_cortexm0_u_logic_Ft73z4_28408,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Psu2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y99",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Psu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Psu2z4_IN,
      O => inst_cortexm0_u_logic_Psu2z4_26239,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Iua3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Iua3z4_CLK,
      I => inst_cortexm0_u_logic_Ypmvx4,
      O => inst_cortexm0_u_logic_Iua3z4_28125,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ypmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"F7F5F3F077553300"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_12_0,
      ADR5 => inst_cortexm0_u_logic_X7tvx4,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_Iua3z4_28125,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_L7a3z4_27826,
      O => inst_cortexm0_u_logic_Ypmvx4
    );
  inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"FFFFECA0ECA0ECA0"
    )
    port map (
      ADR0 => ahbmi_hrdata_20_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_Iua3z4_28125,
      ADR5 => inst_cortexm0_u_logic_Oar2z4_28356,
      ADR3 => inst_cortexm0_u_logic_Japwx4,
      ADR4 => inst_cortexm0_u_logic_Ts5wx4,
      ADR2 => inst_cortexm0_u_logic_B7owx4,
      O => N1577
    );
  inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"00001155000033FF"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_L7a3z4_27826,
      ADR1 => inst_cortexm0_u_logic_Dpc3z4_28343,
      ADR3 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_H6tvx4,
      ADR4 => N1577,
      O => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o5_28185
    );
  inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y93",
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR1 => ahbmi_hrdata_11_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_I7owx4,
      ADR0 => inst_cortexm0_u_logic_Jpa3z4_25868,
      ADR5 => inst_cortexm0_u_logic_G6owx4,
      ADR2 => inst_cortexm0_u_logic_L8m2z4_25869,
      O => N164
    );
  inst_cortexm0_u_logic_Ch03z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ch03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ch03z4_IN,
      O => inst_cortexm0_u_logic_Ch03z4_27090,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => X"F7FDF7FFFFFDFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_X553z4_27091,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Ch03z4_27090,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1288
    );
  inst_cortexm0_u_logic_Grl2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Grl2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Grl2z4_IN,
      O => inst_cortexm0_u_logic_Grl2z4_25960,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => X"1D001DCC1D331DFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Psu2z4_26239,
      ADR2 => inst_cortexm0_u_logic_Qml2z4_26145,
      ADR4 => inst_cortexm0_u_logic_Spl2z4_26212,
      ADR5 => inst_cortexm0_u_logic_Grl2z4_25960,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Xowwx42_28647
    );
  inst_cortexm0_u_logic_Lbn2z4_inst_cortexm0_u_logic_Lbn2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N570_pack_3,
      O => N570
    );
  inst_cortexm0_u_logic_Lbn2z4_inst_cortexm0_u_logic_Lbn2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N411,
      O => N411_0
    );
  inst_cortexm0_u_logic_Mbnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"0F0000000F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR4 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR3 => ahbmi_hrdata_27_IBUF_0,
      ADR5 => '1',
      O => N568
    );
  inst_cortexm0_u_logic_Tbnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"0C0C0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_26_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR4 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR3 => '1',
      O => N570_pack_3
    );
  inst_cortexm0_u_logic_Vcuvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_O1rvx4,
      ADR4 => inst_cortexm0_u_logic_F0y2z4_26841,
      ADR5 => '1',
      O => N409
    );
  inst_cortexm0_u_logic_Zluvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Lbn2z4_26842,
      ADR3 => inst_cortexm0_u_logic_O1rvx4,
      ADR4 => '1',
      O => N411
    );
  inst_cortexm0_u_logic_Lbn2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lbn2z4_CLK,
      I => inst_cortexm0_u_logic_Tbnvx4,
      O => inst_cortexm0_u_logic_Lbn2z4_26842,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"FEFEAAFF101000FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR2 => N570,
      ADR3 => inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_27165,
      ADR5 => inst_cortexm0_u_logic_Lbn2z4_26842,
      ADR4 => inst_cortexm0_u_logic_Abovx4,
      ADR0 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Tbnvx4
    );
  inst_cortexm0_u_logic_D7k2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y138",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_D7k2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_D7k2z4_IN,
      O => inst_cortexm0_u_logic_D7k2z4_28430,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_E5owx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y97",
      INIT => X"00FF00FF001F00FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR0 => inst_cortexm0_u_logic_S4pwx4,
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N687
    );
  inst_cortexm0_u_logic_E5owx44_SW12 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y97",
      INIT => X"8CFFAFFF00000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_E5owx43_0,
      ADR1 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR4 => inst_cortexm0_u_logic_Ozywx4,
      O => N1081
    );
  inst_cortexm0_u_logic_O7zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => X"3333333333330311"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Na53z4_0,
      ADR0 => inst_cortexm0_u_logic_Uu83z4_29221,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_O7zvx43_27421
    );
  inst_cortexm0_u_logic_Uu83z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uu83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uu83z4_IN,
      O => inst_cortexm0_u_logic_Uu83z4_29221,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Saqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => X"505F3030505F3F3F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ft73z4_28408,
      ADR0 => inst_cortexm0_u_logic_Wj63z4_25931,
      ADR1 => inst_cortexm0_u_logic_Rro2z4_26238,
      ADR5 => inst_cortexm0_u_logic_Uu83z4_29221,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1152
    );
  inst_cortexm0_u_logic_Bywwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"0055FF550F330F33"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Grl2z4_25960,
      ADR2 => inst_cortexm0_u_logic_Po73z4_29224,
      ADR4 => inst_cortexm0_u_logic_Gf63z4_27693,
      ADR0 => inst_cortexm0_u_logic_Spl2z4_26212,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1267
    );
  inst_cortexm0_u_logic_Xowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"550055FF0F330F33"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Po73z4_29224,
      ADR2 => inst_cortexm0_u_logic_Gjt2z4_25899,
      ADR0 => inst_cortexm0_u_logic_Eol2z4_25785,
      ADR4 => inst_cortexm0_u_logic_Gf63z4_27693,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Xowwx41_28646
    );
  inst_cortexm0_u_logic_Po73z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Po73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Po73z4_IN,
      O => inst_cortexm0_u_logic_Po73z4_29224,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"FFFFFFFFFFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Xowwx42_28647,
      ADR4 => inst_cortexm0_u_logic_Xowwx41_28646,
      O => inst_cortexm0_u_logic_Xowwx4
    );
  inst_cortexm0_u_logic_Spl2z4_inst_cortexm0_u_logic_Spl2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N669,
      O => N669_0
    );
  inst_cortexm0_u_logic_Spl2z4_inst_cortexm0_u_logic_Spl2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tbuvx4_pack_7,
      O => inst_cortexm0_u_logic_Tbuvx4
    );
  inst_cortexm0_u_logic_Leuvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y104"
    )
    port map (
      IA => N1347,
      IB => N1348,
      O => N669,
      SEL => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538
    );
  inst_cortexm0_u_logic_Spl2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Spl2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Spl2z4_IN,
      O => inst_cortexm0_u_logic_Spl2z4_26212,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Leuvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"FAF0AA00FAF0BB33"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Tbuvx4,
      ADR1 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR5 => inst_cortexm0_u_logic_Hq1wx4,
      ADR0 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR3 => inst_cortexm0_u_logic_O1rvx4,
      ADR2 => inst_cortexm0_u_logic_Trq2z4_25792,
      O => N1347
    );
  inst_cortexm0_u_logic_Leuvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"FAF0AA00FAF0EAC0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR1 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR5 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Owq2z4_25797,
      ADR3 => inst_cortexm0_u_logic_O1rvx4,
      O => N1348
    );
  inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"BB33FBF3AA00FAF0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wd13z4_25740,
      ADR2 => inst_cortexm0_u_logic_Fn23z4_27086,
      ADR0 => inst_cortexm0_u_logic_Mcz2z4_26013,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => N818
    );
  inst_cortexm0_u_logic_Thhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"AABBAABBAABBAABB"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR0 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR5 => '1',
      O => N396
    );
  inst_cortexm0_u_logic_Tbuvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"FF00FFF0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Mtqvx43_25986,
      ADR4 => inst_cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6658_o,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => '1',
      ADR1 => '1',
      O => inst_cortexm0_u_logic_Tbuvx4_pack_7
    );
  N1021_N1021_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1020,
      O => N1020_0
    );
  inst_cortexm0_u_logic_Kkrvx46_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y105"
    )
    port map (
      IA => N1381,
      IB => N1382,
      O => N1020,
      SEL => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o5_28185
    );
  inst_cortexm0_u_logic_Kkrvx46_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"5050D0D05050D0D0"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o1_29225,
      ADR1 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      O => N1381
    );
  inst_cortexm0_u_logic_Kkrvx46_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"AAA8AA88AAAAAAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o1_29225,
      ADR3 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o21,
      ADR2 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR1 => inst_cortexm0_u_logic_Wfuwx4,
      O => N1382
    );
  inst_cortexm0_u_logic_Kkrvx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"A8A0A8A0A8A08800"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR5 => inst_cortexm0_u_logic_Wfuwx4,
      ADR3 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o21,
      ADR1 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR0 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o1_29225,
      ADR2 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o5_28185,
      O => N1021
    );
  inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"AAFF2A3FAAFF2A3F"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o,
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o1_29225
    );
  inst_cortexm0_u_logic_Qd1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"FFFF00AAFFFFAF3F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pg1wx4,
      ADR3 => inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR2 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR4 => inst_cortexm0_u_logic_Bpzvx4,
      O => N337
    );
  inst_cortexm0_u_logic_Uf1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"FF73FF50FFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR0 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR3 => N337,
      ADR5 => N22,
      ADR4 => inst_cortexm0_u_logic_Xd8wx4,
      ADR1 => inst_cortexm0_u_logic_Ze1wx4,
      O => N586
    );
  inst_cortexm0_u_logic_Ixh3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ixh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ixh3z4_IN,
      O => inst_cortexm0_u_logic_Ixh3z4_26097,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Uf1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"DDDDDD0DDDDD000D"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667,
      ADR5 => inst_cortexm0_u_logic_Cbvwx4,
      ADR3 => inst_cortexm0_u_logic_R9nwx4,
      ADR2 => inst_cortexm0_u_logic_X77wx4,
      ADR4 => inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_28668,
      ADR0 => inst_cortexm0_u_logic_Imnwx4_26171,
      O => N22
    );
  inst_cortexm0_u_logic_Fyzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"C2FE0000C0CC0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_Fyzvx41_28572,
      ADR2 => inst_cortexm0_u_logic_Ydcwx4_B19wx4_XOR_87_o,
      ADR1 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Fyzvx42_27457
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4154 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"0FFF00FF7FFF77FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => inst_cortexm0_u_logic_Cgyvx43_28412,
      ADR5 => inst_cortexm0_u_logic_Cgyvx42_28411,
      ADR3 => inst_cortexm0_u_logic_Fyzvx42_27457,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_6_0,
      ADR0 => inst_cortexm0_u_logic_Cgyvx45_28413,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4156
    );
  inst_cortexm0_u_logic_Cgyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"440C550FCC0CFF0F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR4 => inst_cortexm0_u_logic_Xd8wx4,
      ADR3 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => inst_cortexm0_u_logic_Nen2z4_26713,
      ADR0 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      O => inst_cortexm0_u_logic_Cgyvx44_29230
    );
  inst_cortexm0_u_logic_Fgm2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_IN,
      O => inst_cortexm0_u_logic_Fgm2z4_25686,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cgyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"AF0CAF8CAF00AF8C"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Xd8wx4,
      ADR1 => inst_cortexm0_u_logic_Cgyvx411,
      ADR5 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR3 => inst_cortexm0_u_logic_Cgyvx44_29230,
      ADR0 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_2_0,
      O => inst_cortexm0_u_logic_Cgyvx45_28413
    );
  inst_cortexm0_u_logic_B613z4_inst_cortexm0_u_logic_B613z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I0d2z4,
      O => inst_cortexm0_u_logic_I0d2z4_0
    );
  inst_cortexm0_u_logic_Mmux_I0d2z4_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y114"
    )
    port map (
      IA => inst_cortexm0_u_logic_Mmux_I0d2z4_4_14574,
      IB => inst_cortexm0_u_logic_Mmux_I0d2z4_3_14589,
      O => inst_cortexm0_u_logic_I0d2z4,
      SEL => inst_cortexm0_u_logic_Xy8wx4
    );
  inst_cortexm0_u_logic_Mmux_I0d2z4_4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"AACCAACCFFF000F0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR3 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR2 => inst_cortexm0_u_logic_Aeg2z4,
      ADR1 => inst_cortexm0_u_logic_Cgf2z4,
      ADR4 => inst_cortexm0_u_logic_Tdg2z4,
      ADR0 => inst_cortexm0_u_logic_Vff2z4,
      O => inst_cortexm0_u_logic_Mmux_I0d2z4_4_14574
    );
  inst_cortexm0_u_logic_Mmux_I0d2z4_3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"FCFCFA0A0C0CFA0A"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR2 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR3 => inst_cortexm0_u_logic_Jhe2z4,
      ADR1 => inst_cortexm0_u_logic_Ohd2z4,
      ADR5 => inst_cortexm0_u_logic_Hhd2z4,
      ADR0 => inst_cortexm0_u_logic_Qhe2z4,
      O => inst_cortexm0_u_logic_Mmux_I0d2z4_3_14589
    );
  inst_cortexm0_u_logic_Vff2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"EEEE4444F5A0F5A0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR5 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR2 => inst_cortexm0_u_logic_Ebbwx4,
      ADR4 => inst_cortexm0_u_logic_Duuwx4,
      ADR1 => inst_cortexm0_u_logic_Ylbwx4,
      ADR3 => inst_cortexm0_u_logic_Bdwwx4,
      O => inst_cortexm0_u_logic_Vff2z4
    );
  inst_cortexm0_u_logic_B613z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B613z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_B613z4_IN,
      O => inst_cortexm0_u_logic_B613z4_27299,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"FA0ACFCFFA0AC0C0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR2 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR0 => inst_cortexm0_u_logic_N3ywx4,
      ADR1 => inst_cortexm0_u_logic_Saqwx4,
      ADR3 => inst_cortexm0_u_logic_Eruwx4,
      ADR5 => inst_cortexm0_u_logic_Cawwx4,
      O => inst_cortexm0_u_logic_Qhe2z4
    );
  inst_cortexm0_u_logic_Wzpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"F0A0FFAAC080CC80"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR5 => inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667,
      ADR0 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR2 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      O => inst_cortexm0_u_logic_Wzpvx43_25823
    );
  inst_cortexm0_u_logic_Wzpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"FFB0FF00BBB00000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_W6iwx4,
      ADR2 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR5 => inst_cortexm0_u_logic_Qfzvx441,
      ADR3 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR4 => inst_cortexm0_u_logic_Wzpvx41_0,
      ADR0 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      O => inst_cortexm0_u_logic_Wzpvx42_25824
    );
  inst_cortexm0_u_logic_Tj0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"F000F0F0A000A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR3 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR2 => N10,
      ADR5 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      O => inst_cortexm0_u_logic_Tj0wx4_28626
    );
  inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"F0D8F0CCF0D8F0F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_S4pwx4,
      ADR1 => N1021,
      ADR2 => N1020_0,
      ADR5 => inst_cortexm0_u_logic_Kkrvx45_28518,
      ADR3 => inst_cortexm0_u_logic_Tuvwx4,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o
    );
  N799_N799_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N799,
      O => N799_0
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y107"
    )
    port map (
      IA => N1357,
      IB => N1358,
      O => N799,
      SEL => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"AA00A200AA00AA00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059,
      ADR4 => inst_cortexm0_u_logic_U2ewx4,
      ADR3 => inst_cortexm0_u_logic_Cbvwx4,
      ADR0 => N466,
      O => N1357
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"F0F0B0A000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059,
      ADR4 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Cbvwx4,
      ADR5 => N466,
      O => N1358
    );
  inst_cortexm0_u_logic_Mdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"1010111150505555"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Zei2z4_27647,
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      ADR4 => inst_cortexm0_u_logic_Xd8wx4,
      ADR5 => inst_cortexm0_u_logic_Ymawx4,
      ADR2 => inst_cortexm0_u_logic_Rtpvx4,
      O => inst_cortexm0_u_logic_Mdzvx41_29235
    );
  inst_cortexm0_u_logic_Mdzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"3AF330F000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o,
      ADR5 => inst_cortexm0_u_logic_Mdzvx41_29235,
      ADR3 => inst_cortexm0_u_logic_Kih2z4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Mdzvx42_28523
    );
  inst_cortexm0_u_logic_Bspvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"BFBFAFAFBFBFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_W6iwx4,
      ADR4 => N427,
      ADR1 => inst_cortexm0_u_logic_Bspvx41_28259,
      ADR2 => inst_cortexm0_u_logic_Mdzvx42_28523,
      O => N926
    );
  inst_cortexm0_u_logic_Cgyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"FFFFFF0055C055C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR3 => inst_cortexm0_u_logic_C192z4_J192z4_AND_6307_o,
      ADR5 => inst_cortexm0_u_logic_U09wx4_B19wx4_XOR_65_o,
      ADR4 => inst_cortexm0_u_logic_Olzvx4,
      ADR2 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Cgyvx43_28412
    );
  inst_cortexm0_u_logic_Olzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"0000330322023303"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR0 => inst_cortexm0_u_logic_Jucwx4,
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR5 => N166,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_I0d2z4_0,
      O => inst_cortexm0_u_logic_Olzvx4
    );
  inst_cortexm0_u_logic_Yqzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"D1D10033F3F30033"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_Rih2z4,
      ADR1 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0,
      ADR3 => inst_cortexm0_u_logic_Olzvx4,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => N160
    );
  inst_cortexm0_u_logic_Yqzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"000000000000B0BB"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Bpzvx4,
      ADR4 => N160,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_25_0,
      O => inst_cortexm0_u_logic_Yqzvx4_26153
    );
  inst_cortexm0_u_logic_Wzpvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"F5FFF0FFE4CCF0CC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_29_0,
      ADR2 => N397,
      O => N618
    );
  inst_cortexm0_u_logic_Jux2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jux2z4_CLK,
      I => inst_cortexm0_u_logic_Thhvx4_14699,
      O => inst_cortexm0_u_logic_Jux2z4_27761,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Thhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"FFF1FFF500E000A0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR2 => N619,
      ADR5 => N618,
      ADR1 => inst_cortexm0_u_logic_Wzpvx43_25823,
      ADR0 => inst_cortexm0_u_logic_Wzpvx42_25824,
      ADR3 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Thhvx4_14699
    );
  inst_cortexm0_u_logic_Wzpvx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"ECEEFFFF4C440000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Qp3wx4,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4,
      ADR1 => N396,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_29_0,
      ADR5 => N397,
      O => N619
    );
  inst_cortexm0_u_logic_Thhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"FFFFD580FFFF5500"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_27_0,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N397
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FFFFFCF8FCF8FCF8"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4115_27651,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4114_28789,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4116_28790,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4117_28791,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4141_26767,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4113_28788,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4118_29228
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4127 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4120_28441,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4125_26549,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4111_26772,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx417_29226,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4118_29228,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4126_28265
    );
  inst_cortexm0_u_logic_Mmux_Z78wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FFFFAE0CAE0CAE0C"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4148,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx411_26550,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx41,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx413_26769,
      ADR2 => inst_cortexm0_u_logic_Iwdwx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx412_26770,
      O => inst_cortexm0_u_logic_Mmux_Z78wx414_29227
    );
  inst_cortexm0_u_logic_Mmux_Z78wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FEFA0000FCF00000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx415_26764,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx416_26765,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4142,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4141_26767,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx414_29227,
      O => inst_cortexm0_u_logic_Mmux_Z78wx417_29226
    );
  inst_cortexm0_u_logic_Iypwx4_Pypwx4_AND_3517_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"FD5DAD0DF858A808"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_D9uwx4,
      ADR4 => inst_cortexm0_u_logic_Dmvwx4,
      ADR3 => inst_cortexm0_u_logic_H1qwx4,
      ADR1 => inst_cortexm0_u_logic_Bjxwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Iypwx4_Pypwx4_AND_3517_o
    );
  inst_cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4044_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"AFA0FCFCAFA00C0C"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Xcuwx4,
      ADR1 => inst_cortexm0_u_logic_Dmvwx4,
      ADR5 => inst_cortexm0_u_logic_Bjxwx4,
      ADR3 => inst_cortexm0_u_logic_H1qwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4044_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx41481 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Iypwx4_Pypwx4_AND_3517_o,
      ADR4 => inst_cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4044_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4148
    );
  inst_cortexm0_u_logic_Qfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"FFF0AAA000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR0 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR5 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR2 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o,
      ADR4 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      O => inst_cortexm0_u_logic_Qfzvx41_26731
    );
  inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"4400CC005500FF00"
    )
    port map (
      ADR2 => '1',
      ADR4 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Z4wwx4,
      ADR0 => inst_cortexm0_u_logic_B7owx4,
      ADR1 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR3 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o3_26725,
      O => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o
    );
  inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"FCFFF0FFDCFF50FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o2_29229,
      ADR4 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o1_26723,
      ADR0 => inst_cortexm0_u_logic_H6ewx44_26726,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx41443,
      ADR1 => inst_cortexm0_u_logic_Mcgvx4_Weowx4_AND_3992_o,
      O => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o3_26725
    );
  inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"0888C4440888C444"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Tzxwx4,
      ADR3 => inst_cortexm0_u_logic_M6ywx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_X1ywx4_E2ywx4_AND_4462_o,
      O => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o2_29229
    );
  inst_cortexm0_u_logic_K7s2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K7s2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_K7s2z4_IN,
      O => inst_cortexm0_u_logic_K7s2z4_27365,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N427_N427_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1028,
      O => N1028_0
    );
  N427_N427_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N428_pack_7,
      O => N428
    );
  inst_cortexm0_u_logic_Bspvx43_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y115"
    )
    port map (
      IA => N1385,
      IB => N1386,
      O => N1028,
      SEL => inst_cortexm0_u_logic_Bspvx41_28259
    );
  inst_cortexm0_u_logic_Bspvx43_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"FF0FCC0CFF0F5505"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_K0qvx4,
      ADR3 => inst_cortexm0_u_logic_Rtpvx4,
      ADR5 => inst_cortexm0_u_logic_W6iwx4,
      ADR4 => inst_cortexm0_u_logic_Bspvx461,
      ADR0 => N427,
      ADR1 => N428,
      O => N1385
    );
  inst_cortexm0_u_logic_Bspvx43_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"FFFFFFFFFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR1 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR4 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR3 => inst_cortexm0_u_logic_Rtpvx4,
      O => N1386
    );
  inst_cortexm0_u_logic_Bspvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"555F777F555F777F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR1 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR4 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR2 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR5 => '1',
      O => N427
    );
  inst_cortexm0_u_logic_Bspvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"A8A08880"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR1 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR4 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR2 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      O => N428_pack_7
    );
  inst_cortexm0_u_logic_Bspvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"CCCCC888CCCCC8CC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_W6iwx4,
      ADR1 => inst_cortexm0_u_logic_Mdzvx42_28523,
      ADR0 => inst_cortexm0_u_logic_Bspvx461,
      ADR2 => N428,
      ADR5 => N427,
      ADR4 => inst_cortexm0_u_logic_Bspvx41_28259,
      O => N927
    );
  inst_cortexm0_u_logic_Lrx2z4_inst_cortexm0_u_logic_Lrx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N761_pack_10,
      O => N761
    );
  inst_cortexm0_u_logic_Yjzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y124"
    )
    port map (
      IA => N1353,
      IB => N1354,
      O => N761_pack_10,
      SEL => inst_cortexm0_u_logic_Pri3z4_27_0
    );
  inst_cortexm0_u_logic_Yjzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"FFAAFFFFEEAAEEEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR1 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR3 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      O => N1353
    );
  inst_cortexm0_u_logic_Yjzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"F0A0E0A0F0F0E0E0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR5 => inst_cortexm0_u_logic_W6iwx4,
      ADR3 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      ADR1 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      O => N1354
    );
  inst_cortexm0_u_logic_Hihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"FFFFFFFFE4444444"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lrx2z4_26878,
      ADR4 => inst_cortexm0_u_logic_Roh2z4_25_0,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR5 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N391
    );
  inst_cortexm0_u_logic_Lrx2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lrx2z4_CLK,
      I => inst_cortexm0_u_logic_Hihvx4_14877,
      O => inst_cortexm0_u_logic_Lrx2z4_26878,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"FFF00F00FFB84700"
    )
    port map (
      ADR3 => N390,
      ADR1 => N34_0,
      ADR2 => N760,
      ADR0 => N761,
      ADR4 => N391,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Hihvx4_14877
    );
  inst_cortexm0_u_logic_Rbi3z4_inst_cortexm0_u_logic_Rbi3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N992_pack_5,
      O => N992
    );
  inst_cortexm0_u_logic_Rbi3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rbi3z4_CLK,
      I => inst_cortexm0_u_logic_Edhvx4,
      O => inst_cortexm0_u_logic_Rbi3z4_26316,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Edhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFDFFFDF20002000"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR5 => inst_cortexm0_u_logic_Rbi3z4_26316,
      ADR2 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o,
      ADR3 => inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o,
      O => inst_cortexm0_u_logic_Edhvx4
    );
  inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"BBF0BBF00000BBF0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pri3z4_30_0,
      ADR2 => N751,
      ADR0 => N752_0,
      ADR5 => HADDR(29),
      ADR3 => inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o1_26495,
      ADR4 => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o,
      O => inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o
    );
  inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_CLK,
      I => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_In_14776,
      O => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"0707078F00000088"
    )
    port map (
      ADR3 => N992,
      ADR1 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o,
      ADR0 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR5 => inst_cortexm0_u_logic_htrans_o_1_2,
      ADR2 => N993,
      ADR4 => inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o,
      O => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_In_14776
    );
  inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_CLK,
      I => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_In,
      O => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFCCDFCCFFCCDFCC"
    )
    port map (
      ADR2 => ahbmi_hready_IBUF_0,
      ADR4 => ahbmi_hresp_1_IBUF_0,
      ADR0 => inst_AHB_bridge_inst_ahbmst_r_active(0),
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      ADR5 => '1',
      O => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_In
    );
  inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_In_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      O => N992_pack_5
    );
  N1207_N1207_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1208,
      O => N1208_0
    );
  inst_cortexm0_u_logic_R5zvx4_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => X"FB01FB01FB01FB01"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_J0l2z4_27576,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => '1',
      O => N1207
    );
  inst_cortexm0_u_logic_R5zvx4_SW3_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => X"FB01FF05"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_J0l2z4_27576,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      O => N1208
    );
  inst_cortexm0_u_logic_Rdg3z4_inst_cortexm0_u_logic_Rdg3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N653,
      O => N653_0
    );
  inst_cortexm0_u_logic_Zdhvx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y120"
    )
    port map (
      IA => N1343,
      IB => N1344,
      O => N653,
      SEL => inst_cortexm0_u_logic_Pri3z4_24_0
    );
  inst_cortexm0_u_logic_Zdhvx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"F3F0F3F0B3A0F7F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kaf3z4_26678,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR3 => inst_cortexm0_u_logic_Roh2z4_22_0,
      O => N1343
    );
  inst_cortexm0_u_logic_Zdhvx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"33FFF3FFAAAAFAFA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR0 => inst_cortexm0_u_logic_Kaf3z4_26678,
      ADR4 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => inst_cortexm0_u_logic_Roh2z4_22_0,
      O => N1344
    );
  inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"00FF00FF0015003F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => N758,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_n16534_27_0,
      ADR5 => inst_cortexm0_u_logic_n16534_29_0,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_30_0,
      O => inst_cortexm0_u_logic_hprot_o_2_H362z4_AND_5885_o1_26495
    );
  inst_cortexm0_u_logic_Rdg3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rdg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rdg3z4_IN,
      O => inst_cortexm0_u_logic_Rdg3z4_26041,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_29_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"000C000E000C000E"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_I0d2z4_0,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx43_28582,
      O => N758
    );
  inst_cortexm0_u_logic_Igi2z4_inst_cortexm0_u_logic_Igi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N476_pack_10,
      O => N476
    );
  inst_cortexm0_u_logic_E9zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y123"
    )
    port map (
      IA => N1329,
      IB => N1330,
      O => N476_pack_10,
      SEL => inst_cortexm0_u_logic_Z78wx4
    );
  inst_cortexm0_u_logic_E9zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"A0A0A0A0A0A0F5C4"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O7zvx4,
      ADR0 => inst_cortexm0_u_logic_K0qvx4,
      ADR5 => inst_cortexm0_u_logic_Mtqvx4,
      ADR1 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR4 => inst_cortexm0_u_logic_Hq1wx4,
      ADR3 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      O => N1329
    );
  inst_cortexm0_u_logic_E9zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"F3F3F3F3F3F3F3A2"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O7zvx4,
      ADR4 => inst_cortexm0_u_logic_Hq1wx4,
      ADR0 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR3 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR5 => inst_cortexm0_u_logic_Mtqvx4,
      ADR1 => inst_cortexm0_u_logic_K0qvx4,
      O => N1330
    );
  inst_cortexm0_u_logic_Jb3wx4_hready_i_AND_1386_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"00000000FF33FF37"
    )
    port map (
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Mtqvx4,
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_K0qvx4,
      ADR1 => inst_cortexm0_u_logic_Qb3wx4,
      O => inst_cortexm0_u_logic_Jb3wx4_hready_i_AND_1386_o
    );
  inst_cortexm0_u_logic_Igi2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Jb3wx4_hready_i_AND_1386_o,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Igi2z4_CLK,
      I => inst_cortexm0_u_logic_S9zvx4,
      O => inst_cortexm0_u_logic_Igi2z4_27166,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S9zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"5555353355555555"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_W6iwx4,
      ADR5 => N36,
      ADR1 => N476,
      ADR0 => N475,
      ADR2 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o,
      ADR4 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_S9zvx4
    );
  inst_cortexm0_u_logic_Wzpvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR2 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4691_o,
      ADR3 => inst_cortexm0_u_logic_Izpvx4,
      ADR0 => inst_cortexm0_u_logic_Rhnvx42_29248,
      O => N446
    );
  inst_cortexm0_u_logic_Idk2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Idk2z4_CLK,
      I => inst_cortexm0_u_logic_Rhnvx4,
      O => inst_cortexm0_u_logic_Idk2z4_25976,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Rhnvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"AAFEAAFAAA02AA0A"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR0 => N445,
      ADR5 => N446,
      ADR1 => inst_cortexm0_u_logic_Wzpvx43_25823,
      ADR2 => inst_cortexm0_u_logic_Wzpvx42_25824,
      ADR3 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Rhnvx4
    );
  inst_cortexm0_u_logic_Rhnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"F0FEF0F000EE0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Idk2z4_25976,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Hq1wx4,
      ADR3 => inst_cortexm0_u_logic_K0qvx4,
      ADR1 => inst_cortexm0_u_logic_Mtqvx4,
      ADR4 => inst_cortexm0_u_logic_Rhnvx41_28581,
      O => inst_cortexm0_u_logic_Rhnvx42_29248
    );
  inst_cortexm0_u_logic_Wzpvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"FFFF0300FFFF0705"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Mtqvx4,
      ADR0 => inst_cortexm0_u_logic_Hq1wx4,
      ADR3 => inst_cortexm0_u_logic_K0qvx4,
      ADR1 => inst_cortexm0_u_logic_Izpvx4,
      ADR4 => inst_cortexm0_u_logic_Rhnvx42_29248,
      O => N445
    );
  inst_cortexm0_u_logic_Cy13z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cy13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cy13z4_IN,
      O => inst_cortexm0_u_logic_Cy13z4_26856,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hrcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => X"000055CC0000F0F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hak2z4_26788,
      ADR2 => inst_cortexm0_u_logic_S8k2z4_28455,
      ADR0 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o4_28487,
      ADR5 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Hrcvx4
    );
  inst_cortexm0_u_logic_Sa13z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sa13z4_CLK,
      I => inst_cortexm0_u_logic_J3qvx4,
      O => inst_cortexm0_u_logic_Sa13z4_28315,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_J3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"FFFFFFFFAFEFAAEE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_W6iwx4,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      ADR0 => N413,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_32_0,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_J3qvx4
    );
  inst_cortexm0_u_logic_R5zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"FFFFFF00F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR4 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR2 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      O => N38
    );
  inst_cortexm0_u_logic_J3qvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"0F0FFFFF3F3FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Y5zvx42_26697,
      ADR1 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR5 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR2 => N38,
      O => N413
    );
  inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"D5D5FFFFD5D5FFFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Aez2z4_25600,
      ADR1 => inst_cortexm0_u_logic_Ue9wx4,
      ADR4 => inst_cortexm0_u_logic_F8wwx4,
      ADR0 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o3_28763,
      O => N1225
    );
  inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"11DD11111D1D1D1D"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hak2z4_26788,
      ADR2 => inst_cortexm0_u_logic_Ohh3z4_25732,
      ADR4 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o2_28769,
      ADR3 => N1225,
      ADR1 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o
    );
  inst_cortexm0_u_logic_F8wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"447744770303CFCF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Rht2z4_26160,
      ADR3 => inst_cortexm0_u_logic_Ggk2z4_25738,
      ADR2 => inst_cortexm0_u_logic_Aru2z4_25781,
      ADR0 => inst_cortexm0_u_logic_Vhk2z4_26196,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1156
    );
  inst_cortexm0_u_logic_Ggk2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ggk2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ggk2z4_IN,
      O => inst_cortexm0_u_logic_Ggk2z4_25738,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F8wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => N1155,
      ADR4 => N1156,
      O => inst_cortexm0_u_logic_F8wwx4
    );
  inst_cortexm0_u_logic_Ht53z4_inst_cortexm0_u_logic_Ht53z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N393,
      O => N393_0
    );
  inst_cortexm0_u_logic_Hihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"F0F3F0F3F0F3F0F3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR2 => inst_cortexm0_u_logic_Lrx2z4_26878,
      ADR5 => '1',
      O => N390
    );
  inst_cortexm0_u_logic_Aihvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"FFFF0033"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Xsx2z4_27668,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR2 => '1',
      O => N393
    );
  inst_cortexm0_u_logic_Xl0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"FFFF3033FFFFD1F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wo0wx4,
      ADR5 => inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR4 => inst_cortexm0_u_logic_Bpzvx4,
      O => N1113
    );
  inst_cortexm0_u_logic_Ia0wx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"FF0FFFAFFFCFFFEF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Xd8wx4,
      ADR5 => inst_cortexm0_u_logic_Nn0wx4,
      ADR4 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => N1113,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_20_0,
      ADR2 => inst_cortexm0_u_logic_Bo0wx4_26050,
      O => N1040
    );
  inst_cortexm0_u_logic_Ht53z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ht53z4_CLK,
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => inst_cortexm0_u_logic_Ht53z4_28492,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xl0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"FF88FF88FF88FF8C"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => N1040,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Xl0wx4_25609
    );
  inst_cortexm0_u_logic_Gm1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => X"0505050505050505"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => inst_cortexm0_u_logic_Gm1wx410
    );
  inst_cortexm0_u_logic_Uu73z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uu73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uu73z4_IN,
      O => inst_cortexm0_u_logic_Uu73z4_26024,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cgt2z4_inst_cortexm0_u_logic_Cgt2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o111,
      O => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o111_0
    );
  inst_cortexm0_u_logic_C61wx41111 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"DF7FFF7FDF7FFF7F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_C61wx4111
    );
  inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o1111 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"DDFFFDFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o111
    );
  inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"AAAA00A2AAAA22A2"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pfz2z4_26134,
      ADR1 => inst_cortexm0_u_logic_Sa13z4_28315,
      ADR4 => inst_cortexm0_u_logic_C61wx4111,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      ADR0 => inst_cortexm0_u_logic_N3ywx4,
      O => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o1_28799
    );
  inst_cortexm0_u_logic_N3ywx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"0305F30503F5F3F5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lpu2z4_26129,
      ADR1 => inst_cortexm0_u_logic_Cgt2z4_25656,
      ADR4 => inst_cortexm0_u_logic_Isi2z4_26007,
      ADR5 => inst_cortexm0_u_logic_Glj2z4_25783,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1131
    );
  inst_cortexm0_u_logic_Cgt2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cgt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cgt2z4_IN,
      O => inst_cortexm0_u_logic_Cgt2z4_25656,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N3ywx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"FFFFAAAAEEEEEEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => N1130,
      ADR4 => N1131,
      O => inst_cortexm0_u_logic_N3ywx4
    );
  inst_cortexm0_u_logic_Zkk2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y139",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zkk2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zkk2z4_IN,
      O => inst_cortexm0_u_logic_Zkk2z4_26350,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"EEEEEEEEEEEEEDED"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_F0y2z4_26841,
      ADR0 => inst_cortexm0_u_logic_Lbn2z4_26842,
      ADR2 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR4 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR5 => N355,
      O => N1121
    );
  inst_cortexm0_u_logic_C9rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"0505000F414100C3"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Gtp2z4_26621,
      ADR0 => N1122,
      ADR5 => inst_cortexm0_u_logic_Tuvwx4,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      ADR1 => N627,
      ADR3 => N1121,
      O => inst_cortexm0_u_logic_C9rvx41_26839
    );
  inst_cortexm0_u_logic_E5owx44_SW13 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"00008CCC00000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_E5owx43_0,
      ADR1 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR4 => inst_cortexm0_u_logic_Ozywx4,
      O => N1082
    );
  inst_cortexm0_u_logic_N4rvx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"0101030301030103"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR1 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR0 => inst_cortexm0_u_logic_Qjuwx4,
      ADR5 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR3 => N1081,
      ADR4 => N1082,
      O => N627
    );
  inst_cortexm0_u_logic_Q8zvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"CF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Saqwx4,
      ADR4 => inst_cortexm0_u_logic_Q8zvx42_27475,
      ADR3 => inst_cortexm0_u_logic_Cai3z4_27424,
      ADR1 => inst_cortexm0_u_logic_Ue9wx4,
      ADR5 => inst_cortexm0_u_logic_Q8zvx41_27473,
      O => N1286
    );
  inst_cortexm0_u_logic_Q8zvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"00553355F0553355"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Cqo2z4_25733,
      ADR1 => inst_cortexm0_u_logic_Rhi2z4_26942,
      ADR2 => inst_cortexm0_u_logic_Q8zvx43_27477,
      ADR5 => N1286,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Q8zvx4
    );
  inst_cortexm0_u_logic_Saqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"30303F3F05F505F5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fxu2z4_26099,
      ADR4 => inst_cortexm0_u_logic_Wnt2z4_26363,
      ADR1 => inst_cortexm0_u_logic_Vuo2z4_26381,
      ADR3 => inst_cortexm0_u_logic_Gto2z4_26008,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1153
    );
  inst_cortexm0_u_logic_Gto2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gto2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gto2z4_IN,
      O => inst_cortexm0_u_logic_Gto2z4_26008,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Saqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"FFFFFFFFF0F0AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => N1152,
      ADR2 => N1153,
      O => inst_cortexm0_u_logic_Saqwx4
    );
  inst_cortexm0_u_logic_Izpvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"00F0AAFACCFCEEFE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ggk2z4_25738,
      ADR2 => inst_cortexm0_u_logic_Zkk2z4_26350,
      ADR0 => inst_cortexm0_u_logic_Rd63z4_25585,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => N1276
    );
  inst_cortexm0_u_logic_Izpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"00000000BABBBBBB"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Rht2z4_26160,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_SF28112_29252,
      ADR5 => N1276,
      O => inst_cortexm0_u_logic_Izpvx45_28602
    );
  inst_cortexm0_u_logic_SF28111 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"00330033F033F033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Nf03z4_26854,
      ADR1 => inst_cortexm0_u_logic_Ql23z4_25659,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_SF28111_29253
    );
  inst_cortexm0_u_logic_Ql23z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ql23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ql23z4_IN,
      O => inst_cortexm0_u_logic_Ql23z4_25659,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_SF28112 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"1BFF1BFFFFFF00FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hc13z4_26853,
      ADR2 => inst_cortexm0_u_logic_Ohh3z4_25732,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_SF28111_29253,
      O => inst_cortexm0_u_logic_SF28112_29252
    );
  inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"8C008C8CAF00AFAF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kt23z4_25582,
      ADR4 => inst_cortexm0_u_logic_T243z4_25701,
      ADR5 => inst_cortexm0_u_logic_Cc53z4_29257,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o3_25700
    );
  inst_cortexm0_u_logic_Cc53z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cc53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cc53z4_IN,
      O => inst_cortexm0_u_logic_Cc53z4_29257,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rtpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"3311FF5503010F05"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uu73z4_26024,
      ADR1 => inst_cortexm0_u_logic_Ymo2z4_25721,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR0 => inst_cortexm0_u_logic_Cc53z4_29257,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => inst_cortexm0_u_logic_Rtpvx47_28658
    );
  inst_cortexm0_u_logic_Bk23z4_inst_cortexm0_u_logic_Bk23z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Nd3wx46_15138,
      O => inst_cortexm0_u_logic_Nd3wx46_0
    );
  inst_cortexm0_u_logic_Nd3wx46 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y135"
    )
    port map (
      IA => N1619,
      IB => N1620,
      O => inst_cortexm0_u_logic_Nd3wx46_15138,
      SEL => inst_cortexm0_u_logic_H3d3z4_26091
    );
  inst_cortexm0_u_logic_Nd3wx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"BBBBEFEFEEEEEEEE"
    )
    port map (
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_Koj2z4_26012,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR0 => inst_cortexm0_u_logic_Nd3wx45_29260,
      O => N1619
    );
  inst_cortexm0_u_logic_Nd3wx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"AABFAABBFFAFAAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => inst_cortexm0_u_logic_Cgt2z4_25656,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_Koj2z4_26012,
      ADR0 => inst_cortexm0_u_logic_Nd3wx42_29259,
      O => N1620
    );
  inst_cortexm0_u_logic_Nd3wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"FFFF5533FFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR0 => inst_cortexm0_u_logic_Pfz2z4_26134,
      ADR1 => inst_cortexm0_u_logic_X2j2z4_28316,
      ADR4 => inst_cortexm0_u_logic_Nd3wx44_0,
      O => inst_cortexm0_u_logic_Nd3wx45_29260
    );
  inst_cortexm0_u_logic_Bk23z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bk23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bk23z4_IN,
      O => inst_cortexm0_u_logic_Bk23z4_28313,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nd3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"1D0CFF331DFFFF33"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => inst_cortexm0_u_logic_Bk23z4_28313,
      ADR2 => inst_cortexm0_u_logic_V1l2z4_28314,
      ADR0 => inst_cortexm0_u_logic_Sa13z4_28315,
      O => inst_cortexm0_u_logic_Nd3wx42_29259
    );
  inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"0FFF03330FFF0333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Noo2z4_25691,
      ADR1 => inst_cortexm0_u_logic_Yoz2z4_25692,
      ADR4 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o1_29256
    );
  inst_cortexm0_u_logic_Ducvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"0044504455445044"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ohh3z4_25732,
      ADR2 => inst_cortexm0_u_logic_Cqo2z4_25733,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o4_29255,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      ADR0 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Ducvx4
    );
  inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"FF330F0F00330F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Ohh3z4_25732,
      ADR1 => inst_cortexm0_u_logic_Cqo2z4_25733,
      ADR5 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o4_29255,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o
    );
  inst_cortexm0_u_logic_Yoz2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yoz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yoz2z4_IN,
      O => inst_cortexm0_u_logic_Yoz2z4_25692,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"40C0000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ymo2z4_25721,
      ADR3 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o2_25695,
      ADR2 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o1_29256,
      ADR1 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o3_25700,
      ADR5 => inst_cortexm0_u_logic_Eruwx4,
      O => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o4_29255
    );
  inst_cortexm0_u_logic_O7zvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"C0C0FFC0C0C0EAEA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_N8i3z4_27476,
      ADR0 => inst_cortexm0_u_logic_E143z4_27474,
      ADR3 => inst_cortexm0_u_logic_Mi13z4_27478,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_SF1101,
      ADR2 => inst_cortexm0_u_logic_C51xx4,
      O => N544
    );
  inst_cortexm0_u_logic_Mmux_Dih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"002AFFD5003FFFC0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR3 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR1 => inst_cortexm0_u_logic_Y29wx4,
      ADR0 => inst_cortexm0_u_logic_O7zvx4,
      ADR5 => inst_cortexm0_u_logic_W19wx4,
      ADR4 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Dih2z4
    );
  inst_cortexm0_u_logic_O7zvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"F5F500F531310031"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Rro2z4_26238,
      ADR0 => inst_cortexm0_u_logic_J5i3z4_27426,
      ADR3 => inst_cortexm0_u_logic_Rhi2z4_26942,
      ADR4 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR2 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_O7zvx46_29262
    );
  inst_cortexm0_u_logic_Rro2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rro2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rro2z4_IN,
      O => inst_cortexm0_u_logic_Rro2z4_26238,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O7zvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"0103000000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Cai3z4_27424,
      ADR5 => inst_cortexm0_u_logic_O7zvx44_27423,
      ADR0 => inst_cortexm0_u_logic_Y21xx4,
      ADR2 => N544,
      ADR1 => N1247,
      ADR4 => inst_cortexm0_u_logic_O7zvx46_29262,
      O => inst_cortexm0_u_logic_O7zvx4
    );
  inst_cortexm0_u_logic_N8i3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y138",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_N8i3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_N8i3z4_IN,
      O => inst_cortexm0_u_logic_N8i3z4_27476,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q8zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y138",
      INIT => X"FFFFFFFFFF7FFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_N8i3z4_27476,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Q8zvx42_27475
    );
  inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o211 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y94",
      INIT => X"F7FFF5FFFFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Vssvx4,
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => ahbmi_hrdata_20_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o21
    );
  inst_cortexm0_u_logic_U0vvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"FFFBFBFBFF010101"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Mtqvx4,
      ADR1 => inst_cortexm0_u_logic_Hq1wx4,
      ADR3 => inst_cortexm0_u_logic_O1rvx4,
      ADR4 => inst_cortexm0_u_logic_Gtp2z4_26621,
      O => N461
    );
  inst_cortexm0_u_logic_N4rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"0000000000550015"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR5 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR1 => inst_cortexm0_u_logic_Qjuwx4,
      ADR3 => inst_cortexm0_u_logic_Tuvwx4,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_N4rvx4
    );
  inst_cortexm0_u_logic_Gtp2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gtp2z4_CLK,
      I => inst_cortexm0_u_logic_Mbnvx4,
      O => inst_cortexm0_u_logic_Gtp2z4_26621,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"FF00FFF0EE44F0F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nbm2z4_26204,
      ADR1 => N568,
      ADR2 => inst_cortexm0_u_logic_N4rvx4,
      ADR3 => inst_cortexm0_u_logic_Gtp2z4_26621,
      ADR4 => inst_cortexm0_u_logic_Abovx4,
      ADR5 => inst_cortexm0_u_logic_Edovx4,
      O => inst_cortexm0_u_logic_Mbnvx4
    );
  inst_cortexm0_u_logic_Qml2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y102",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qml2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qml2z4_IN,
      O => inst_cortexm0_u_logic_Qml2z4_26145,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mcz2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y100",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mcz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mcz2z4_IN,
      O => inst_cortexm0_u_logic_Mcz2z4_26013,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Z78wx41421 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"FBBBFFFFFBFBFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Oedwx4,
      ADR2 => inst_cortexm0_u_logic_Mq7wx4,
      ADR0 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR4 => inst_cortexm0_u_logic_Bpdwx4,
      ADR1 => inst_cortexm0_u_logic_Cbvwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4142
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4121 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"0F0F0F0F0FDFDFDF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Oedwx4,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      ADR3 => inst_cortexm0_u_logic_Vy7wx4,
      ADR4 => inst_cortexm0_u_logic_Pkwwx4,
      ADR2 => inst_cortexm0_u_logic_Bpdwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx412_26770
    );
  inst_cortexm0_u_logic_Mmux_Z78wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"8F88FF880F00FF00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR4 => inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o,
      ADR2 => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4148,
      ADR5 => inst_cortexm0_u_logic_Mq7wx4,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx412_26770,
      O => inst_cortexm0_u_logic_Mmux_Z78wx419_29271
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"3333323033332200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4110_0,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx418_26774,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4142,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4141_26767,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx419_29271,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4111_26772
    );
  inst_cortexm0_u_logic_Kwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"0000000004000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR5 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR4 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Kwa2z4
    );
  inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"0000000001000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR1 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR3 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR4 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR5 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o
    );
  inst_cortexm0_u_logic_Uaj2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uaj2z4_CLK,
      I => inst_cortexm0_u_logic_U9mvx4,
      O => inst_cortexm0_u_logic_Uaj2z4_26230,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U9mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"FDFDF1F1FCFDF0F1"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hq1wx4,
      ADR1 => inst_cortexm0_u_logic_Tbuvx4,
      ADR2 => N411_0,
      ADR4 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Zluvx43_27417,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_U9mvx4
    );
  inst_cortexm0_u_logic_Trq2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Trq2z4_CLK,
      I => inst_cortexm0_u_logic_Pamvx4,
      O => inst_cortexm0_u_logic_Trq2z4_25792,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Pamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"F0F0F0F0D8D8D8F0"
    )
    port map (
      ADR2 => N668,
      ADR4 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR0 => N30,
      ADR1 => N669_0,
      ADR3 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Pamvx4
    );
  inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"FF000F0F55550F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_U593z4_25958,
      ADR0 => inst_cortexm0_u_logic_I793z4_25959,
      ADR3 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o5_25953,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o
    );
  inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"0400440000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Cll2z4_25667,
      ADR3 => N1288,
      ADR5 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o2_25949,
      ADR4 => inst_cortexm0_u_logic_Bf9wx4,
      ADR1 => inst_cortexm0_u_logic_Bywwx4,
      ADR0 => N818,
      O => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o5_25953
    );
  inst_cortexm0_u_logic_Bywwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"505F505F0303F3F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Psu2z4_26239,
      ADR3 => inst_cortexm0_u_logic_Gjt2z4_25899,
      ADR0 => inst_cortexm0_u_logic_Eol2z4_25785,
      ADR4 => inst_cortexm0_u_logic_Qml2z4_26145,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1268
    );
  inst_cortexm0_u_logic_Eol2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eol2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eol2z4_IN,
      O => inst_cortexm0_u_logic_Eol2z4_25785,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bywwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"FFFFFF00FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => N1267,
      ADR4 => N1268,
      O => inst_cortexm0_u_logic_Bywwx4
    );
  inst_cortexm0_u_logic_Fc7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"55000000FFFFEBFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Pkwwx4,
      ADR1 => inst_cortexm0_u_logic_Vy7wx4,
      ADR3 => inst_cortexm0_u_logic_Dp7wx4,
      ADR0 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      ADR4 => inst_cortexm0_u_logic_Fc7wx42_29272,
      O => inst_cortexm0_u_logic_Fc7wx43_27369
    );
  inst_cortexm0_u_logic_Fc7wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"0C3C003008380838"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pkwwx4,
      ADR1 => inst_cortexm0_u_logic_Vy7wx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o,
      ADR4 => inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o,
      ADR3 => inst_cortexm0_u_logic_Tq7wx4,
      O => inst_cortexm0_u_logic_Fc7wx42_29272
    );
  inst_cortexm0_u_logic_Mmux_Bdpwx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"410550507DF55F5F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Tzxwx4,
      ADR1 => inst_cortexm0_u_logic_M6ywx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4402_o,
      ADR5 => inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o_26771,
      O => inst_cortexm0_u_logic_Tq7wx4
    );
  inst_cortexm0_u_logic_Rpe3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rpe3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rpe3z4_IN,
      O => inst_cortexm0_u_logic_Rpe3z4_26166,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"AFACACAFA0ACACA0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_G4qwx4_0,
      ADR1 => inst_cortexm0_u_logic_Dmvwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR0 => N112,
      O => inst_cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4408_o_26771
    );
  inst_cortexm0_u_logic_Tdg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"AFAFCFC0A0A0CFC0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR2 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR3 => inst_cortexm0_u_logic_H2wwx4,
      ADR0 => inst_cortexm0_u_logic_Pybwx4,
      ADR1 => inst_cortexm0_u_logic_Pjqwx4,
      ADR5 => inst_cortexm0_u_logic_Ai9wx4,
      O => inst_cortexm0_u_logic_Tdg2z4
    );
  inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"0C04CC440C04CC44"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Rpe3z4_26166,
      ADR4 => inst_cortexm0_u_logic_Hue3z4_25990,
      ADR3 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR2 => inst_cortexm0_u_logic_Ue9wx4,
      ADR1 => inst_cortexm0_u_logic_Pybwx4,
      O => N1183
    );
  inst_cortexm0_u_logic_Pybwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"30053F0530F53FF5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Duv2z4_25995,
      ADR4 => inst_cortexm0_u_logic_Uku2z4_26261,
      ADR1 => inst_cortexm0_u_logic_W5s2z4_27205,
      ADR5 => inst_cortexm0_u_logic_I4s2z4_27206,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1171
    );
  inst_cortexm0_u_logic_Duv2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Duv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Duv2z4_IN,
      O => inst_cortexm0_u_logic_Duv2z4_25995,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pybwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"FFFFFF00FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => N1170,
      ADR4 => N1171,
      O => inst_cortexm0_u_logic_Pybwx4
    );
  inst_cortexm0_u_logic_Cll2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cll2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cll2z4_IN,
      O => inst_cortexm0_u_logic_Cll2z4_25667,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y103",
      INIT => X"1155010533FF030F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mcz2z4_26013,
      ADR2 => inst_cortexm0_u_logic_X553z4_27091,
      ADR0 => inst_cortexm0_u_logic_C51xx4,
      ADR5 => inst_cortexm0_u_logic_Cll2z4_25667,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR3 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o3_27089
    );
  inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y103",
      INIT => X"CEDFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ow33z4_25782,
      ADR2 => inst_cortexm0_u_logic_Wd13z4_25740,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o2_27087
    );
  inst_cortexm0_u_logic_Iwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"7FFFFFFF0000FFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      ADR0 => inst_cortexm0_u_logic_M6ywx4,
      ADR1 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_Mq7wx4,
      O => inst_cortexm0_u_logic_Iwdwx4
    );
  inst_cortexm0_u_logic_Mq7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"0000FF0000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Pkwwx4,
      ADR4 => inst_cortexm0_u_logic_Vy7wx4,
      O => inst_cortexm0_u_logic_Mq7wx4
    );
  inst_cortexm0_u_logic_Mmux_Pkwwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"BB33333344CCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Tzxwx4,
      ADR3 => inst_cortexm0_u_logic_M6ywx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_Wxxwx4,
      O => inst_cortexm0_u_logic_Pkwwx4
    );
  inst_cortexm0_u_logic_Wd13z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wd13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wd13z4_IN,
      O => inst_cortexm0_u_logic_Wd13z4_25740,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"EEEEEE4EEEEEEE44"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => N1477,
      ADR0 => inst_cortexm0_u_logic_R9nwx4,
      ADR2 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Vy7wx4,
      ADR4 => inst_cortexm0_u_logic_Pkwwx4,
      O => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4116 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"AAFB00FBAAFB00F3"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Dp7wx4,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => inst_cortexm0_u_logic_Yp7wx4,
      ADR4 => inst_cortexm0_u_logic_Mq7wx4,
      ADR2 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR1 => inst_cortexm0_u_logic_Bpdwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4116_28790
    );
  inst_cortexm0_u_logic_Mmux_Z78wx41411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"DFDFDFDFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR0 => inst_cortexm0_u_logic_Bpdwx4,
      ADR5 => inst_cortexm0_u_logic_Iwdwx4,
      ADR2 => inst_cortexm0_u_logic_Cbvwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4141_26767
    );
  inst_cortexm0_u_logic_Mmux_Vy7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"9555AAAA5555AAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR2 => inst_cortexm0_u_logic_Tzxwx4,
      ADR5 => inst_cortexm0_u_logic_M6ywx4,
      ADR0 => inst_cortexm0_u_logic_Svxwx4,
      ADR1 => inst_cortexm0_u_logic_Wxxwx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      O => inst_cortexm0_u_logic_Vy7wx4
    );
  inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"0404000404040004"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR4 => inst_cortexm0_u_logic_Ok7wx4,
      ADR0 => inst_cortexm0_u_logic_Pkwwx4,
      ADR2 => inst_cortexm0_u_logic_Vy7wx4,
      O => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o
    );
  inst_cortexm0_u_logic_X553z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y101",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X553z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X553z4_IN,
      O => inst_cortexm0_u_logic_X553z4_27091,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tkdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"FBCB3B0BF8C83808"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pybwx4,
      ADR0 => inst_cortexm0_u_logic_Lr9wx4,
      ADR3 => inst_cortexm0_u_logic_Bywwx4,
      ADR4 => inst_cortexm0_u_logic_Svqwx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Tkdwx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"FFFFFFFFDDFFDDFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Tkdwx4,
      ADR0 => inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o,
      ADR5 => inst_cortexm0_u_logic_Fq7wx4,
      ADR1 => inst_cortexm0_u_logic_B28wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4112_29270
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"FFF0FF00F7F07700"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4148,
      ADR5 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR0 => inst_cortexm0_u_logic_Bpdwx4,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4112_29270,
      ADR1 => inst_cortexm0_u_logic_Cbvwx4,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx412_26770,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4113_28788
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"FFAAFFA000000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR0 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5_26306,
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR5 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1_26293,
      ADR4 => inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_27165,
      O => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o
    );
  inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"FFFDFFF8FFFDFFF8"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR2 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR1 => inst_cortexm0_u_logic_S4pwx4,
      ADR4 => N355,
      ADR0 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_27165
    );
  inst_cortexm0_u_logic_D9uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"CF004500CFCF4545"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      ADR2 => inst_cortexm0_u_logic_Ka83z4_27145,
      ADR4 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR0 => inst_cortexm0_u_logic_B5u2z4_27146,
      ADR3 => inst_cortexm0_u_logic_D9uwx44_27141,
      ADR5 => N504,
      O => inst_cortexm0_u_logic_D9uwx4
    );
  inst_cortexm0_u_logic_D9uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"000000F5000000E5"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Anq2z4_25674,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_D9uwx43_27140,
      O => N504
    );
  inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"AAAAAAAACCCCFF00"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Qxuwx4,
      ADR1 => inst_cortexm0_u_logic_Bdwwx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      ADR0 => inst_cortexm0_u_logic_Jiowx41,
      O => inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"33FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4087_o,
      ADR5 => inst_cortexm0_u_logic_U3ywx4_B4ywx4_AND_4468_o,
      ADR1 => inst_cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4273_o,
      ADR4 => inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx41
    );
  inst_cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4087_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"FFCC00CCAAF0AAF0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ebbwx4,
      ADR4 => inst_cortexm0_u_logic_Duuwx4,
      ADR2 => inst_cortexm0_u_logic_Bdwwx4,
      ADR1 => inst_cortexm0_u_logic_Ylbwx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4087_o
    );
  inst_cortexm0_u_logic_Mmux_Bdpwx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"90A0F6F550A0FAF5"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Tzxwx4,
      ADR1 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_Gftwx4,
      ADR4 => inst_cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4087_o,
      O => inst_cortexm0_u_logic_Hpuwx4
    );
  inst_cortexm0_u_logic_Zdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"AF230023AF23AF23"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_24_0,
      ADR1 => inst_cortexm0_u_logic_Kaf3z4_26678,
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => inst_cortexm0_u_logic_Roh2z4_22_0,
      O => N654
    );
  inst_cortexm0_u_logic_Oa3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"AA88AA88A080A080"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR5 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR0 => N18,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      O => inst_cortexm0_u_logic_Oa3wx44_29282
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"0000FFFF0000FFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_U2ewx4,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o
    );
  inst_cortexm0_u_logic_Kaf3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kaf3z4_CLK,
      I => inst_cortexm0_u_logic_Zdhvx4_15747,
      O => inst_cortexm0_u_logic_Kaf3z4_26678,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"FFFF2EAAFFFF2E2E"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR0 => N653_0,
      ADR2 => N654,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR1 => inst_cortexm0_u_logic_Oa3wx44_29282,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o,
      O => inst_cortexm0_u_logic_Zdhvx4_15747
    );
  inst_cortexm0_u_logic_Mxor_M9awx4_B19wx4_XOR_72_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"FCCCFEEE03330111"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Auk2z4_26066,
      ADR1 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR3 => inst_cortexm0_u_logic_Y29wx4,
      ADR0 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_Hk0wx4,
      O => inst_cortexm0_u_logic_M9awx4_B19wx4_XOR_72_o
    );
  inst_cortexm0_u_logic_Hk0wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"8A8A888888888888"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Gfg3z4_25665,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => inst_cortexm0_u_logic_Hk0wx418,
      ADR1 => inst_cortexm0_u_logic_Hk0wx415,
      ADR0 => inst_cortexm0_u_logic_Hk0wx413_27196,
      O => inst_cortexm0_u_logic_Hk0wx4
    );
  inst_cortexm0_u_logic_Hk0wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"CC0CFF0F00005505"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ltg3z4_26110,
      ADR0 => inst_cortexm0_u_logic_Gfg3z4_25665,
      ADR2 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR1 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      O => inst_cortexm0_u_logic_Hk0wx414
    );
  inst_cortexm0_u_logic_Gfg3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gfg3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gfg3z4_IN,
      O => inst_cortexm0_u_logic_Gfg3z4_25665,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hk0wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"BB0000000B000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sog3z4_26182,
      ADR1 => inst_cortexm0_u_logic_Rdg3z4_26041,
      ADR3 => inst_cortexm0_u_logic_Hk0wx411_27191,
      ADR4 => inst_cortexm0_u_logic_Hk0wx414,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      ADR0 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => inst_cortexm0_u_logic_Hk0wx415
    );
  inst_cortexm0_u_logic_Yybvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"000077220000F5A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U593z4_25958,
      ADR2 => inst_cortexm0_u_logic_I793z4_25959,
      ADR1 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o5_25953,
      ADR0 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Yybvx4
    );
  inst_cortexm0_u_logic_J4x2z4_inst_cortexm0_u_logic_J4x2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N615_pack_4,
      O => N615
    );
  inst_cortexm0_u_logic_Mhhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"0000EEEE0000EEEE"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Vvx2z4_27584,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => N612
    );
  inst_cortexm0_u_logic_Imhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"0E0E0E0E"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N615_pack_4
    );
  inst_cortexm0_u_logic_Imhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"CFCF00CF45454545"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_3_0,
      ADR0 => inst_cortexm0_u_logic_J4x2z4_25984,
      ADR1 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => inst_cortexm0_u_logic_Roh2z4_1_0,
      O => N616
    );
  inst_cortexm0_u_logic_J4x2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J4x2z4_CLK,
      I => inst_cortexm0_u_logic_Imhvx4_15632,
      O => inst_cortexm0_u_logic_J4x2z4_25984,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Imhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"FFFF05F5FFFF01FD"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => N615,
      ADR3 => N616,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR1 => inst_cortexm0_u_logic_Zluvx43_27417,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Imhvx4_15632
    );
  inst_cortexm0_u_logic_Wa0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"0003F0F3F5F5F5F5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_J0n2z4_27846,
      ADR1 => inst_cortexm0_u_logic_Ug43z4_25747,
      ADR4 => inst_cortexm0_u_logic_Cy13z4_26856,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Wa0wx42_27845
    );
  inst_cortexm0_u_logic_Ia0wx41_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"FCFFFFFFFCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => N845_0,
      ADR2 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_23_0,
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      O => N1047
    );
  inst_cortexm0_u_logic_Ba0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"AA880000A080A080"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      ADR0 => N16,
      ADR2 => N866,
      ADR4 => N867,
      ADR1 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR5 => inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_27165,
      O => inst_cortexm0_u_logic_Ba0wx4_28376
    );
  inst_cortexm0_u_logic_Ug43z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ug43z4_CLK,
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => inst_cortexm0_u_logic_Ug43z4_25747,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_J70wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"F0F0FFFFF0E4FFFF"
    )
    port map (
      ADR1 => N1047,
      ADR2 => N1048,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR4 => inst_cortexm0_u_logic_Ba0wx4_28376,
      O => inst_cortexm0_u_logic_J70wx4_25748
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"0CAE00000FAF0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR4 => inst_cortexm0_u_logic_G6pvx4,
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_20_0,
      ADR5 => inst_cortexm0_u_logic_Bo0wx4_26050,
      O => N1061
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW10 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"22AA02AA22220202"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_18_0,
      ADR2 => inst_cortexm0_u_logic_Mx0wx4_26047,
      O => N1067
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"000003000000AAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o1_0,
      ADR3 => inst_cortexm0_u_logic_Bpdwx4,
      ADR1 => inst_cortexm0_u_logic_Yp7wx4,
      ADR2 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      O => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637
    );
  inst_cortexm0_u_logic_Sog3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sog3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Sog3z4_IN,
      O => inst_cortexm0_u_logic_Sog3z4_26182,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ia0wx41_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"EFFFCFFFEEFFCCFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => N845_0,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_23_0,
      O => N1048
    );
  inst_cortexm0_u_logic_Mxor_Oaawx4_B19wx4_XOR_73_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"FFFFCE0A000031F5"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR4 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR3 => inst_cortexm0_u_logic_Y29wx4,
      ADR0 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR2 => inst_cortexm0_u_logic_Nn0wx4,
      O => inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4136 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"00CCAAEEF0FCFAFE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ciawx4_B19wx4_XOR_78_o,
      ADR5 => inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o,
      ADR1 => inst_cortexm0_u_logic_Ra1wx4,
      ADR2 => inst_cortexm0_u_logic_U11wx4,
      ADR4 => inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o,
      ADR0 => inst_cortexm0_u_logic_Wo0wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4135_28768
    );
  inst_cortexm0_u_logic_Nn0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"0FFFFFFF8FFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_G123z4_27065,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_SF1101,
      ADR2 => inst_cortexm0_u_logic_Nn0wx45_27066,
      ADR4 => inst_cortexm0_u_logic_Nn0wx42_27067,
      ADR3 => inst_cortexm0_u_logic_Nn0wx48_27068,
      O => N550
    );
  inst_cortexm0_u_logic_G123z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G123z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_G123z4_IN,
      O => inst_cortexm0_u_logic_G123z4_27065,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nn0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"0000C00000004000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yj43z4_25966,
      ADR3 => inst_cortexm0_u_logic_Nn0wx43_27062,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR1 => inst_cortexm0_u_logic_Nn0wx47_27063,
      ADR2 => inst_cortexm0_u_logic_Nn0wx41_27064,
      ADR4 => N550,
      O => inst_cortexm0_u_logic_Nn0wx4
    );
  inst_cortexm0_u_logic_K5zvx463_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"FFFFFFFFFAFFF0FF"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Whh2z4,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_Idk2z4_25976,
      ADR0 => inst_cortexm0_u_logic_Ymawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => N486
    );
  inst_cortexm0_u_logic_Wo0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"0000AA0A00002202"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ht53z4_28492,
      ADR2 => inst_cortexm0_u_logic_Yj43z4_25966,
      ADR0 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Wo0wx43_26817
    );
  inst_cortexm0_u_logic_Wo0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"DDDD00DDDDDD00DD"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Ht53z4_28492,
      ADR0 => inst_cortexm0_u_logic_Yj43z4_25966,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Wo0wx44_29287
    );
  inst_cortexm0_u_logic_Yj43z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yj43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yj43z4_IN,
      O => inst_cortexm0_u_logic_Yj43z4_25966,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wo0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"0F0000003F3F0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_M0i3z4_28493,
      ADR5 => inst_cortexm0_u_logic_Tvh3z4_26321,
      ADR3 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR1 => inst_cortexm0_u_logic_Ue9wx4,
      ADR4 => inst_cortexm0_u_logic_Wo0wx44_29287,
      O => inst_cortexm0_u_logic_Wo0wx45_26818
    );
  N796_N796_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N797,
      O => N797_0
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"CCCCCCCC8888888C"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR1 => N464,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061,
      O => N796
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"FF00AE00FF00BF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059,
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR3 => N464,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061,
      O => N795
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"F8F80808F8F80808"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR4 => inst_cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3656_o,
      ADR1 => N60_0,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => N464
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"F8000800"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR4 => inst_cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3656_o,
      ADR1 => N60_0,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => N797
    );
  inst_cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3656_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"00F3AAFB0033AABB"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR4 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Dw7wx4,
      ADR5 => inst_cortexm0_u_logic_Pkwwx4,
      ADR2 => inst_cortexm0_u_logic_Vy7wx4,
      O => inst_cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3656_o
    );
  inst_cortexm0_u_logic_Nn0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"FF5500FFFF5500FF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Tvh3z4_26321,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Nn0wx44_29289
    );
  inst_cortexm0_u_logic_Tvh3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tvh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tvh3z4_IN,
      O => inst_cortexm0_u_logic_Tvh3z4_26321,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nn0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"FFFFFFF3FFFF0F5F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR1 => inst_cortexm0_u_logic_Q273z4_27683,
      ADR0 => inst_cortexm0_u_logic_Pa33z4_27684,
      ADR4 => inst_cortexm0_u_logic_Nn0wx44_29289,
      O => inst_cortexm0_u_logic_Nn0wx45_27066
    );
  inst_cortexm0_u_logic_Ia0wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => X"DFCFDFCFFFFFDFCF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_Yw0wx4,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => N1215,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_18_0,
      ADR2 => inst_cortexm0_u_logic_Mx0wx4_26047,
      O => N1038
    );
  inst_cortexm0_u_logic_Z203z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z203z4_CLK,
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => inst_cortexm0_u_logic_Z203z4_27670,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Iv0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => X"FFC0FFC0FFC0FFC4"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U2ewx4,
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => N1038,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Iv0wx4_25612
    );
  inst_cortexm0_u_logic_Mx0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => X"FCFCFCFCFCFC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR2 => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607,
      ADR4 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      O => N6
    );
  inst_cortexm0_u_logic_Mx0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => X"DDD00000DDD00000"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      ADR1 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o,
      ADR0 => inst_cortexm0_u_logic_W6iwx4,
      ADR2 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR4 => N6,
      O => inst_cortexm0_u_logic_Mx0wx4_26047
    );
  inst_cortexm0_u_logic_Mhhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"C400C4F5F500F5F5"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Vvx2z4_27584,
      ADR0 => inst_cortexm0_u_logic_Roh2z4_28_0,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_G6pvx4,
      ADR2 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_30_0,
      O => N613
    );
  inst_cortexm0_u_logic_Bspvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"FFFFFDCD0D0D0D0D"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_W6iwx4,
      ADR4 => inst_cortexm0_u_logic_Bspvx461,
      ADR0 => N427,
      ADR1 => inst_cortexm0_u_logic_Bspvx41_28259,
      ADR3 => N428,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      O => inst_cortexm0_u_logic_Bspvx43_29280
    );
  inst_cortexm0_u_logic_Vvx2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vvx2z4_CLK,
      I => inst_cortexm0_u_logic_Mhhvx4_15699,
      O => inst_cortexm0_u_logic_Vvx2z4_27584,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mhhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"BABBBABABFBBBFBF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => N612,
      ADR0 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR1 => N613,
      ADR4 => inst_cortexm0_u_logic_Bspvx43_29280,
      ADR3 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Mhhvx4_15699
    );
  inst_AHB_bridge_inst_ahbmst_r_active_2_inst_AHB_bridge_inst_ahbmst_r_active_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_AHB_bridge_inst_ahbmst_r_active_1_pack_11,
      O => inst_AHB_bridge_inst_ahbmst_r_active(1)
    );
  inst_AHB_bridge_inst_ahbmst_Mmux_comb_htrans11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"5050505050505050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => inst_AHB_bridge_inst_ahbmst_r_active(2),
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      ADR5 => '1',
      O => ahbmo_htrans_1_OBUF_27612
    );
  inst_AHB_bridge_inst_ahbmst_Mmux_comb_v_grant11 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"FFCC00CC"
    )
    port map (
      ADR3 => ahbmi_hready_IBUF_0,
      ADR1 => inst_AHB_bridge_inst_ahbmst_r_active(1),
      ADR4 => ahbmi_hgrant_0_IBUF_0,
      ADR0 => '1',
      ADR2 => '1',
      O => inst_AHB_bridge_inst_ahbmst_comb_v_grant
    );
  inst_AHB_bridge_inst_ahbmst_r_active_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_1_CLK,
      I => inst_AHB_bridge_inst_ahbmst_comb_v_grant,
      O => inst_AHB_bridge_inst_ahbmst_r_active_1_pack_11,
      RST => GND,
      SET => GND
    );
  inst_AHB_bridge_inst_ahbmst_r_active_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_2_CLK,
      I => inst_AHB_bridge_inst_ahbmst_comb_v_retry,
      O => inst_AHB_bridge_inst_ahbmst_r_active(2),
      RST => GND,
      SET => GND
    );
  inst_AHB_bridge_inst_ahbmst_Mmux_comb_v_retry11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"0000772200005500"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_hreset_n_inv,
      ADR0 => inst_AHB_bridge_inst_ahbmst_r_active(0),
      ADR3 => inst_AHB_bridge_inst_ahbmst_r_active(2),
      ADR1 => ahbmi_hready_IBUF_0,
      ADR5 => ahbmi_hresp_1_IBUF_0,
      O => inst_AHB_bridge_inst_ahbmst_comb_v_retry
    );
  inst_AHB_bridge_inst_ahbmst_r_active_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_0_CLK,
      I => inst_AHB_bridge_inst_ahbmst_comb_v_active,
      O => inst_AHB_bridge_inst_ahbmst_r_active(0),
      RST => GND,
      SET => GND
    );
  inst_AHB_bridge_inst_ahbmst_Mmux_comb_v_active11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"1310030003000300"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_hreset_n_inv,
      ADR2 => ahbmi_hready_IBUF_0,
      ADR4 => inst_AHB_bridge_inst_ahbmst_r_active(1),
      ADR3 => inst_AHB_bridge_inst_ahbmst_r_active(0),
      ADR0 => inst_AHB_bridge_inst_ahbmst_r_active(2),
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      O => inst_AHB_bridge_inst_ahbmst_comb_v_active
    );
  inst_cortexm0_u_logic_Rtpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"FDFCFDFCCFCFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Kt23z4_25582,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Ll63z4_28503,
      O => inst_cortexm0_u_logic_Rtpvx44_28657
    );
  inst_cortexm0_u_logic_Nf03z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nf03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nf03z4_IN,
      O => inst_cortexm0_u_logic_Nf03z4_26854,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"F0F05050FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ql23z4_25659,
      ADR5 => inst_cortexm0_u_logic_Nf03z4_26854,
      ADR2 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      O => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o3_28763
    );
  inst_cortexm0_u_logic_Vhk2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vhk2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vhk2z4_IN,
      O => inst_cortexm0_u_logic_Vhk2z4_26196,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Izpvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"30F030F033FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Rek2z4_26098,
      ADR5 => inst_cortexm0_u_logic_Vhk2z4_26196,
      ADR1 => inst_cortexm0_u_logic_C51xx4,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Izpvx41
    );
  inst_cortexm0_u_logic_R5zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"FFFDFFFCF7F5F3F0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Roh2z4_30_0,
      ADR3 => N1207,
      ADR5 => N1208_0,
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_32_0,
      ADR2 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N766
    );
  inst_cortexm0_u_logic_J0l2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J0l2z4_CLK,
      I => inst_cortexm0_u_logic_Wthvx4_16003,
      O => inst_cortexm0_u_logic_J0l2z4_27576,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wthvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"FFFFCFEF0000C040"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_W6iwx4,
      ADR2 => N38,
      ADR5 => N766,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      ADR1 => N767,
      ADR4 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Wthvx4_16003
    );
  inst_cortexm0_u_logic_R5zvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"0000AAAA0033AABB"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR3 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => N966
    );
  inst_cortexm0_u_logic_R5zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"FFFFF5A0FFFFFDEC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_J0l2z4_27576,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_30_0,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR5 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR2 => N966,
      O => N767
    );
  inst_cortexm0_u_logic_Koj2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Koj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Koj2z4_IN,
      O => inst_cortexm0_u_logic_Koj2z4_26012,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N3ywx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => X"000FF0FF53535353"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Xti2z4_26279,
      ADR3 => inst_cortexm0_u_logic_Ll73z4_26280,
      ADR4 => inst_cortexm0_u_logic_Cc63z4_26281,
      ADR0 => inst_cortexm0_u_logic_Koj2z4_26012,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1130
    );
  inst_cortexm0_u_logic_Fio2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fio2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fio2z4_IN,
      O => inst_cortexm0_u_logic_Fio2z4_25752,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fxu2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y137",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fxu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fxu2z4_IN,
      O => inst_cortexm0_u_logic_Fxu2z4_26099,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O7zvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y137",
      INIT => X"FFDCFFFFFFDFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Gto2z4_26008,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Fxu2z4_26099,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_O7zvx44_27423
    );
  inst_cortexm0_u_logic_Glj2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Glj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Glj2z4_IN,
      O => inst_cortexm0_u_logic_Glj2z4_25783,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nd3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => X"C040F050CC44FF55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Cc63z4_26281,
      ADR4 => inst_cortexm0_u_logic_Lpu2z4_26129,
      ADR3 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR5 => inst_cortexm0_u_logic_Glj2z4_25783,
      ADR1 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => inst_cortexm0_u_logic_Nd3wx47_27519
    );
  inst_cortexm0_u_logic_Uhzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"AFAFFBFFAAAFABAF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hlzvx4,
      ADR4 => inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o,
      ADR5 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      O => N333
    );
  inst_cortexm0_u_logic_Yjzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"FF77FF55FFF7FFF5"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Xd8wx4,
      ADR1 => inst_cortexm0_u_logic_Djzvx4,
      ADR3 => N333,
      ADR0 => N34_0,
      ADR2 => inst_cortexm0_u_logic_W6iwx4,
      ADR5 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      O => N584
    );
  inst_cortexm0_u_logic_Gf53z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gf53z4_CLK,
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => inst_cortexm0_u_logic_Gf53z4_28457,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Uhzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"FFFFFFFFFF44FF4F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pri3z4_27_0,
      ADR0 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => N584,
      ADR2 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR4 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Uhzvx4_25737
    );
  inst_cortexm0_u_logic_Aez2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aez2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Aez2z4_IN,
      O => inst_cortexm0_u_logic_Aez2z4_25600,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Izpvx47_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => X"F00C000C000C000C"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Kjk2z4_25946,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => inst_cortexm0_u_logic_Aez2z4_25600,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1229
    );
  inst_cortexm0_u_logic_An73z4_inst_cortexm0_u_logic_An73z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Nd3wx44_16048,
      O => inst_cortexm0_u_logic_Nd3wx44_0
    );
  inst_cortexm0_u_logic_An73z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_An73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_An73z4_IN,
      O => inst_cortexm0_u_logic_An73z4_28534,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gm1wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"5050505050505050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Aud3z4_25683,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Gm1wx49_27209
    );
  inst_cortexm0_u_logic_Nd3wx44 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"00033033"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_T253z4_27851,
      ADR3 => inst_cortexm0_u_logic_Xti2z4_26279,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_Nd3wx44_16048
    );
  inst_cortexm0_u_logic_K5zvx461 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"03330FFF2020A0A0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Idk2z4_25976,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Ymawx4,
      ADR5 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o,
      ADR2 => inst_cortexm0_u_logic_Whh2z4,
      ADR0 => inst_cortexm0_u_logic_Tkzvx4,
      O => inst_cortexm0_u_logic_K5zvx461_26815
    );
  inst_cortexm0_u_logic_Mmux_Whh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"57570057A8A8FFA8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR2 => inst_cortexm0_u_logic_H1cwx4,
      ADR1 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_Izpvx4,
      O => inst_cortexm0_u_logic_Whh2z4
    );
  inst_cortexm0_u_logic_Izpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"FF00FF0010000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aru2z4_25781,
      ADR1 => inst_cortexm0_u_logic_An73z4_28534,
      ADR2 => inst_cortexm0_u_logic_Izpvx41,
      ADR4 => inst_cortexm0_u_logic_Izpvx410,
      ADR3 => inst_cortexm0_u_logic_Izpvx45_28602,
      ADR5 => inst_cortexm0_u_logic_Izpvx48_29290,
      O => inst_cortexm0_u_logic_Izpvx4
    );
  inst_cortexm0_u_logic_Rek2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rek2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rek2z4_IN,
      O => inst_cortexm0_u_logic_Rek2z4_26098,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Izpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"0000440044004400"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR1 => inst_cortexm0_u_logic_Izpvx44,
      ADR5 => inst_cortexm0_u_logic_Rek2z4_26098,
      ADR0 => N1231,
      ADR3 => inst_cortexm0_u_logic_Izpvx46,
      O => inst_cortexm0_u_logic_Izpvx48_29290
    );
  inst_cortexm0_u_logic_Kjk2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kjk2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kjk2z4_IN,
      O => inst_cortexm0_u_logic_Kjk2z4_25946,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F8wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"555500FF33330F0F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Zkk2z4_26350,
      ADR0 => inst_cortexm0_u_logic_Rd63z4_25585,
      ADR1 => inst_cortexm0_u_logic_An73z4_28534,
      ADR3 => inst_cortexm0_u_logic_Kjk2z4_25946,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1155
    );
  inst_cortexm0_u_logic_Oytvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Jpa3z4_25868,
      ADR5 => inst_cortexm0_u_logic_C4b3z4_28105,
      ADR2 => inst_cortexm0_u_logic_O0o2z4_27890,
      ADR1 => inst_cortexm0_u_logic_She3z4_27767,
      ADR0 => inst_cortexm0_u_logic_Zva3z4_25860,
      ADR4 => inst_cortexm0_u_logic_S3i3z4_28133,
      O => inst_cortexm0_u_logic_Oytvx43_28671
    );
  inst_cortexm0_u_logic_She3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_She3z4_CLK,
      I => inst_cortexm0_u_logic_Fqmvx4,
      O => inst_cortexm0_u_logic_She3z4_27767,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"F7F3F5F077335500"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_11_0,
      ADR5 => inst_cortexm0_u_logic_X7tvx4,
      ADR1 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_She3z4_27767,
      ADR0 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_Bge3z4_26661,
      O => inst_cortexm0_u_logic_Fqmvx4
    );
  inst_cortexm0_u_logic_Jpa3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jpa3z4_CLK,
      I => inst_cortexm0_u_logic_Bomvx4,
      O => inst_cortexm0_u_logic_Jpa3z4_25868,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"CF0FCC00EFAFEEAA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR3 => inst_cortexm0_u_logic_Iwh2z4_19_0,
      ADR2 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_Jpa3z4_25868,
      ADR5 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR0 => inst_cortexm0_u_logic_L8m2z4_25869,
      O => inst_cortexm0_u_logic_Bomvx4
    );
  inst_cortexm0_u_logic_Zva3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zva3z4_CLK,
      I => inst_cortexm0_u_logic_Mqmvx4,
      O => inst_cortexm0_u_logic_Zva3z4_25860,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"D5FFD5D5C0FFC0C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_10_0,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_Zva3z4_25860,
      ADR3 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR4 => inst_cortexm0_u_logic_C9a3z4_27771,
      O => inst_cortexm0_u_logic_Mqmvx4
    );
  inst_cortexm0_u_logic_Z4wwx4_inst_cortexm0_u_logic_Z4wwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N76,
      O => N76_0
    );
  inst_cortexm0_u_logic_Z4wwx4_inst_cortexm0_u_logic_Z4wwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o,
      O => inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o_0
    );
  inst_cortexm0_u_logic_Z4wwx4_inst_cortexm0_u_logic_Z4wwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o_pack_6,
      O => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o
    );
  inst_cortexm0_u_logic_Z4wwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"0008000000080000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR3 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Z4wwx4
    );
  inst_cortexm0_u_logic_Rbmvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"FFFFAFAF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => '1',
      O => N76
    );
  inst_cortexm0_u_logic_X3pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"FFFFEFFFFFFFEFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR3 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_X3pwx4
    );
  inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"00800800"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR3 => inst_cortexm0_u_logic_Lz93z4_26951,
      O => inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o
    );
  inst_cortexm0_u_logic_Ecowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"FF0CFFFFFF0CFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_X3pwx4,
      ADR1 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ecowx4
    );
  inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"A2A20000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Z4wwx4,
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      O => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o_pack_6
    );
  inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"0007000007070000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_G6owx4,
      ADR0 => inst_cortexm0_u_logic_Xyn2z4_27889,
      ADR4 => inst_cortexm0_u_logic_Ecowx4,
      ADR3 => inst_cortexm0_u_logic_I7owx4,
      ADR5 => inst_cortexm0_u_logic_O0o2z4_27890,
      ADR2 => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o,
      O => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o2_27841
    );
  N1074_N1074_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kzqvx4,
      O => inst_cortexm0_u_logic_Kzqvx4_0
    );
  inst_cortexm0_u_logic_Kzqvx43 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y98"
    )
    port map (
      IA => N1695,
      IB => N1696,
      O => inst_cortexm0_u_logic_Kzqvx4,
      SEL => inst_cortexm0_u_logic_Kzqvx42_26371
    );
  inst_cortexm0_u_logic_Kzqvx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"0533053305330533"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR2 => inst_cortexm0_u_logic_Ozywx4,
      ADR0 => N1395,
      ADR1 => N1074,
      O => N1695
    );
  inst_cortexm0_u_logic_Kzqvx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"0202525207075757"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ozywx4,
      ADR2 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR4 => N1397,
      ADR5 => N1393,
      ADR1 => N1394,
      O => N1696
    );
  inst_cortexm0_u_logic_E5owx44_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR5 => inst_cortexm0_u_logic_S4pwx4,
      ADR0 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR2 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1074
    );
  inst_cortexm0_u_logic_E5owx44_SW8_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FFFFFFFFFF20FFF0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR3 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR0 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1394
    );
  inst_cortexm0_u_logic_C4b3z4_inst_cortexm0_u_logic_C4b3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o_pack_6,
      O => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o
    );
  inst_cortexm0_u_logic_C4b3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C4b3z4_CLK,
      I => inst_cortexm0_u_logic_Xsmvx4,
      O => inst_cortexm0_u_logic_C4b3z4_28105,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"DFDD5F55CFCC0F00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Iwh2z4_1_0,
      ADR4 => inst_cortexm0_u_logic_X7tvx4,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_C4b3z4_28105,
      ADR2 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_Qfa3z4_26000,
      O => inst_cortexm0_u_logic_Xsmvx4
    );
  inst_cortexm0_u_logic_X7tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"00B0B0B000B0B0B0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR2 => inst_cortexm0_u_logic_Tna3z4_26169,
      ADR0 => inst_cortexm0_u_logic_F2o2z4_26445,
      ADR1 => inst_cortexm0_u_logic_Oytvx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_X7tvx4
    );
  inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"FFBFBFBF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR2 => inst_cortexm0_u_logic_Tna3z4_26169,
      ADR0 => inst_cortexm0_u_logic_F2o2z4_26445,
      ADR1 => inst_cortexm0_u_logic_Oytvx4,
      O => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o_pack_6
    );
  inst_cortexm0_u_logic_Ddi3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ddi3z4_CLK,
      I => inst_cortexm0_u_logic_Gnmvx4,
      O => inst_cortexm0_u_logic_Ddi3z4_27824,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"F555F000FDDDFCCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_X7tvx4,
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_22_0,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_Ddi3z4_27824,
      ADR5 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR1 => inst_cortexm0_u_logic_Cma3z4_25596,
      O => inst_cortexm0_u_logic_Gnmvx4
    );
  inst_cortexm0_u_logic_Oytvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"C000C00000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Oytvx41_28669,
      ADR3 => inst_cortexm0_u_logic_Oytvx42_28670,
      ADR1 => inst_cortexm0_u_logic_Oytvx43_28671,
      ADR5 => inst_cortexm0_u_logic_Oytvx44_28672,
      O => inst_cortexm0_u_logic_Oytvx4
    );
  inst_cortexm0_u_logic_X2j2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y138",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X2j2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X2j2z4_IN,
      O => inst_cortexm0_u_logic_X2j2z4_28316,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gjt2z4_inst_cortexm0_u_logic_Gjt2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1128,
      O => N1128_0
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y104"
    )
    port map (
      IA => N1425,
      IB => N1426,
      O => N1128,
      SEL => inst_cortexm0_u_logic_O3pvx42_27356
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Bspvx461,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      O => N1425
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => X"FFFFFFFFFFECA0A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR1 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o5_28307,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_28308,
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o2_28309,
      ADR0 => inst_cortexm0_u_logic_Bspvx461,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      O => N1426
    );
  inst_cortexm0_u_logic_Gjt2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gjt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gjt2z4_IN,
      O => inst_cortexm0_u_logic_Gjt2z4_25899,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bspvx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => X"202A0000A0AA0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_X77wx4,
      ADR5 => inst_cortexm0_u_logic_Dp7wx4,
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR1 => inst_cortexm0_u_logic_Yp7wx4,
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      O => inst_cortexm0_u_logic_Bspvx461
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y96",
      INIT => X"0007030700777777"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_A6tvx4,
      ADR1 => inst_cortexm0_u_logic_V3o2z4_28338,
      ADR5 => inst_cortexm0_u_logic_H6tvx4,
      ADR2 => inst_cortexm0_u_logic_Gdo2z4_27775,
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR3 => ahbmi_hrdata_8_IBUF_0,
      O => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o1_28579
    );
  inst_cortexm0_u_logic_Xti2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y139",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xti2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Xti2z4_IN,
      O => inst_cortexm0_u_logic_Xti2z4_26279,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"0000110011001100"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Bge3z4_26661,
      ADR4 => inst_cortexm0_u_logic_Lee3z4_26662,
      ADR5 => inst_cortexm0_u_logic_F9owx4,
      ADR0 => inst_cortexm0_u_logic_B7owx4,
      ADR3 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o1,
      O => N1449
    );
  inst_cortexm0_u_logic_Bge3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bge3z4_CLK,
      I => HWDATA(11),
      O => inst_cortexm0_u_logic_Bge3z4_26661,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_11_11 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"0000FF0000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Wq5wx4,
      ADR5 => inst_cortexm0_u_logic_Gm1wx4,
      ADR4 => inst_cortexm0_u_logic_R40wx4,
      O => HWDATA(11)
    );
  inst_cortexm0_u_logic_Qfzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"EEE0EEE00000EEA0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR0 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o,
      ADR2 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      ADR5 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      O => inst_cortexm0_u_logic_Qfzvx43_28409
    );
  inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"FFFFFFFF153F0000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_She3z4_27767,
      ADR3 => inst_cortexm0_u_logic_Ble3z4_27768,
      ADR0 => inst_cortexm0_u_logic_M9owx4,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR4 => N1449,
      ADR5 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o4,
      O => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o
    );
  N8_N8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_K22wx41_16329,
      O => inst_cortexm0_u_logic_K22wx41_0
    );
  inst_cortexm0_u_logic_I21wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"FFAA3322FFAA3322"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      ADR3 => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o,
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      ADR5 => '1',
      O => N8
    );
  inst_cortexm0_u_logic_K22wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"FF000F00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o,
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      O => inst_cortexm0_u_logic_K22wx41_16329
    );
  inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"33FF30F030F030F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o5_26452,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR2 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o3_26449,
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o4_26450,
      ADR3 => inst_cortexm0_u_logic_B28wx4,
      O => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o
    );
  inst_cortexm0_u_logic_Q7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"70F877FF70F80088"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR5 => inst_cortexm0_u_logic_D7wwx4_K7wwx4_AND_4254_o,
      ADR2 => inst_cortexm0_u_logic_Dfowx4,
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_Q7ewx4
    );
  inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"44CC040C44CC040C"
    )
    port map (
      ADR5 => '1',
      ADR0 => ahbmi_hrdata_0_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      ADR1 => inst_cortexm0_u_logic_Ecowx4,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR4 => inst_cortexm0_u_logic_Q7ewx4,
      O => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o
    );
  inst_cortexm0_u_logic_Xeo2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xeo2z4_CLK,
      I => inst_cortexm0_u_logic_Womvx4,
      O => inst_cortexm0_u_logic_Xeo2z4_28131,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Womvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"BFBB3F33AFAA0F00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Iwh2z4_16_0,
      ADR4 => inst_cortexm0_u_logic_X7tvx4,
      ADR1 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_Xeo2z4_28131,
      ADR2 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_Gdo2z4_27775,
      O => inst_cortexm0_u_logic_Womvx4
    );
  inst_cortexm0_u_logic_E5owx44_SW9_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR1 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1395
    );
  inst_cortexm0_u_logic_O3pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"F3F3A2A2F300A200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_W6iwx4,
      ADR3 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR0 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      ADR5 => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      O => inst_cortexm0_u_logic_O3pvx42_27356
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"F222FAAAF000F000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR4 => inst_cortexm0_u_logic_U18wx4,
      ADR3 => inst_cortexm0_u_logic_Bspvx461,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR5 => inst_cortexm0_u_logic_O3pvx42_27356,
      O => N1127
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"0000000100010001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Z4wwx4,
      ADR1 => inst_cortexm0_u_logic_Gdo2z4_27775,
      ADR2 => inst_cortexm0_u_logic_A6tvx4,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR5 => inst_cortexm0_u_logic_Xeo2z4_28131,
      O => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o5_28307
    );
  inst_cortexm0_u_logic_G7x2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G7x2z4_CLK,
      I => inst_cortexm0_u_logic_Bmhvx4_16345,
      O => inst_cortexm0_u_logic_G7x2z4_27759,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bmhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"FFDDFFCCFFF5FFF0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Roh2z4_2_0,
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => N375,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR2 => N643,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Bmhvx4_16345
    );
  inst_cortexm0_u_logic_Zu43z4_inst_cortexm0_u_logic_Zu43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_16567,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_0
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y112"
    )
    port map (
      IA => N1687,
      IB => N1688,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_16567,
      SEL => inst_cortexm0_u_logic_Svk2z4_25875
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => X"F1F1FCFCF1F1FFFF"
    )
    port map (
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Gt93z4_28271,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_I463z4_28306,
      O => N1687
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => X"FFFFFFFFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_Zu43z4_26135,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => N1688
    );
  inst_cortexm0_u_logic_Zu43z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zu43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zu43z4_IN,
      O => inst_cortexm0_u_logic_Zu43z4_26135,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => X"FBFBFFFFBFFFBFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_H903z4_28269,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Zu43z4_26135,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o1_27300
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1125,
      O => N1125_0
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o,
      O => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y105"
    )
    port map (
      IA => N1423,
      IB => N1424,
      O => N1125,
      SEL => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o2_28312
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FFF50F0500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR3 => N58,
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR4 => inst_cortexm0_u_logic_Iwdwx4,
      ADR5 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o1_28310,
      O => N1423
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FFEEFEEEFFAAFAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR2 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o5_28307,
      ADR5 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_28308,
      ADR0 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o2_28309,
      ADR1 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o1_28310,
      O => N1424
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => inst_cortexm0_u_logic_U18wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_28308
    );
  inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o6 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"CF00FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o5_29301,
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3586_o,
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => '1',
      O => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o
    );
  inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FF550000FF553010"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tkdwx4,
      ADR2 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o4_28784,
      ADR5 => inst_cortexm0_u_logic_A6tvx4,
      ADR1 => N1173,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR0 => inst_cortexm0_u_logic_Bzowx4,
      O => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o5_29301
    );
  inst_cortexm0_u_logic_Mydwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nrvwx4,
      ADR0 => inst_cortexm0_u_logic_Hmqwx4,
      ADR1 => inst_cortexm0_u_logic_Ey9wx4,
      ADR4 => inst_cortexm0_u_logic_Xcuwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Mydwx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"FF77FFFFFF3FFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR1 => inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o,
      ADR4 => inst_cortexm0_u_logic_Mydwx4,
      ADR2 => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o,
      ADR0 => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o,
      ADR3 => inst_cortexm0_u_logic_Tq7wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4119_29304
    );
  inst_cortexm0_u_logic_Bwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"3030303000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR2 => inst_cortexm0_u_logic_Bpdwx4,
      ADR5 => inst_cortexm0_u_logic_Cbvwx4,
      O => inst_cortexm0_u_logic_Bwdwx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"ECFFEEEEA000AAAA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Dp7wx4,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR1 => inst_cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3656_o,
      ADR3 => inst_cortexm0_u_logic_Mq7wx4,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4119_29304,
      ADR4 => inst_cortexm0_u_logic_Bwdwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4120_28441
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"00000000105030F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Xeo2z4_28131,
      ADR5 => inst_cortexm0_u_logic_Z4wwx4,
      ADR3 => inst_cortexm0_u_logic_Japwx4,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR2 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o1_28579,
      ADR4 => inst_cortexm0_u_logic_U18wx4,
      O => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o2_28309
    );
  inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"DFD58F85DAD08A80"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Icxwx4,
      ADR1 => inst_cortexm0_u_logic_Dmvwx4,
      ADR4 => inst_cortexm0_u_logic_D9uwx4,
      ADR3 => inst_cortexm0_u_logic_G4qwx4_0,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o
    );
  inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"F5DDF588A0DDA088"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Nrvwx4,
      ADR5 => inst_cortexm0_u_logic_Xcuwx4,
      ADR4 => inst_cortexm0_u_logic_Bjxwx4,
      ADR1 => inst_cortexm0_u_logic_H1qwx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o
    );
  inst_cortexm0_u_logic_Mmux_U18wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"10BF303F237303F3"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Tzxwx4,
      ADR0 => inst_cortexm0_u_logic_M6ywx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o,
      ADR3 => inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o,
      O => inst_cortexm0_u_logic_U18wx4
    );
  inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"FFFFEAC0EAC0EAC0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR2 => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o41,
      ADR1 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR4 => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o1_26532,
      ADR3 => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o2_26539,
      ADR0 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      O => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o3_26540
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"FFFFAAEA0000AA2A"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR2 => inst_cortexm0_u_logic_Qjuwx4,
      ADR0 => N878,
      ADR5 => N879,
      ADR4 => inst_cortexm0_u_logic_Tuvwx4,
      ADR3 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o101
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"FFCCFFEC00CC004C"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR5 => N773,
      ADR1 => N772,
      ADR0 => inst_cortexm0_u_logic_Qjuwx4,
      ADR3 => inst_cortexm0_u_logic_Tuvwx4,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o
    );
  inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"CCD8CCDDCCD8CC88"
    )
    port map (
      ADR1 => N801,
      ADR5 => N799_0,
      ADR2 => N800_0,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o71,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o101,
      ADR4 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      O => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o1
    );
  inst_cortexm0_u_logic_Bh0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"C8000000C8C80000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR5 => inst_cortexm0_u_logic_W6iwx4,
      ADR4 => N623,
      ADR3 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR1 => N10,
      ADR2 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      O => N310
    );
  inst_cortexm0_u_logic_Tj0wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"F0F0FFF00C00FCF0"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR5 => inst_cortexm0_u_logic_M9awx4_B19wx4_XOR_72_o,
      ADR4 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Fj0wx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      O => N623
    );
  inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"EF2FEF2FEF2FEF2F"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o,
      ADR1 => inst_cortexm0_u_logic_Oldwx4,
      ADR3 => inst_cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4273_o,
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o1_29302
    );
  inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"3F2A00002A2A0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o1_29302,
      ADR3 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o7,
      ADR5 => N1439,
      ADR2 => ahbmi_hrdata_28_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o4,
      O => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o
    );
  inst_cortexm0_u_logic_S6ovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o,
      ADR4 => inst_cortexm0_u_logic_V2qvx4,
      ADR0 => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o,
      ADR2 => HADDR(29),
      ADR3 => inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o,
      O => N1030
    );
  inst_cortexm0_u_logic_K3l2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K3l2z4_CLK,
      I => inst_cortexm0_u_logic_F4nvx4,
      O => inst_cortexm0_u_logic_K3l2z4_26225,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_F4nvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"0C0C0000550C5500"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR1 => inst_cortexm0_u_logic_Vssvx4,
      ADR0 => inst_cortexm0_u_logic_L0mwx4_S0mwx4_AND_3078_o,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => inst_cortexm0_u_logic_htrans_o_1_2,
      ADR5 => N1030,
      O => inst_cortexm0_u_logic_F4nvx4
    );
  inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"0000707770777077"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Q8zvx4,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_n16534_28_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_31_0,
      O => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o
    );
  inst_cortexm0_u_logic_Rhi2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rhi2z4_CLK,
      I => inst_cortexm0_u_logic_Velvx4_16604,
      O => inst_cortexm0_u_logic_Rhi2z4_26942,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Velvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"CFCFFFCFC0C0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => N142,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Rhi2z4_26942,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o,
      O => inst_cortexm0_u_logic_Velvx4_16604
    );
  inst_cortexm0_u_logic_Locvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"000A0F0A0C0A0C0A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Q7j2z4_26585,
      ADR1 => inst_cortexm0_u_logic_Lgi3z4_28289,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_Nozvx44_28514,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR2 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Locvx4
    );
  inst_cortexm0_u_logic_Rnovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"0777000007770777"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nozvx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_26_0,
      ADR0 => inst_cortexm0_u_logic_n16534_23_0,
      O => inst_cortexm0_u_logic_Rnovx4
    );
  inst_cortexm0_u_logic_Lgi3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lgi3z4_CLK,
      I => inst_cortexm0_u_logic_C1lvx4,
      O => inst_cortexm0_u_logic_Lgi3z4_28289,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C1lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"0AFF0A0ACAFFCACA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Zpx2z4_27875,
      ADR5 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR0 => inst_cortexm0_u_logic_Lgi3z4_28289,
      ADR4 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR3 => inst_cortexm0_u_logic_Rnovx4,
      O => inst_cortexm0_u_logic_C1lvx4
    );
  inst_cortexm0_u_logic_Gt93z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gt93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gt93z4_IN,
      O => inst_cortexm0_u_logic_Gt93z4_28271,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"FFFF000055FF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR3 => inst_cortexm0_u_logic_Bpdwx4,
      ADR0 => inst_cortexm0_u_logic_Cbvwx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4117_28791
    );
  N1210_N1210_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1211,
      O => N1211_0
    );
  inst_cortexm0_u_logic_E9zvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"F0F0A0F5F0F0A0F5"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => '1',
      O => N1210
    );
  inst_cortexm0_u_logic_E9zvx4_SW4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"F0F0B1F5"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      O => N1211
    );
  inst_cortexm0_u_logic_Mxor_Ecawx4_B19wx4_XOR_74_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"FFFF8F8800007077"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_K9z2z4_27037,
      ADR4 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR2 => inst_cortexm0_u_logic_St0wx4,
      O => inst_cortexm0_u_logic_Ecawx4_B19wx4_XOR_74_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"4F444F44FFFF4F44"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o,
      ADR0 => inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o,
      ADR4 => inst_cortexm0_u_logic_Qs0wx4,
      ADR3 => inst_cortexm0_u_logic_P82wx4,
      ADR1 => inst_cortexm0_u_logic_Pg1wx4,
      ADR5 => inst_cortexm0_u_logic_Ecawx4_B19wx4_XOR_74_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4130_27034
    );
  inst_cortexm0_u_logic_St0wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"FCF0CC00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Y21xx4,
      ADR1 => inst_cortexm0_u_logic_Ixn2z4_26037,
      ADR2 => inst_cortexm0_u_logic_Tvn2z4_26038,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR5 => inst_cortexm0_u_logic_St0wx49_26039,
      O => N548
    );
  inst_cortexm0_u_logic_Ixn2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ixn2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ixn2z4_IN,
      O => inst_cortexm0_u_logic_Ixn2z4_26037,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_St0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"000080000000A000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wu53z4_26032,
      ADR0 => inst_cortexm0_u_logic_St0wx42_26033,
      ADR1 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR2 => inst_cortexm0_u_logic_St0wx41_26035,
      ADR3 => inst_cortexm0_u_logic_St0wx48_26036,
      ADR4 => N548,
      O => inst_cortexm0_u_logic_St0wx4
    );
  inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o1_inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Wzpvx41_16483,
      O => inst_cortexm0_u_logic_Wzpvx41_0
    );
  inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"FCFCA8A8FC00A000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR4 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR5 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      ADR2 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR1 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR0 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o1_26532
    );
  inst_cortexm0_u_logic_C00wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"FF00F00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o,
      ADR5 => inst_cortexm0_u_logic_J00wx42_28774,
      ADR2 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      ADR3 => N30,
      O => N415
    );
  inst_cortexm0_u_logic_Leuvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"FAFAFA00FAFAFA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR4 => inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_28668,
      ADR0 => inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667,
      ADR3 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR5 => '1',
      O => N30
    );
  inst_cortexm0_u_logic_Wzpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"EEEE0000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_28668,
      ADR0 => inst_cortexm0_u_logic_E4wwx4_L4wwx4_AND_4243_o_28667,
      ADR2 => '1',
      O => inst_cortexm0_u_logic_Wzpvx41_16483
    );
  inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"FA0AFF0FFA0AFF0F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => N58,
      ADR4 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR3 => inst_cortexm0_u_logic_Iwdwx4,
      O => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536
    );
  inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Bec3z4_25837,
      ADR2 => inst_cortexm0_u_logic_M5tvx4,
      ADR0 => inst_cortexm0_u_logic_H6tvx4,
      ADR3 => inst_cortexm0_u_logic_Gha3z4_25631,
      ADR5 => inst_cortexm0_u_logic_Japwx4,
      ADR1 => inst_cortexm0_u_logic_M2b3z4_28107,
      O => N1173
    );
  inst_cortexm0_u_logic_Aze3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aze3z4_CLK,
      I => inst_cortexm0_u_logic_Tqmvx4,
      O => inst_cortexm0_u_logic_Aze3z4_28120,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"DF5FDD55CF0FCC00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_X7tvx4,
      ADR1 => inst_cortexm0_u_logic_Iwh2z4_9_0,
      ADR2 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR5 => inst_cortexm0_u_logic_Aze3z4_28120,
      ADR4 => inst_cortexm0_u_logic_Kxe3z4_27825,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Tqmvx4
    );
  inst_cortexm0_u_logic_E5owx44_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y97",
      INIT => X"F000F000F0D0F0F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_E5owx43_0,
      ADR2 => inst_cortexm0_u_logic_Hzywx4,
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR5 => inst_cortexm0_u_logic_Ozywx4,
      O => N952
    );
  inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"FFFFFFFF75FFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Vssvx4,
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR5 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR3 => ahbmi_hrdata_10_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o1_27840
    );
  inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"4044000000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vssvx4,
      ADR5 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR4 => ahbmi_hrdata_5_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      O => N170
    );
  inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"1050135F33FF33FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_cortexm0_u_logic_Mbt2z4_29313,
      ADR4 => ahbmi_hrdata_26_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Vssvx4,
      ADR3 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR1 => inst_cortexm0_u_logic_Ts5wx4,
      O => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o4_28784
    );
  inst_cortexm0_u_logic_Mbt2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mbt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mbt2z4_IN,
      O => inst_cortexm0_u_logic_Mbt2z4_29313,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Vssvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"0000000500000005"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR4 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_Vssvx4
    );
  inst_cortexm0_u_logic_Mi13z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mi13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mi13z4_IN,
      O => inst_cortexm0_u_logic_Mi13z4_27478,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O0o2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_O0o2z4_CLK,
      I => inst_cortexm0_u_logic_Iomvx4,
      O => inst_cortexm0_u_logic_O0o2z4_27890,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Iomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => X"DFDD5F55CFCC0F00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_X7tvx4,
      ADR1 => inst_cortexm0_u_logic_Iwh2z4_18_0,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_O0o2z4_27890,
      ADR2 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_Xyn2z4_27889,
      O => inst_cortexm0_u_logic_Iomvx4
    );
  inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"0F00CFCCAFAAEFEE"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_I453z4_28717,
      ADR0 => inst_cortexm0_u_logic_Hc13z4_26853,
      ADR1 => inst_cortexm0_u_logic_Zu33z4_26131,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => N1302
    );
  inst_cortexm0_u_logic_Zu33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zu33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zu33z4_IN,
      O => inst_cortexm0_u_logic_Zu33z4_26131,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"00000F030000FF33"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR1 => inst_cortexm0_u_logic_Tiz2z4_26245,
      ADR2 => inst_cortexm0_u_logic_Rek2z4_26098,
      ADR5 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => N1302,
      O => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o2_28769
    );
  inst_cortexm0_u_logic_E9zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"FFBFFF8FFFBBFF88"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Roh2z4_29_0,
      ADR4 => N1210,
      ADR0 => N1211_0,
      ADR2 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_31_0,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N769
    );
  inst_cortexm0_u_logic_Omk2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Omk2z4_CLK,
      I => inst_cortexm0_u_logic_Tvhvx4_16698,
      O => inst_cortexm0_u_logic_Omk2z4_27620,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tvhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"FB08FB08FF00FB08"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR1 => N36,
      ADR3 => N769,
      ADR0 => N770,
      ADR5 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o,
      ADR2 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Tvhvx4_16698
    );
  inst_cortexm0_u_logic_E9zvx4_SW5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"0000AAAA000FAAAF"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR5 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_31_0,
      O => N968
    );
  inst_cortexm0_u_logic_E9zvx4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"FFFFF5A0FFFFFDEC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_29_0,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR5 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR2 => N968,
      O => N770
    );
  inst_cortexm0_u_logic_T243z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T243z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T243z4_IN,
      O => inst_cortexm0_u_logic_T243z4_25701,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ymo2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y133",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ymo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ymo2z4_IN,
      O => inst_cortexm0_u_logic_Ymo2z4_25721,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kt23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kt23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kt23z4_IN,
      O => inst_cortexm0_u_logic_Kt23z4_25582,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Oytvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"0000000100000001"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Ara3z4_27850,
      ADR4 => inst_cortexm0_u_logic_Xeo2z4_28131,
      ADR0 => inst_cortexm0_u_logic_W0b3z4_27190,
      ADR3 => inst_cortexm0_u_logic_M2b3z4_28107,
      ADR1 => inst_cortexm0_u_logic_Uei3z4_26222,
      O => inst_cortexm0_u_logic_Oytvx44_28672
    );
  inst_cortexm0_u_logic_Rbmvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"8000000000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_F2o2z4_26445,
      ADR1 => inst_cortexm0_u_logic_Tna3z4_26169,
      ADR2 => inst_cortexm0_u_logic_Oytvx41_28669,
      ADR3 => inst_cortexm0_u_logic_Oytvx42_28670,
      ADR0 => inst_cortexm0_u_logic_Oytvx43_28671,
      ADR5 => inst_cortexm0_u_logic_Oytvx44_28672,
      O => inst_cortexm0_u_logic_Rbmvx42
    );
  inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"FFFFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Tna3z4_26169,
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      O => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o
    );
  inst_cortexm0_u_logic_Uei3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uei3z4_CLK,
      I => inst_cortexm0_u_logic_Zmmvx4,
      O => inst_cortexm0_u_logic_Uei3z4_26222,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zmmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"BFBB3F33AFAA0F00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_X7tvx4,
      ADR0 => inst_cortexm0_u_logic_Iwh2z4_23_0,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_Uei3z4_26222,
      ADR5 => inst_cortexm0_u_logic_Jca3z4_25663,
      ADR2 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Zmmvx4
    );
  inst_cortexm0_u_logic_Cc63z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y135",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cc63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cc63z4_IN,
      O => inst_cortexm0_u_logic_Cc63z4_26281,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ll63z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ll63z4_CLK,
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => inst_cortexm0_u_logic_Ll63z4_28503,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"F7FFF7F5F3FFF3F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      ADR1 => N927,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_30_0,
      ADR0 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => N926,
      ADR2 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Fdzvx4
    );
  inst_cortexm0_u_logic_Wj63z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wj63z4_CLK,
      I => inst_cortexm0_u_logic_F6zvx4,
      O => inst_cortexm0_u_logic_Wj63z4_25931,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F6zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"FFFFAFAAFFFFEFEE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_W6iwx4,
      ADR5 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o,
      ADR4 => N478,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_31_0,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR0 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_F6zvx4
    );
  inst_cortexm0_u_logic_Rd63z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rd63z4_CLK,
      I => inst_cortexm0_u_logic_C3qvx4,
      O => inst_cortexm0_u_logic_Rd63z4_25585,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"FFFFFFFFCFDFCFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR2 => inst_cortexm0_u_logic_K5zvx46,
      ADR0 => inst_cortexm0_u_logic_Wzpvx43_25823,
      ADR3 => inst_cortexm0_u_logic_Wzpvx42_25824,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_C3qvx4
    );
  inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"F0F0F0F0F3C0E2E2"
    )
    port map (
      ADR2 => N797_0,
      ADR0 => N795,
      ADR3 => N796,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o101,
      ADR4 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813
    );
  inst_cortexm0_u_logic_F2o2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F2o2z4_CLK,
      I => inst_cortexm0_u_logic_Etmvx4_16820,
      O => inst_cortexm0_u_logic_F2o2z4_26445,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Etmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => X"5555440411114000"
    )
    port map (
      ADR0 => N50,
      ADR5 => inst_cortexm0_u_logic_Iwh2z4_0_0,
      ADR2 => inst_cortexm0_u_logic_Oytvx4,
      ADR4 => inst_cortexm0_u_logic_F2o2z4_26445,
      ADR1 => inst_cortexm0_u_logic_Tna3z4_26169,
      ADR3 => inst_cortexm0_u_logic_Aea3z4_26446,
      O => inst_cortexm0_u_logic_Etmvx4_16820
    );
  inst_cortexm0_u_logic_V3o2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_V3o2z4_CLK,
      I => inst_cortexm0_u_logic_Rbmvx4_16885,
      O => inst_cortexm0_u_logic_V3o2z4_28338,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Rbmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => X"FFFF8AAAFFFFAAA8"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR0 => inst_cortexm0_u_logic_V3o2z4_28338,
      ADR1 => N76_0,
      ADR4 => inst_cortexm0_u_logic_Rbmvx42,
      O => inst_cortexm0_u_logic_Rbmvx4_16885
    );
  inst_cortexm0_u_logic_Izpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"F7F700F700000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Zu33z4_26131,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => N1229,
      ADR5 => inst_cortexm0_u_logic_Izpvx44,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      O => inst_cortexm0_u_logic_Izpvx410
    );
  inst_cortexm0_u_logic_Tiz2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tiz2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tiz2z4_IN,
      O => inst_cortexm0_u_logic_Tiz2z4_26245,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Izpvx441 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"FFFFFFFFFF1BFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_I453z4_28717,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Tiz2z4_26245,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Izpvx44
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"3A753A7F7F757F7F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tr63z4_25944,
      ADR4 => inst_cortexm0_u_logic_Vmj2z4_26241,
      ADR1 => inst_cortexm0_u_logic_Q7j2z4_26585,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o5_26579
    );
  inst_cortexm0_u_logic_I453z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I453z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I453z4_IN,
      O => inst_cortexm0_u_logic_I453z4_28717,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N803_N803_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N805,
      O => N805_0
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"F0F0F0F0F2F3F2F0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059,
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => N468,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061,
      O => N803
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"CC000000CC000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR3 => inst_cortexm0_u_logic_Cbvwx4,
      ADR4 => N466,
      ADR5 => '1',
      O => N801
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW8 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"BBBBBBBB"
    )
    port map (
      ADR2 => '1',
      ADR0 => N468,
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR3 => '1',
      ADR4 => '1',
      O => N805
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o11_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"8888000088800000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_R9nwx4,
      ADR3 => inst_cortexm0_u_logic_Pkwwx4,
      ADR2 => inst_cortexm0_u_logic_Vy7wx4,
      ADR5 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      ADR1 => inst_cortexm0_u_logic_Bpdwx4,
      ADR4 => inst_cortexm0_u_logic_Iwdwx4,
      O => N466
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"EFEFFFFFFF00FF00"
    )
    port map (
      ADR3 => N178,
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => inst_cortexm0_u_logic_Mq7wx4,
      ADR1 => inst_cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4312_o,
      ADR2 => inst_cortexm0_u_logic_Bpdwx4,
      ADR4 => inst_cortexm0_u_logic_Cbvwx4,
      O => N468
    );
  inst_cortexm0_u_logic_Gf63z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gf63z4_CLK,
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => inst_cortexm0_u_logic_Gf63z4_27693,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Z4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => X"FFFFFFFFDFFFCFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      ADR0 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o31,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_8_0,
      ADR2 => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o3_26540,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Z4qvx4
    );
  inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o : X_LUT6
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => X"F0F0F0EEF0F0F022"
    )
    port map (
      ADR2 => N801,
      ADR0 => N799_0,
      ADR5 => N800_0,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o71,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o101,
      ADR1 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      O => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433
    );
  inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"80A0A0A0C0F0F0F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o,
      ADR5 => inst_cortexm0_u_logic_Bzowx4,
      ADR2 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o3_29314,
      ADR1 => inst_cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4087_o,
      ADR4 => inst_cortexm0_u_logic_L5owx4,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o
    );
  inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"00131313005F5F5F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_H6tvx4,
      ADR2 => inst_cortexm0_u_logic_Qfa3z4_26000,
      ADR5 => inst_cortexm0_u_logic_Ts5wx4,
      ADR1 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR3 => inst_cortexm0_u_logic_M5tvx4,
      ADR4 => inst_cortexm0_u_logic_Mcc3z4_27552,
      O => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o1_29316
    );
  inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"0000770077007700"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_B2uvx4_0,
      ADR5 => inst_cortexm0_u_logic_R0t2z4_27758,
      ADR3 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o1_29316,
      ADR0 => inst_cortexm0_u_logic_A6tvx4,
      ADR1 => inst_cortexm0_u_logic_S5b3z4_28366,
      O => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o2_29315
    );
  inst_cortexm0_u_logic_Qfa3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qfa3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qfa3z4_IN,
      O => inst_cortexm0_u_logic_Qfa3z4_26000,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"131313005F5F5F00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_25_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_C4b3z4_28105,
      ADR5 => inst_cortexm0_u_logic_I7owx4,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR3 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o2_29315,
      O => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o3_29314
    );
  inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"CCCCCCCCF500FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR3 => N98,
      ADR0 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_J43wx4,
      ADR1 => inst_cortexm0_u_logic_Cbvwx4,
      O => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429
    );
  inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"A000E00000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR4 => N116,
      ADR0 => inst_cortexm0_u_logic_R9nwx4,
      ADR2 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR5 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR3 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      O => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o41
    );
  inst_cortexm0_u_logic_Cbvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"4CCCCCCCFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_Dw7wx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR0 => inst_cortexm0_u_logic_Tzxwx4,
      ADR5 => inst_cortexm0_u_logic_Yp7wx4,
      O => inst_cortexm0_u_logic_Cbvwx4
    );
  inst_cortexm0_u_logic_Yp7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"00000000AA22AA22"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ok7wx4,
      ADR5 => inst_cortexm0_u_logic_Pkwwx4,
      ADR0 => inst_cortexm0_u_logic_Vy7wx4,
      O => inst_cortexm0_u_logic_Yp7wx4
    );
  inst_cortexm0_u_logic_Bmhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => X"FFFF0000F7F50705"
    )
    port map (
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_4_0,
      ADR4 => inst_cortexm0_u_logic_G7x2z4_27759,
      O => N375
    );
  inst_cortexm0_u_logic_U0vvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => X"FFF0CCC0FFF0CCC0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR2 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o,
      ADR4 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => N28
    );
  inst_cortexm0_u_logic_U0vvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => X"EE00EE00EE000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR0 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR5 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR4 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR3 => N28,
      O => N1467
    );
  inst_cortexm0_u_logic_Fn23z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fn23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fn23z4_IN,
      O => inst_cortexm0_u_logic_Fn23z4_27086,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U0vvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => X"55F000F0CCF0CCF0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_G7x2z4_27759,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_4_0,
      ADR2 => N375,
      ADR3 => N1467,
      O => N643
    );
  inst_cortexm0_u_logic_Hc23z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hc23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hc23z4_IN,
      O => inst_cortexm0_u_logic_Hc23z4_28733,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pjqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"550F550F0033FF33"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rd73z4_25593,
      ADR1 => inst_cortexm0_u_logic_Gt93z4_28271,
      ADR4 => inst_cortexm0_u_logic_An83z4_27364,
      ADR2 => inst_cortexm0_u_logic_K7s2z4_27365,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1167
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FAFAFA00C8C88800"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      ADR5 => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR0 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR3 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o1_28310
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"BFAAAAAA3F000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR1 => inst_cortexm0_u_logic_U18wx4,
      ADR0 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR3 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o2_28312,
      ADR5 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o1_28310,
      O => N1124
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FFF0AAA0CCC08880"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      ADR3 => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o,
      ADR5 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR1 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR0 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o2_28312
    );
  inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"C0F0C0F0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => N116,
      ADR1 => inst_cortexm0_u_logic_R9nwx4,
      ADR2 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      O => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538
    );
  inst_cortexm0_u_logic_A4t2z4_inst_cortexm0_u_logic_A4t2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1235,
      O => N1235_0
    );
  inst_cortexm0_u_logic_A4t2z4_inst_cortexm0_u_logic_A4t2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(0),
      O => HADDR_0_0
    );
  inst_cortexm0_u_logic_A4t2z4_inst_cortexm0_u_logic_A4t2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_U5qvx4,
      O => inst_cortexm0_u_logic_U5qvx4_0
    );
  inst_cortexm0_u_logic_haddr_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"0202020202020202"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Loyvx4_26737,
      ADR0 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR5 => '1',
      O => HADDR(1)
    );
  inst_cortexm0_u_logic_Mmux_Fczwx411_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"00FFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR3 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => '1',
      O => N1235
    );
  inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"E0A0000000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vq0xx4,
      ADR3 => inst_cortexm0_u_logic_Wt2wx4,
      ADR0 => inst_cortexm0_u_logic_Hp2wx4,
      ADR5 => inst_cortexm0_u_logic_Ppsvx4,
      ADR4 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o2_28495,
      ADR2 => inst_cortexm0_u_logic_Z5pvx4,
      O => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o
    );
  inst_cortexm0_u_logic_W6qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"5F0C5F5F5F0C5F5F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Oq42z4,
      ADR2 => inst_cortexm0_u_logic_V3wvx4,
      ADR0 => inst_cortexm0_u_logic_Loyvx4_26737,
      ADR3 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_W6qvx4
    );
  inst_cortexm0_u_logic_haddr_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"00030000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Oq42z4,
      ADR2 => inst_cortexm0_u_logic_V3wvx4,
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      O => HADDR(0)
    );
  inst_cortexm0_u_logic_A4t2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_A4t2z4_CLK,
      I => inst_cortexm0_u_logic_Nfnvx4,
      O => inst_cortexm0_u_logic_A4t2z4_25858,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Nfnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"888B8888888B8888"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_A4t2z4_25858,
      ADR4 => inst_cortexm0_u_logic_W6qvx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Nfnvx4
    );
  inst_cortexm0_u_logic_U5qvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"03030303"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Pt52z4_Wt52z4_AND_5852_o,
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_U5qvx4
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => X"3F3F003F2A3F2A3F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mydwx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => inst_cortexm0_u_logic_Iypwx4_Pypwx4_AND_3517_o,
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      O => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1_26293
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => X"FFFFDDFDCCCCCCCC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1_26293,
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR4 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5_26306,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR1 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      O => N867
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => X"FFFFFFFFC8C88888"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1_26293,
      ADR4 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5_26306,
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR0 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      O => N866
    );
  inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => X"F0F0F0D0FFFFFFDF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR4 => inst_cortexm0_u_logic_Vy7wx4,
      ADR1 => inst_cortexm0_u_logic_Pkwwx4,
      ADR0 => inst_cortexm0_u_logic_Dp7wx4,
      ADR3 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      ADR5 => inst_cortexm0_u_logic_X77wx4,
      O => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"37F7FFFFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_B8uwx4_I8uwx4_AND_4031_o,
      ADR1 => inst_cortexm0_u_logic_Asdwx4,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4191_o,
      ADR3 => inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o,
      ADR5 => inst_cortexm0_u_logic_Xs7wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4114_28789
    );
  inst_cortexm0_u_logic_B8uwx4_I8uwx4_AND_4031_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"EEEEF3C02222F3C0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Icxwx4,
      ADR2 => inst_cortexm0_u_logic_G4qwx4_0,
      ADR3 => inst_cortexm0_u_logic_Mnvwx4,
      ADR5 => inst_cortexm0_u_logic_D9uwx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_B8uwx4_I8uwx4_AND_4031_o
    );
  inst_cortexm0_u_logic_Asdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"DDDDF5A08888F5A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U7uwx4,
      ADR2 => inst_cortexm0_u_logic_Icxwx4,
      ADR1 => inst_cortexm0_u_logic_G4qwx4_0,
      ADR5 => inst_cortexm0_u_logic_Mnvwx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Asdwx4
    );
  inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"B0F080F000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o1_27840,
      ADR5 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o2_27841,
      ADR1 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_Iypwx4_Pypwx4_AND_3517_o,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_Asdwx4,
      O => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o
    );
  inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o1_inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mmux_Z78wx4110_16970,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4110_0
    );
  inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"F3F3FF33F3F3FF33"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR3 => inst_cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4402_o,
      ADR2 => inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o,
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o1
    );
  inst_cortexm0_u_logic_Mmux_Z78wx419 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"55FF55FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4211_o,
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4402_o,
      ADR2 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Mmux_Z78wx4110_16970
    );
  inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"0005000015150000"
    )
    port map (
      ADR5 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => inst_cortexm0_u_logic_Bge3z4_26661,
      ADR2 => inst_cortexm0_u_logic_G6owx4,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => N1282,
      ADR4 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o1,
      O => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o4
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"F0F0FFF7F0F00080"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR0 => inst_cortexm0_u_logic_Qjuwx4,
      ADR5 => N878,
      ADR2 => N879,
      ADR4 => inst_cortexm0_u_logic_Tuvwx4,
      ADR3 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"CCCCFDFFCCCC0800"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR0 => inst_cortexm0_u_logic_Qjuwx4,
      ADR1 => N882,
      ADR5 => N881,
      ADR4 => inst_cortexm0_u_logic_Tuvwx4,
      ADR2 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819
    );
  inst_cortexm0_u_logic_Vgg3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vgg3z4_CLK,
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => inst_cortexm0_u_logic_Vgg3z4_26167,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bh0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"5F55DFDDFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Xd8wx4,
      ADR4 => inst_cortexm0_u_logic_Hk0wx4,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_21_0,
      ADR0 => N310,
      ADR5 => inst_cortexm0_u_logic_Ia0wx4,
      O => inst_cortexm0_u_logic_Bh0wx4_25666
    );
  inst_cortexm0_u_logic_Ia0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"000000005554FFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Bpzvx4,
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR4 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Ia0wx4
    );
  inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o311 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"A5A5FFFF48004800"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Wzawx4,
      ADR5 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o,
      ADR2 => inst_cortexm0_u_logic_Tuawx4,
      ADR1 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o311_29321
    );
  inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o312 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"F0FFF0FF90990000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_Wzawx4,
      ADR2 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR1 => inst_cortexm0_u_logic_Tuawx4,
      ADR4 => inst_cortexm0_u_logic_Olzvx4,
      ADR5 => inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o311_29321,
      O => inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o31
    );
  inst_cortexm0_u_logic_Fuawx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"00FF0055F0FF5055"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR2 => inst_cortexm0_u_logic_Jucwx4,
      ADR5 => N166,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR0 => inst_cortexm0_u_logic_I0d2z4_0,
      O => inst_cortexm0_u_logic_Fuawx4_25978
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4151_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"04050405FFFF0405"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_X8zvx4,
      ADR3 => inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o,
      ADR1 => inst_cortexm0_u_logic_Lf0wx4,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4152_26124,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4151,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => N706
    );
  inst_cortexm0_u_logic_Ihcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"000074740000FC30"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_L7p2z4_26820,
      ADR3 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR1 => inst_cortexm0_u_logic_Duc2z4,
      ADR0 => inst_cortexm0_u_logic_Fj0wx44_27406,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Ihcvx4
    );
  inst_cortexm0_u_logic_Ql0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Wo0wx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_20_0,
      ADR1 => inst_cortexm0_u_logic_n16534_17_0,
      O => inst_cortexm0_u_logic_Ql0wx4
    );
  inst_cortexm0_u_logic_L7p2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L7p2z4_CLK,
      I => inst_cortexm0_u_logic_Xvjvx4,
      O => inst_cortexm0_u_logic_L7p2z4_26820,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xvjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"33BBF3FB0088F0F8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Zjq2z4_27797,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_L7p2z4_26820,
      ADR2 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Ql0wx4,
      O => inst_cortexm0_u_logic_Xvjvx4
    );
  inst_cortexm0_u_logic_Tr63z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tr63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tr63z4_IN,
      O => inst_cortexm0_u_logic_Tr63z4_25944,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mnvwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"3F3F00000FFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_F9j2z4_26595,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR3 => inst_cortexm0_u_logic_Tr63z4_25944,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Mnvwx43_28583
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y113",
      INIT => X"113FDD3FFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_B613z4_27299,
      ADR2 => inst_cortexm0_u_logic_Rhu2z4_26165,
      ADR0 => inst_cortexm0_u_logic_Ql33z4_29320,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o1_28797
    );
  inst_cortexm0_u_logic_Ql33z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ql33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ql33z4_IN,
      O => inst_cortexm0_u_logic_Ql33z4_29320,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y113",
      INIT => X"FFFFBBBFFFFFFFBF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_I463z4_28306,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR5 => inst_cortexm0_u_logic_Ql33z4_29320,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o2_27301
    );
  inst_cortexm0_u_logic_Zfv2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zfv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zfv2z4_IN,
      O => inst_cortexm0_u_logic_Zfv2z4_26353,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nn0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"FFFBFFFFFFFBFFFF"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Zfv2z4_26353,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Nn0wx43_27062
    );
  inst_cortexm0_u_logic_Zb83z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zb83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zb83z4_IN,
      O => inst_cortexm0_u_logic_Zb83z4_25916,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W21wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"5575F575A525A525"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_If33z4_27024,
      ADR4 => inst_cortexm0_u_logic_Ym93z4_26749,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_W21wx41_27108
    );
  inst_cortexm0_u_logic_W21wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"3131000031FF0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_O403z4_27111,
      ADR0 => inst_cortexm0_u_logic_Jbu2z4_25848,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_W21wx42_29324
    );
  inst_cortexm0_u_logic_Izpvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"C0FFC0C0EAFFEAEA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zu33z4_26131,
      ADR0 => inst_cortexm0_u_logic_Vhk2z4_26196,
      ADR1 => inst_cortexm0_u_logic_Aez2z4_25600,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => N1231
    );
  inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"FFAAFFFFFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_T1d3z4_2_25776,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_1_25774,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o
    );
  inst_cortexm0_u_logic_O403z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_O403z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_O403z4_IN,
      O => inst_cortexm0_u_logic_O403z4_27111,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W21wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"0000AAAA0C0FAEAF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ro43z4_25769,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_W21wx43_27112,
      ADR5 => inst_cortexm0_u_logic_W21wx41_27108,
      ADR2 => inst_cortexm0_u_logic_W21wx42_29324,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      O => N1189
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4149 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"0CAEFFFF0CAE0CAE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o,
      ADR2 => inst_cortexm0_u_logic_F32wx4,
      ADR3 => inst_cortexm0_u_logic_P82wx4,
      ADR0 => inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o,
      ADR5 => inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o,
      ADR4 => inst_cortexm0_u_logic_Wo0wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4151
    );
  inst_cortexm0_u_logic_Wo0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"0BBB000000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xyh3z4_26423,
      ADR1 => inst_cortexm0_u_logic_Ixh3z4_26097,
      ADR0 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR3 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_Wo0wx41_28491,
      ADR5 => inst_cortexm0_u_logic_Bjxwx4,
      O => inst_cortexm0_u_logic_Wo0wx42_29322
    );
  inst_cortexm0_u_logic_Wo0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"0000CCCCAAAAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_W5p2z4_26819,
      ADR1 => inst_cortexm0_u_logic_L7p2z4_26820,
      ADR5 => inst_cortexm0_u_logic_Duc2z41_26530,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      O => N830
    );
  inst_cortexm0_u_logic_Xyh3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xyh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Xyh3z4_IN,
      O => inst_cortexm0_u_logic_Xyh3z4_26423,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wo0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"0000DDFF0000D5FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wo0wx43_26817,
      ADR2 => inst_cortexm0_u_logic_Wo0wx45_26818,
      ADR1 => inst_cortexm0_u_logic_Wo0wx42_29322,
      ADR0 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      ADR4 => N830,
      O => inst_cortexm0_u_logic_Wo0wx4
    );
  inst_cortexm0_u_logic_Hk0wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"0000F05000003010"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Sog3z4_26182,
      ADR0 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR4 => N1139,
      ADR2 => inst_cortexm0_u_logic_Hk0wx411_27191,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => inst_cortexm0_u_logic_Hk0wx418
    );
  inst_cortexm0_u_logic_Ohd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"DDDD8888FA50FA50"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR0 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR4 => inst_cortexm0_u_logic_Icxwx4,
      ADR3 => inst_cortexm0_u_logic_G4qwx4_0,
      ADR2 => inst_cortexm0_u_logic_Mnvwx4,
      ADR1 => inst_cortexm0_u_logic_D9uwx4,
      O => inst_cortexm0_u_logic_Ohd2z4
    );
  inst_cortexm0_u_logic_Mnvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"0000550F00000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Vmj2z4_26241,
      ADR2 => inst_cortexm0_u_logic_Zpj2z4_26389,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Mnvwx41_29327
    );
  inst_cortexm0_u_logic_Mnvwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"FFCDFFCDFFCCFFCF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_1_26612,
      ADR0 => inst_cortexm0_u_logic_C5v2z4_26594,
      ADR4 => inst_cortexm0_u_logic_R293z4_26584,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Mnvwx41_29327,
      O => inst_cortexm0_u_logic_Mnvwx42_29326
    );
  inst_cortexm0_u_logic_Vmj2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vmj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vmj2z4_IN,
      O => inst_cortexm0_u_logic_Vmj2z4_26241,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mnvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"FF33F03055115010"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Tvt2z4_26380,
      ADR1 => inst_cortexm0_u_logic_C183z4_26567,
      ADR2 => inst_cortexm0_u_logic_Mnvwx43_28583,
      ADR5 => inst_cortexm0_u_logic_Bah2z4_Erc2z4_OR_1426_o,
      ADR3 => inst_cortexm0_u_logic_U9h2z4_Erc2z4_OR_1425_o,
      ADR4 => inst_cortexm0_u_logic_Mnvwx42_29326,
      O => inst_cortexm0_u_logic_Mnvwx4
    );
  inst_cortexm0_u_logic_M0i3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M0i3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_M0i3z4_IN,
      O => inst_cortexm0_u_logic_M0i3z4_28493,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Velvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"A0E000C000C000C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Igi2z4_27166,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Omk2z4_27620,
      ADR3 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N142
    );
  inst_cortexm0_u_logic_E9zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"CCCCCFCFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => N36,
      ADR2 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR4 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR1 => inst_cortexm0_u_logic_F6zvx42_29328,
      O => N478
    );
  inst_cortexm0_u_logic_F6zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"FFFFC0C0FFFFEAEA"
    )
    port map (
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Bpzvx4,
      ADR1 => inst_cortexm0_u_logic_Igi2z4_27166,
      ADR2 => inst_cortexm0_u_logic_Ymawx4,
      ADR0 => inst_cortexm0_u_logic_Xd8wx4,
      ADR5 => inst_cortexm0_u_logic_O7zvx4,
      O => inst_cortexm0_u_logic_F6zvx41_29329
    );
  inst_cortexm0_u_logic_F6zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"FFFFFFFFC50DCF0D"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Q8zvx4,
      ADR3 => inst_cortexm0_u_logic_Dih2z4,
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR4 => inst_cortexm0_u_logic_Muawx4,
      ADR5 => inst_cortexm0_u_logic_F6zvx41_29329,
      O => inst_cortexm0_u_logic_F6zvx42_29328
    );
  inst_cortexm0_u_logic_Wpcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"00000FCC0000AACC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lgi3z4_28289,
      ADR0 => inst_cortexm0_u_logic_S8k2z4_28455,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_Hlzvx44_29325,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Wpcvx4
    );
  inst_cortexm0_u_logic_Hlzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"C400000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fn13z4_28261,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR1 => inst_cortexm0_u_logic_Hlzvx41_27109,
      ADR3 => inst_cortexm0_u_logic_Hlzvx43_28516,
      ADR5 => inst_cortexm0_u_logic_Hlzvx42_28429,
      ADR4 => inst_cortexm0_u_logic_Feqwx4,
      O => inst_cortexm0_u_logic_Hlzvx44_29325
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4150 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"50DC50DCFFFF50DC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o,
      ADR4 => inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o,
      ADR1 => inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o,
      ADR0 => inst_cortexm0_u_logic_Pg1wx4,
      ADR5 => inst_cortexm0_u_logic_Hlzvx4,
      ADR3 => inst_cortexm0_u_logic_Hy0wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4152_26124
    );
  inst_cortexm0_u_logic_Fn13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fn13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fn13z4_IN,
      O => inst_cortexm0_u_logic_Fn13z4_28261,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hlzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"C0CF5555C0CF5555"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Lgi3z4_28289,
      ADR3 => inst_cortexm0_u_logic_S8k2z4_28455,
      ADR1 => inst_cortexm0_u_logic_Hlzvx44_29325,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Hlzvx4
    );
  inst_cortexm0_u_logic_Dmivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"CE000A000A000A00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_G6d3z4_27617,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_V4d3z4_26236,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N132
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"7575753075307530"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_T5g3z4_27183,
      ADR0 => inst_cortexm0_u_logic_H6tvx4,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11_0,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o10_27187,
      ADR4 => inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o,
      ADR2 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o12_28230
    );
  inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"CCFFF0AACC00F0AA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Nrvwx4,
      ADR5 => inst_cortexm0_u_logic_Ey9wx4,
      ADR1 => inst_cortexm0_u_logic_Zkuwx4,
      ADR2 => inst_cortexm0_u_logic_Hmqwx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o
    );
  inst_cortexm0_u_logic_Kzqvx43_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"FFFF888C00000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR3 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR0 => inst_cortexm0_u_logic_Wfuwx4,
      ADR1 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o6_27185,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181,
      O => N919
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"0000BBFFBBFFBBFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_K7g3z4_27188,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_I7owx4,
      ADR0 => inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181
    );
  inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"08FF080C88FF888C"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o2_26654,
      ADR0 => inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o,
      ADR2 => inst_cortexm0_u_logic_Uic3z4_27296,
      ADR5 => inst_cortexm0_u_logic_F9owx4,
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR4 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o4_29333,
      O => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o5
    );
  inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"3F3F0000153F0000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qxa3z4_26657,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o3_28785,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR5 => inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o4_29333
    );
  inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"B8B8B8B8FFCC3300"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_Pjqwx4,
      ADR0 => inst_cortexm0_u_logic_Pybwx4,
      ADR4 => inst_cortexm0_u_logic_Ai9wx4,
      ADR3 => inst_cortexm0_u_logic_H2wwx4,
      O => inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"0F0FFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o,
      ADR4 => inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4115_27651
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"CDCDCDCDCDCDCDCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR1 => N468,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061,
      O => N804
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"3333333300000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR5 => inst_cortexm0_u_logic_C3w2z4_27017,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"CCCDCCCDCDCDEFEF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059,
      ADR5 => N773,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061,
      O => N1009
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"0777077707770000"
    )
    port map (
      ADR2 => ahbmi_hrdata_23_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR1 => inst_cortexm0_u_logic_Tq7wx4,
      O => N773
    );
  inst_cortexm0_u_logic_J5i3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y136",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J5i3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J5i3z4_IN,
      O => inst_cortexm0_u_logic_J5i3z4_27426,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFF0CACA0F00CACA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hmqwx4,
      ADR3 => inst_cortexm0_u_logic_Zkuwx4,
      ADR1 => inst_cortexm0_u_logic_H2wwx4,
      ADR5 => inst_cortexm0_u_logic_Ai9wx4,
      ADR4 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o
    );
  inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"ACFFACF0AC0FAC00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pjqwx4,
      ADR1 => inst_cortexm0_u_logic_Pybwx4,
      ADR0 => inst_cortexm0_u_logic_Bywwx4,
      ADR5 => inst_cortexm0_u_logic_Lr9wx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o
    );
  inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"1155105033FF30F0"
    )
    port map (
      ADR1 => ahbmi_hrdata_31_IBUF_0,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR2 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o3_27333,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR5 => inst_cortexm0_u_logic_Fq7wx4,
      O => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o
    );
  inst_cortexm0_u_logic_Mmux_Fq7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"551D0F471D1D4747"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Tzxwx4,
      ADR3 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR2 => inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o,
      ADR0 => inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o,
      O => inst_cortexm0_u_logic_Fq7wx4
    );
  inst_cortexm0_u_logic_Hc13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y129",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hc13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hc13z4_IN,
      O => inst_cortexm0_u_logic_Hc13z4_26853,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Uyu2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y132",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uyu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uyu2z4_IN,
      O => inst_cortexm0_u_logic_Uyu2z4_26424,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rht2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rht2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rht2z4_IN,
      O => inst_cortexm0_u_logic_Rht2z4_26160,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lpt2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lpt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lpt2z4_IN,
      O => inst_cortexm0_u_logic_Lpt2z4_26118,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N424_N424_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N425,
      O => N425_0
    );
  inst_cortexm0_u_logic_Vcuvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FAC80000FAC80000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR2 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR3 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR4 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      ADR5 => '1',
      O => N424
    );
  inst_cortexm0_u_logic_Vcuvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FAC00000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR2 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR3 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR4 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => N425
    );
  inst_cortexm0_u_logic_Vcuvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"A0A0A0A080808080"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR2 => inst_cortexm0_u_logic_Fyzvx42_27457,
      ADR1 => inst_cortexm0_u_logic_Vcuvx41_27459,
      ADR5 => N424,
      O => N923
    );
  inst_cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4080_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"E1000000E1EF0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Dp7wx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_D5ywx4,
      ADR2 => inst_cortexm0_u_logic_Xuxwx4,
      O => inst_cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4080_o
    );
  inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"0011001500550015"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => N170,
      ADR3 => inst_cortexm0_u_logic_Z4wwx4_H3owx4_AND_4245_o,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Hpuwx4,
      ADR4 => inst_cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4080_o,
      O => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"0008080800880888"
    )
    port map (
      ADR3 => ahbmi_hrdata_16_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_H2f3z4_28211,
      ADR5 => inst_cortexm0_u_logic_F9owx4,
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR1 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o1_28739,
      ADR0 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o2_28653,
      O => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o3
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"FFFF1100FFFF1110"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => inst_cortexm0_u_logic_F9owx4,
      ADR3 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o5,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o2_28653,
      ADR5 => N972,
      ADR4 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o3,
      O => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o
    );
  N882_N882_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N800,
      O => N800_0
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y106"
    )
    port map (
      IA => N1359,
      IB => N1360,
      O => N800,
      SEL => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"F000F000A000B000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Cbvwx4,
      ADR3 => N466,
      O => N1359
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"AA008800AA008800"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Cbvwx4,
      ADR3 => N466,
      O => N1360
    );
  inst_cortexm0_u_logic_N4rvx41_SW0_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"F0F0F0F0F1F5F3FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_Tq7wx4,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR1 => ahbmi_hrdata_23_IBUF_0,
      ADR5 => N685,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o6_28714,
      O => N882
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"BABBBABBBABBFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR2 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR1 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      O => N685
    );
  inst_cortexm0_u_logic_Lpu2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y134",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lpu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lpu2z4_IN,
      O => inst_cortexm0_u_logic_Lpu2z4_26129,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Oldwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"F00F00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      O => inst_cortexm0_u_logic_Oldwx4
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"0F05FF550D0DDDDD"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR4 => inst_cortexm0_u_logic_M9owx4,
      ADR1 => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o,
      ADR3 => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      O => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o2_28653
    );
  inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"FFCC3300B8B8B8B8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pjqwx4,
      ADR4 => inst_cortexm0_u_logic_Lr9wx4,
      ADR3 => inst_cortexm0_u_logic_Pybwx4,
      ADR2 => inst_cortexm0_u_logic_Ai9wx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o
    );
  inst_cortexm0_u_logic_Mmux_S08wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"1121BB7B21217B7B"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Tzxwx4,
      ADR3 => inst_cortexm0_u_logic_M6ywx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR1 => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o,
      ADR4 => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o,
      O => inst_cortexm0_u_logic_S08wx4
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"C040F050CC44FF55"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_C183z4_26567,
      ADR0 => inst_cortexm0_u_logic_B943z4_26568,
      ADR4 => inst_cortexm0_u_logic_Jq13z4_26569,
      ADR1 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR2 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o1_26566
    );
  inst_cortexm0_u_logic_Pdbwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"4404CC0C5505FF0F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Yx83z4_26162,
      ADR2 => inst_cortexm0_u_logic_Ql13z4_25627,
      ADR0 => inst_cortexm0_u_logic_Hmh3z4_25872,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      O => inst_cortexm0_u_logic_Pdbwx45_28608
    );
  inst_cortexm0_u_logic_C183z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C183z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_C183z4_IN,
      O => inst_cortexm0_u_logic_C183z4_26567,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"FF5FFF5FFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o
    );
  inst_cortexm0_u_logic_Hn03z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hn03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hn03z4_IN,
      O => inst_cortexm0_u_logic_Hn03z4_28454,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bo0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"FFFF5555FF005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_W6iwx4,
      ADR3 => inst_cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3973_o_26628,
      ADR5 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR4 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      O => N14
    );
  inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"0000000013005F00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wia3z4_27918,
      ADR0 => inst_cortexm0_u_logic_Hub3z4_25842,
      ADR2 => inst_cortexm0_u_logic_M9owx4,
      ADR4 => inst_cortexm0_u_logic_G6owx4,
      ADR5 => N1451,
      ADR3 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o2_29332,
      O => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o
    );
  inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"0A0FAAFF00000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => ahbmi_hrdata_27_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR0 => inst_cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4350_o,
      ADR5 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o1_29331,
      O => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o2_29332
    );
  inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"007F00FF003F00FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qfc3z4_25841,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR3 => inst_cortexm0_u_logic_Intwx4_Pntwx4_AND_3957_o,
      O => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o1_29331
    );
  inst_cortexm0_u_logic_Gza3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gza3z4_CLK,
      I => inst_cortexm0_u_logic_Csmvx4,
      O => inst_cortexm0_u_logic_Gza3z4_28111,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Csmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"B3FFB3B3A0FFA0A0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Iwh2z4_4_0,
      ADR2 => inst_cortexm0_u_logic_X7tvx4,
      ADR3 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_Gza3z4_28111,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR5 => inst_cortexm0_u_logic_Taa3z4_0,
      O => inst_cortexm0_u_logic_Csmvx4
    );
  inst_cortexm0_u_logic_W0b3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W0b3z4_CLK,
      I => inst_cortexm0_u_logic_Jsmvx4,
      O => inst_cortexm0_u_logic_W0b3z4_27190,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"F7F37733F5F05500"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Iwh2z4_3_0,
      ADR2 => inst_cortexm0_u_logic_X7tvx4,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR3 => inst_cortexm0_u_logic_W0b3z4_27190,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR5 => inst_cortexm0_u_logic_Wia3z4_27918,
      O => inst_cortexm0_u_logic_Jsmvx4
    );
  inst_cortexm0_u_logic_Oytvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_K7g3z4_27188,
      ADR1 => inst_cortexm0_u_logic_Rsa3z4_26299,
      ADR2 => inst_cortexm0_u_logic_Iua3z4_28125,
      ADR4 => inst_cortexm0_u_logic_Z8b3z4_27255,
      ADR3 => inst_cortexm0_u_logic_Qxa3z4_26657,
      ADR5 => inst_cortexm0_u_logic_Gza3z4_28111,
      O => inst_cortexm0_u_logic_Oytvx42_28670
    );
  inst_cortexm0_u_logic_K7g3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_K7g3z4_CLK,
      I => inst_cortexm0_u_logic_Rpmvx4,
      O => inst_cortexm0_u_logic_K7g3z4_27188,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"8FFF88FF8F8F8888"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Iwh2z4_13_0,
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR2 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_K7g3z4_27188,
      ADR3 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR5 => inst_cortexm0_u_logic_T5g3z4_27183,
      O => inst_cortexm0_u_logic_Rpmvx4
    );
  inst_cortexm0_u_logic_Qxa3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qxa3z4_CLK,
      I => inst_cortexm0_u_logic_Vrmvx4,
      O => inst_cortexm0_u_logic_Qxa3z4_26657,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"FF75FF3075753030"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_X7tvx4,
      ADR3 => inst_cortexm0_u_logic_Iwh2z4_5_0,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR4 => inst_cortexm0_u_logic_Qxa3z4_26657,
      ADR2 => inst_cortexm0_u_logic_Mka3z4_27858,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Vrmvx4
    );
  inst_cortexm0_u_logic_Rsa3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rsa3z4_CLK,
      I => inst_cortexm0_u_logic_Kpmvx4,
      O => inst_cortexm0_u_logic_Rsa3z4_26299,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"F2F2FFF22222FF22"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Iwh2z4_14_0,
      ADR2 => inst_cortexm0_u_logic_X7tvx4,
      ADR4 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR3 => inst_cortexm0_u_logic_Rsa3z4_26299,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR0 => inst_cortexm0_u_logic_U5a3z4_26308,
      O => inst_cortexm0_u_logic_Kpmvx4
    );
  inst_cortexm0_u_logic_Nox2z4_inst_cortexm0_u_logic_Nox2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1054_pack_2,
      O => N1054
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y123"
    )
    port map (
      IA => N1389,
      IB => '1',
      O => N1054_pack_2,
      SEL => inst_cortexm0_u_logic_Vihvx41_28239
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"AAAA2200AAAA0200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR4 => inst_cortexm0_u_logic_Vihvx42_28240,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      O => N1389
    );
  ahbmo_hprot_1_OBUF_1_31_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_31_C6LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Nox2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nox2z4_CLK,
      I => inst_cortexm0_u_logic_Vihvx4,
      O => inst_cortexm0_u_logic_Nox2z4_26599,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vihvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"D8D8D8FAD8D8D850"
    )
    port map (
      ADR2 => N1053,
      ADR1 => N1055,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR0 => inst_cortexm0_u_logic_Ba0wx4_28376,
      ADR5 => N1054,
      O => inst_cortexm0_u_logic_Vihvx4
    );
  inst_cortexm0_u_logic_Vihvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"00000000A000F000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_23_0,
      O => inst_cortexm0_u_logic_Vihvx42_28240
    );
  N1006_N1006_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o_pack_3,
      O => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"EEEEEEECEEA2EEA0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o1_26293,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR4 => N431,
      ADR3 => inst_cortexm0_u_logic_X61wx41_26939,
      ADR5 => N430,
      ADR2 => inst_cortexm0_u_logic_K22wx461,
      O => N1006
    );
  inst_cortexm0_u_logic_K22wx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"0C0C0C0800000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Us2wx4_B1ovx4_OR_1442_o,
      ADR0 => inst_cortexm0_u_logic_J43wx4,
      ADR3 => inst_cortexm0_u_logic_R9nwx4,
      ADR1 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR2 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => inst_cortexm0_u_logic_K22wx461
    );
  inst_cortexm0_u_logic_Kuc2z4221 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kuc2z422
    );
  inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"F3FF030F"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR4 => inst_cortexm0_u_logic_Cbvwx4,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      O => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o_pack_3
    );
  inst_cortexm0_u_logic_Mb1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"CCC0CCC00000CCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR3 => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573,
      ADR4 => inst_cortexm0_u_logic_Pmnwx4,
      ADR5 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR2 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => inst_cortexm0_u_logic_Mb1wx41_27446
    );
  inst_cortexm0_u_logic_Aud3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aud3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Aud3z4_IN,
      O => inst_cortexm0_u_logic_Aud3z4_25683,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ithvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"0D000D0000000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_20_0,
      O => inst_cortexm0_u_logic_Ithvx42_29335
    );
  inst_cortexm0_u_logic_Zjq2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zjq2z4_CLK,
      I => inst_cortexm0_u_logic_Ithvx4,
      O => inst_cortexm0_u_logic_Zjq2z4_27797,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ithvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"FAFAFAFBFAFAFAF8"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ithvx41_28383,
      ADR5 => N1061,
      ADR0 => N1062,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Ithvx4
    );
  inst_cortexm0_u_logic_Bo0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"F0F0C0C0F000C000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      ADR4 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR5 => inst_cortexm0_u_logic_Uttwx4_Butwx4_AND_3984_o,
      ADR1 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR2 => N14,
      O => inst_cortexm0_u_logic_Bo0wx4_26050
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"A0A0A0A0A8A0AAAA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR2 => inst_cortexm0_u_logic_Ithvx42_29335,
      ADR4 => inst_cortexm0_u_logic_Bo0wx4_26050,
      O => N1062
    );
  inst_cortexm0_u_logic_Oytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_M5f3z4_28118,
      ADR5 => inst_cortexm0_u_logic_Aze3z4_28120,
      ADR3 => inst_cortexm0_u_logic_Dhb3z4_28116,
      ADR1 => inst_cortexm0_u_logic_Ddi3z4_27824,
      ADR2 => inst_cortexm0_u_logic_Ogo2z4_25728,
      ADR4 => inst_cortexm0_u_logic_Z2h3z4_28138,
      O => inst_cortexm0_u_logic_Oytvx41_28669
    );
  inst_cortexm0_u_logic_M5f3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M5f3z4_CLK,
      I => inst_cortexm0_u_logic_Armvx4,
      O => inst_cortexm0_u_logic_M5f3z4_28118,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Armvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"FF4FFF444F4F4444"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_X7tvx4,
      ADR3 => inst_cortexm0_u_logic_Iwh2z4_8_0,
      ADR0 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR4 => inst_cortexm0_u_logic_M5f3z4_28118,
      ADR1 => inst_cortexm0_u_logic_W3f3z4_28330,
      ADR2 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Armvx4
    );
  inst_cortexm0_u_logic_Dhb3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dhb3z4_CLK,
      I => inst_cortexm0_u_logic_Hrmvx4,
      O => inst_cortexm0_u_logic_Dhb3z4_28116,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"B3FFB3B3A0FFA0A0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_X7tvx4,
      ADR0 => inst_cortexm0_u_logic_Iwh2z4_7_0,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR4 => inst_cortexm0_u_logic_Dhb3z4_28116,
      ADR5 => inst_cortexm0_u_logic_Nfb3z4_25933,
      ADR3 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Hrmvx4
    );
  inst_cortexm0_u_logic_Ogo2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ogo2z4_CLK,
      I => inst_cortexm0_u_logic_Nnmvx4,
      O => inst_cortexm0_u_logic_Ogo2z4_25728,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"C0FFEAFFC0C0EAEA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_21_0,
      ADR4 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR5 => inst_cortexm0_u_logic_Ogo2z4_25728,
      ADR0 => inst_cortexm0_u_logic_Ieh3z4_25730,
      ADR3 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Nnmvx4
    );
  inst_cortexm0_u_logic_Arv2z4_inst_cortexm0_u_logic_Arv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_17860,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_0
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y111"
    )
    port map (
      IA => N1681,
      IB => N1682,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_17860,
      SEL => inst_cortexm0_u_logic_Yaz2z4_26094
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"FFF5FF03FFF5FFF3"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_An83z4_27364,
      ADR1 => inst_cortexm0_u_logic_Gt93z4_28271,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_K7s2z4_27365,
      O => N1681
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"FFAAFFFAFFAFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_H903z4_28269,
      ADR5 => inst_cortexm0_u_logic_Arv2z4_25787,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => N1682
    );
  inst_cortexm0_u_logic_Arv2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Arv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Arv2z4_IN,
      O => inst_cortexm0_u_logic_Arv2z4_25787,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wn1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"AFAFAE8CAA00AA00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR4 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      ADR5 => inst_cortexm0_u_logic_Wn1wx41_28488,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR3 => inst_cortexm0_u_logic_Ll1wx441,
      O => inst_cortexm0_u_logic_Wn1wx42_26745
    );
  inst_cortexm0_u_logic_Ll1wx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"0000000088880008"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vwhvx44121,
      ADR3 => N114,
      ADR4 => inst_cortexm0_u_logic_R9nwx4,
      ADR5 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR0 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => inst_cortexm0_u_logic_Ll1wx441
    );
  inst_cortexm0_u_logic_Xyk2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xyk2z4_CLK,
      I => inst_cortexm0_u_logic_Duhvx4_17958,
      O => inst_cortexm0_u_logic_Xyk2z4_27894,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Duhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"FF1BFF1BFF0FFF1B"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => N609_0,
      ADR2 => N610,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR4 => inst_cortexm0_u_logic_O3pvx43_27357,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Duhvx4_17958
    );
  inst_cortexm0_u_logic_Oas2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Oas2z4_CLK,
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => inst_cortexm0_u_logic_Oas2z4_25998,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"FFF0FFFBFFFFFFFF"
    )
    port map (
      ADR2 => N417,
      ADR0 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR5 => inst_cortexm0_u_logic_Do1wx431,
      ADR1 => inst_cortexm0_u_logic_Wn1wx43_26744,
      ADR4 => inst_cortexm0_u_logic_Wn1wx42_26745,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Pn1wx4
    );
  inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"5555550C5555553F"
    )
    port map (
      ADR0 => N805_0,
      ADR5 => N803,
      ADR2 => N804,
      ADR1 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803
    );
  inst_cortexm0_u_logic_X61wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"F000A000F0F0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o,
      ADR4 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263,
      ADR2 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o,
      ADR5 => inst_cortexm0_u_logic_Pmnwx4,
      ADR0 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => inst_cortexm0_u_logic_X61wx41_26939
    );
  inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"00F000F000F050F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR2 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o4_28782,
      ADR0 => inst_cortexm0_u_logic_Mmux_J7ewx41,
      ADR5 => inst_cortexm0_u_logic_Mmux_J7ewx411_26544,
      ADR4 => inst_cortexm0_u_logic_Mmux_J7ewx412_26548,
      O => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o
    );
  inst_cortexm0_u_logic_E9zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"FFFFFF00CCCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR1 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR5 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o,
      ADR3 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263,
      O => N36
    );
  inst_cortexm0_u_logic_H903z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H903z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_H903z4_IN,
      O => inst_cortexm0_u_logic_H903z4_28269,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"0000FB3B00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o41,
      ADR4 => N146,
      ADR0 => inst_cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3548_o,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      ADR3 => inst_cortexm0_u_logic_Asdwx4,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263
    );
  inst_cortexm0_u_logic_M2b3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M2b3z4_CLK,
      I => inst_cortexm0_u_logic_Qsmvx4,
      O => inst_cortexm0_u_logic_M2b3z4_28107,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y91",
      INIT => X"F222FFFFF222F222"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Iwh2z4_2_0,
      ADR2 => inst_cortexm0_u_logic_X7tvx4,
      ADR4 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_M2b3z4_28107,
      ADR1 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR0 => inst_cortexm0_u_logic_Gha3z4_25631,
      O => inst_cortexm0_u_logic_Qsmvx4
    );
  inst_cortexm0_u_logic_An83z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_An83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_An83z4_IN,
      O => inst_cortexm0_u_logic_An83z4_27364,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mxor_E1bvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"F3F300F30C0CFF0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR4 => inst_cortexm0_u_logic_Zhyvx4,
      ADR2 => inst_cortexm0_u_logic_Xwawx4_Qobwx4_AND_2124_o,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_E1bvx4
    );
  inst_cortexm0_u_logic_X61wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"3333030333000300"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263,
      ADR4 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o,
      ADR1 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => N430
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"88888A8A88008A00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR2 => inst_cortexm0_u_logic_Vwhvx44121,
      ADR4 => N114,
      ADR1 => inst_cortexm0_u_logic_R9nwx4,
      ADR3 => inst_cortexm0_u_logic_X61wx41_26939,
      ADR5 => N430,
      O => N1005
    );
  inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"FF33FF33FA33FF33"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jp3wx4,
      ADR4 => inst_cortexm0_u_logic_Dp7wx4,
      ADR3 => inst_cortexm0_u_logic_R9nwx4,
      ADR5 => inst_cortexm0_u_logic_Pkwwx4,
      ADR0 => inst_cortexm0_u_logic_Vy7wx4,
      ADR2 => inst_cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4316_o_0,
      O => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o
    );
  inst_cortexm0_u_logic_Pmnwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"0100FFFF0000FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      O => inst_cortexm0_u_logic_Pmnwx4
    );
  inst_cortexm0_u_logic_Vcuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FF00CC00AA008800"
    )
    port map (
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR3 => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573,
      ADR0 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR1 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR4 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => inst_cortexm0_u_logic_Vcuvx41_27459
    );
  inst_cortexm0_u_logic_Sgp2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sgp2z4_CLK,
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => inst_cortexm0_u_logic_Sgp2z4_26146,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"F7F3F7FFF5F0F5FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      ADR0 => N924,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_6_0,
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => N923,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Yxzvx4
    );
  inst_cortexm0_u_logic_Vcuvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FFFDFFEC00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fyzvx42_27457,
      ADR0 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR4 => N425_0,
      ADR1 => inst_cortexm0_u_logic_Vcuvx41_27459,
      ADR2 => N424,
      ADR3 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o51,
      O => N924
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o511 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"C000C000A000F000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR0 => N58,
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR3 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR1 => inst_cortexm0_u_logic_Iwdwx4,
      ADR2 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o51
    );
  inst_cortexm0_u_logic_Cma3z4_inst_cortexm0_u_logic_Cma3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1227_pack_5,
      O => N1227
    );
  inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"FFF8FF88F8F88888"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_13_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_I7owx4,
      ADR5 => inst_cortexm0_u_logic_Ogo2z4_25728,
      ADR4 => inst_cortexm0_u_logic_G6owx4,
      ADR2 => inst_cortexm0_u_logic_Ieh3z4_25730,
      O => N152
    );
  inst_cortexm0_u_logic_G6owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"C0C000C0C0C000C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_G6owx4
    );
  inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"7F7FFF7F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kxe3z4_27825,
      ADR2 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N1227_pack_5
    );
  inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"FFFFEAC0EAC0EAC0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_14_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_I7owx4,
      ADR5 => inst_cortexm0_u_logic_Ddi3z4_27824,
      ADR3 => inst_cortexm0_u_logic_G6owx4,
      ADR0 => inst_cortexm0_u_logic_Cma3z4_25596,
      O => N146
    );
  inst_cortexm0_u_logic_Cma3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cma3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cma3z4_IN,
      O => inst_cortexm0_u_logic_Cma3z4_25596,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"020022000A00AA00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ecowx4,
      ADR4 => inst_cortexm0_u_logic_Vve3z4_27821,
      ADR2 => inst_cortexm0_u_logic_F9owx4,
      ADR5 => inst_cortexm0_u_logic_Y9l2z4_27822,
      ADR1 => inst_cortexm0_u_logic_M9owx4,
      ADR0 => N1227,
      O => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o2_27820
    );
  inst_cortexm0_u_logic_M9owx4_inst_cortexm0_u_logic_M9owx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F9owx4_pack_2,
      O => inst_cortexm0_u_logic_F9owx4
    );
  inst_cortexm0_u_logic_M9owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"AA0A0000AA0A0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Ts5wx4,
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_M9owx4
    );
  inst_cortexm0_u_logic_F9owx41 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"CC0C0000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_M5tvx4,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      O => inst_cortexm0_u_logic_F9owx4_pack_2
    );
  inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"0005007705057777"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_18_IBUF_0,
      ADR4 => inst_cortexm0_u_logic_G6owx4,
      ADR2 => inst_cortexm0_u_logic_C9a3z4_27771,
      ADR5 => inst_cortexm0_u_logic_Ipn2z4_26642,
      ADR3 => inst_cortexm0_u_logic_M9owx4,
      O => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o1_27769
    );
  inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o21_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"FEFAEEAAFCF0CC00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_She3z4_27767,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR3 => inst_cortexm0_u_logic_Ble3z4_27768,
      ADR1 => inst_cortexm0_u_logic_M9owx4,
      ADR0 => inst_cortexm0_u_logic_F9owx4,
      ADR5 => inst_cortexm0_u_logic_Lee3z4_26662,
      O => N1282
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o1_inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11_18148,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11_0
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"0CCC0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_W3f3z4_28330,
      ADR3 => inst_cortexm0_u_logic_M5f3z4_28118,
      ADR4 => inst_cortexm0_u_logic_H6tvx4,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR1 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o1_28739
    );
  inst_cortexm0_u_logic_Intwx4_Pntwx4_AND_3957_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"0000000200000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR0 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => inst_cortexm0_u_logic_Intwx4_Pntwx4_AND_3957_o
    );
  inst_cortexm0_u_logic_Lstwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"7733773377337733"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"7F3FFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR2 => inst_cortexm0_u_logic_K7g3z4_27188,
      ADR1 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11_18148
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"FFFF54FCFFFF1030"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_D3uvx4,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o3_26792,
      ADR5 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o1_27938,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o4_26807
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"FAF0AA00FEFCEECC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_M5f3z4_28118,
      ADR2 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      ADR4 => inst_cortexm0_u_logic_M9owx4,
      ADR3 => inst_cortexm0_u_logic_I7owx4,
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => N1221
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"00000000BBFF88FF"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      ADR0 => inst_cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4293_o,
      ADR4 => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o,
      ADR1 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => N1221,
      O => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o5
    );
  inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"AAF0AAF0CCFFCC00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ey9wx4,
      ADR2 => inst_cortexm0_u_logic_Hmqwx4,
      ADR0 => inst_cortexm0_u_logic_H2wwx4,
      ADR1 => inst_cortexm0_u_logic_Zkuwx4,
      ADR5 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o
    );
  inst_cortexm0_u_logic_Mmux_Z78wx415 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4344_o,
      ADR4 => inst_cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4229_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx416_26765
    );
  inst_cortexm0_u_logic_Ppzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"A0F080C0AAFF88CC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR5 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => inst_cortexm0_u_logic_Kqzvx4,
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR4 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      O => N588
    );
  inst_cortexm0_u_logic_Bzowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"6500A5006500A500"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Tzxwx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR1 => inst_cortexm0_u_logic_Y5ywx4,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Bzowx4
    );
  inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"FFFFFFFFF7F37733"
    )
    port map (
      ADR4 => ahbmi_hrdata_17_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_B7owx4,
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR0 => inst_cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4061_o,
      ADR1 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o2_27820,
      ADR5 => inst_cortexm0_u_logic_Intwx4_Pntwx4_AND_3957_o,
      O => N1521
    );
  inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"000000DF0000DFDF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Aze3z4_28120,
      ADR0 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_I7owx4,
      ADR1 => inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o,
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      ADR4 => N1521,
      O => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o
    );
  inst_cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4186_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      ADR4 => ahbmi_hrdata_12_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_I7owx4,
      ADR0 => inst_cortexm0_u_logic_Z2h3z4_28138,
      ADR5 => inst_cortexm0_u_logic_G6owx4,
      ADR2 => inst_cortexm0_u_logic_I1h3z4_27849,
      O => N154
    );
  inst_cortexm0_u_logic_Z2h3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z2h3z4_CLK,
      I => inst_cortexm0_u_logic_Unmvx4,
      O => inst_cortexm0_u_logic_Z2h3z4_28138,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Unmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"DF5FDD55CF0FCC00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR3 => inst_cortexm0_u_logic_Iwh2z4_20_0,
      ADR2 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR5 => inst_cortexm0_u_logic_Z2h3z4_28138,
      ADR4 => inst_cortexm0_u_logic_I1h3z4_27849,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      O => inst_cortexm0_u_logic_Unmvx4
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"AAAA0000F5A0F5A0"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_C3w2z4_27017,
      ADR0 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR3 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR4 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"CCDDCCCCCCDDDFDF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o1_27058,
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o2_27059,
      ADR0 => N772,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o3_27061,
      O => N1008
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"F111F111F000F100"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR0 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR1 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o4_26807,
      ADR5 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o6_26801,
      ADR3 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o2_26808,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o7_29340
    );
  inst_cortexm0_u_logic_Jca3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jca3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jca3z4_IN,
      O => inst_cortexm0_u_logic_Jca3z4_25663,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"77F70000FFFF0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      ADR5 => inst_cortexm0_u_logic_Jca3z4_25663,
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR4 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o7_29340,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o
    );
  inst_cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1008_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"3FF3FF3333FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR3 => inst_cortexm0_u_logic_Tzxwx4,
      ADR2 => inst_cortexm0_u_logic_Y5ywx4,
      ADR4 => inst_cortexm0_u_logic_M6ywx4,
      ADR1 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1008_o
    );
  inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"080C080C88CC88CC"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Uic3z4_27296,
      ADR5 => inst_cortexm0_u_logic_F9owx4,
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR0 => inst_cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4111_o,
      ADR1 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o2_26654,
      O => N1447
    );
  inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"DDDD8888F5A0F5A0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Lr9wx4,
      ADR2 => inst_cortexm0_u_logic_Bywwx4,
      ADR1 => inst_cortexm0_u_logic_Qxuwx4,
      ADR4 => inst_cortexm0_u_logic_Svqwx4,
      ADR0 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o
    );
  inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"1155105033FF30F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_M9owx4,
      ADR3 => inst_cortexm0_u_logic_N7c3z4_26656,
      ADR5 => inst_cortexm0_u_logic_I7owx4,
      ADR0 => inst_cortexm0_u_logic_Qxa3z4_26657,
      ADR2 => inst_cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1008_o,
      ADR4 => inst_cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4104_o,
      O => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o2_26654
    );
  inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y100",
      INIT => X"ECECCCCCCCECCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR2 => inst_cortexm0_u_logic_M5f3z4_28118,
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_W3f3z4_28330,
      O => N972
    );
  inst_cortexm0_u_logic_O3pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"F0A08080FFAACC88"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_W6iwx4,
      ADR1 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR0 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      ADR4 => inst_cortexm0_u_logic_Jbowx4_Qbowx4_AND_3352_o,
      ADR2 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      O => inst_cortexm0_u_logic_O3pvx41_27353
    );
  inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"0F0FCFFF55FF55FF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR2 => inst_cortexm0_u_logic_Yp7wx4,
      O => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o
    );
  inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"3F30353030303030"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR5 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_Ar7wx4,
      O => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o
    );
  inst_cortexm0_u_logic_Ar7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"AAAAAAAA0A0A0A0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR5 => inst_cortexm0_u_logic_Ok7wx4,
      ADR0 => inst_cortexm0_u_logic_Dw7wx4,
      O => inst_cortexm0_u_logic_Ar7wx4
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"04C4000034F43030"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Hc23z4_28733,
      ADR0 => inst_cortexm0_u_logic_Oas2z4_25998,
      ADR3 => inst_cortexm0_u_logic_Rkd3z4_27200,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o4_28798
    );
  inst_cortexm0_u_logic_Hszvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"1030113350F055FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Euzvx4,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_7_0,
      ADR0 => inst_cortexm0_u_logic_n16534_4_0,
      O => inst_cortexm0_u_logic_Hszvx4
    );
  inst_cortexm0_u_logic_U593z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U593z4_CLK,
      I => inst_cortexm0_u_logic_Fskvx4,
      O => inst_cortexm0_u_logic_U593z4_25958,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fskvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"0FCFAFEF00C0AAEA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Hszvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_U593z4_25958,
      ADR1 => inst_cortexm0_u_logic_Nbx2z4_28030,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      O => inst_cortexm0_u_logic_Fskvx4
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"0000010001000100"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Rds2z4_26116,
      ADR2 => inst_cortexm0_u_logic_An83z4_27364,
      ADR0 => inst_cortexm0_u_logic_K7s2z4_27365,
      ADR1 => inst_cortexm0_u_logic_Arv2z4_25787,
      ADR3 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o11_0,
      ADR4 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o12_29342
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Rds2z4_26116,
      ADR0 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o8_29344
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"AA000A0022000200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_I463z4_28306,
      ADR2 => inst_cortexm0_u_logic_Zu43z4_26135,
      ADR3 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o8_29344,
      ADR0 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o7_0,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o9_29343
    );
  inst_cortexm0_u_logic_Rds2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rds2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rds2z4_IN,
      O => inst_cortexm0_u_logic_Rds2z4_26116,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"FFF0BBB0FFF08880"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o4_28798,
      ADR5 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o1_28797,
      ADR4 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o3_27663,
      ADR2 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o12_29342,
      ADR3 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o9_29343,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o
    );
  inst_cortexm0_u_logic_X61wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"FF00FF00FF37C800"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wfuwx4,
      ADR1 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5_26306,
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR4 => N1005,
      ADR3 => N1006,
      ADR2 => inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_27165,
      O => inst_cortexm0_u_logic_X61wx43_27163
    );
  inst_cortexm0_u_logic_I463z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I463z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I463z4_IN,
      O => inst_cortexm0_u_logic_I463z4_28306,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wn1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"5555000055D500C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR5 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR4 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      O => N417
    );
  inst_cortexm0_u_logic_Eyr2z4_inst_cortexm0_u_logic_Eyr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_P12wx47_23515,
      O => inst_cortexm0_u_logic_P12wx47_0
    );
  inst_cortexm0_u_logic_P12wx47 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y107"
    )
    port map (
      IA => N1427,
      IB => N1428,
      O => inst_cortexm0_u_logic_P12wx47_23515,
      SEL => inst_cortexm0_u_logic_H3d3z4_26091
    );
  inst_cortexm0_u_logic_P12wx47_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"ABBBABFFABBBABFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Otr2z4_26208,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => inst_cortexm0_u_logic_Qz43z4_25967,
      ADR0 => inst_cortexm0_u_logic_P12wx45_29487,
      O => N1427
    );
  inst_cortexm0_u_logic_P12wx47_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"0505F5F5F0F0F0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Cvr2z4_25942,
      ADR4 => inst_cortexm0_u_logic_Szr2z4_26632,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1428
    );
  inst_cortexm0_u_logic_P12wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"0030F03000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Eyr2z4_26042,
      ADR1 => inst_cortexm0_u_logic_Qwr2z4_26320,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_P12wx45_29487
    );
  inst_cortexm0_u_logic_Eyr2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eyr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eyr2z4_IN,
      O => inst_cortexm0_u_logic_Eyr2z4_26042,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F8e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F8e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F8e3z4_IN,
      O => inst_cortexm0_u_logic_F8e3z4_27444,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gm1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => X"FFFFFFFF5FFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_F8e3z4_27444,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Gm1wx48_27216
    );
  inst_cortexm0_u_logic_Mmux_N10xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y90",
      INIT => X"AA2AFF00FF00FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Usl2z4_26324,
      ADR1 => inst_cortexm0_u_logic_Uic3z4_27296,
      ADR0 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR2 => inst_cortexm0_u_logic_N7c3z4_26656,
      ADR4 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR5 => inst_cortexm0_u_logic_Ipb3z4_27294,
      O => inst_cortexm0_u_logic_N10xx4
    );
  inst_cortexm0_u_logic_Jjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y90",
      INIT => X"FFC0FFC0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Uic3z4_27296,
      ADR5 => inst_cortexm0_u_logic_N7c3z4_26656,
      ADR2 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR1 => inst_cortexm0_u_logic_Ipb3z4_27294,
      O => inst_cortexm0_u_logic_Jjuwx41_28170
    );
  inst_cortexm0_u_logic_N7c3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_N7c3z4_CLK,
      I => inst_cortexm0_u_logic_K1ivx4,
      O => inst_cortexm0_u_logic_N7c3z4_26656,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_K1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y90",
      INIT => X"0EEE02220EEE0AAA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Iuuvx4,
      ADR5 => inst_cortexm0_u_logic_Yz4wx4,
      ADR4 => inst_cortexm0_u_logic_D9ovx4,
      ADR0 => inst_cortexm0_u_logic_N7c3z4_26656,
      ADR2 => inst_cortexm0_u_logic_Fsyvx4,
      ADR1 => HWDATA(5),
      O => inst_cortexm0_u_logic_K1ivx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y90",
      INIT => X"FFBAFFBAFFFFFFBA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_X0c3z4_27480,
      ADR1 => inst_cortexm0_u_logic_N7c3z4_26656,
      ADR0 => inst_cortexm0_u_logic_Mmux_H3ivx418_28332,
      ADR3 => inst_cortexm0_u_logic_Mmux_H3ivx419_28333,
      ADR4 => inst_cortexm0_u_logic_W0ivx4,
      ADR2 => inst_cortexm0_u_logic_K1ivx4,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4110_28331
    );
  inst_cortexm0_u_logic_Yz4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"0000000008000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_Yz4wx4
    );
  inst_cortexm0_u_logic_Zyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"F5F5F3F3A0F0C0F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR4 => inst_cortexm0_u_logic_Wq5wx4,
      ADR0 => inst_cortexm0_u_logic_Uvzvx4,
      ADR3 => inst_cortexm0_u_logic_Yz4wx4,
      ADR1 => inst_cortexm0_u_logic_S71wx4,
      ADR5 => inst_cortexm0_u_logic_D9ovx4,
      O => inst_cortexm0_u_logic_Zyhvx41_27717
    );
  inst_cortexm0_u_logic_Kss2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kss2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kss2z4_IN,
      O => inst_cortexm0_u_logic_Kss2z4_26130,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_D9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"0000000004000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR5 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_D9ovx4
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"A8A8A0A0AAA8A0A0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR2 => N448,
      ADR5 => inst_cortexm0_u_logic_A6zwx4,
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR3 => inst_cortexm0_u_logic_H6zwx4,
      O => N1099
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"F5F4FFFFF1F0FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR4 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      ADR3 => N1099,
      ADR5 => N1100,
      ADR0 => N90,
      O => N694
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"FFF0F0F0EEE0E0E0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR1 => inst_cortexm0_u_logic_Gyvwx4,
      ADR3 => inst_cortexm0_u_logic_Fczwx4,
      ADR5 => inst_cortexm0_u_logic_Viuwx4,
      ADR4 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR2 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      O => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"DDDDDDDD00000008"
    )
    port map (
      ADR2 => N633,
      ADR3 => inst_cortexm0_u_logic_Pazwx41_26907,
      ADR0 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR1 => inst_cortexm0_u_logic_A6zwx4,
      ADR4 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      ADR5 => inst_cortexm0_u_logic_H6zwx4,
      O => N90
    );
  inst_cortexm0_u_logic_Ztc3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y88",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ztc3z4_CLK,
      I => inst_cortexm0_u_logic_Cknvx4,
      O => inst_cortexm0_u_logic_Ztc3z4_26447,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Cknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y88",
      INIT => X"F7FFFFFF00080000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_M5tvx4,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR5 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR2 => inst_cortexm0_u_logic_Zhyvx4,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_Cknvx4
    );
  inst_cortexm0_u_logic_F4c3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y88",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F4c3z4_CLK,
      I => inst_cortexm0_u_logic_D1ivx4_28317,
      O => inst_cortexm0_u_logic_F4c3z4_27250,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_D1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y88",
      INIT => X"0E0FEEFF02002200"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Uvzvx4,
      ADR4 => inst_cortexm0_u_logic_Fsyvx4,
      ADR2 => inst_cortexm0_u_logic_Jruvx4,
      ADR5 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => N44,
      O => inst_cortexm0_u_logic_D1ivx4_28317
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_T5zwx4,
      O => inst_cortexm0_u_logic_T5zwx4_0
    );
  inst_cortexm0_u_logic_Mmux_T5zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y94"
    )
    port map (
      IA => N1361,
      IB => N1362,
      O => inst_cortexm0_u_logic_T5zwx4,
      SEL => inst_cortexm0_u_logic_Viuwx4
    );
  inst_cortexm0_u_logic_Mmux_T5zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"7333555557335555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR1 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR2 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR5 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR4 => N264,
      ADR3 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      O => N1361
    );
  inst_cortexm0_u_logic_Mmux_T5zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"080008007FFF7FFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_H2f3z4_28211,
      ADR2 => inst_cortexm0_u_logic_Gcb3z4_27248,
      ADR1 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR5 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR0 => inst_cortexm0_u_logic_Nyvwx4_2(8),
      O => N1362
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"F737F737FFFFF505"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Iazwx4,
      ADR4 => N458,
      ADR3 => inst_cortexm0_u_logic_Ngzwx4,
      ADR1 => N459,
      ADR2 => inst_cortexm0_u_logic_Pazwx4,
      ADR5 => inst_cortexm0_u_logic_Viuwx4,
      O => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176
    );
  inst_cortexm0_u_logic_Viuwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"F3333333F0005000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vve3z4_27821,
      ADR3 => inst_cortexm0_u_logic_Y9l2z4_27822,
      ADR5 => inst_cortexm0_u_logic_Nyvwx4,
      ADR0 => N494,
      ADR4 => inst_cortexm0_u_logic_Viuwx44_28613,
      ADR1 => N495,
      O => inst_cortexm0_u_logic_Viuwx4
    );
  inst_cortexm0_u_logic_Ayzwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y89",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Jkc3z4_27254,
      ADR5 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR4 => inst_cortexm0_u_logic_Ayzwx41_27481,
      O => inst_cortexm0_u_logic_Ayzwx4
    );
  N448_N448_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N890,
      O => N890_0
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y95"
    )
    port map (
      IA => N1369,
      IB => N1370,
      O => N890,
      SEL => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"AFAFEFAFFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR0 => N448,
      ADR4 => inst_cortexm0_u_logic_A6zwx4,
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      O => N1369
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"FFF5FFF5FFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR3 => N448,
      O => N1370
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"FFFFFFFFFEFAFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR1 => inst_cortexm0_u_logic_Ipn2z4_26642,
      ADR2 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR4 => inst_cortexm0_u_logic_V6zwx4,
      ADR0 => inst_cortexm0_u_logic_Pazwx4,
      ADR5 => inst_cortexm0_u_logic_Viuwx4,
      O => N448
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"000F020F000F0B0F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR2 => N448,
      ADR0 => inst_cortexm0_u_logic_A6zwx4,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR1 => inst_cortexm0_u_logic_H6zwx4,
      O => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_26784
    );
  inst_cortexm0_u_logic_Z0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y87",
      INIT => X"0020000000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_Z0uvx4
    );
  inst_cortexm0_u_logic_hwdata_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"337700000A5F0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR3 => inst_cortexm0_u_logic_Djzvx4,
      ADR0 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR5 => inst_cortexm0_u_logic_Oq42z4,
      ADR2 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR1 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      O => HWDATA(26)
    );
  inst_cortexm0_u_logic_Uic3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uic3z4_CLK,
      I => inst_cortexm0_u_logic_G1nvx4,
      O => inst_cortexm0_u_logic_Uic3z4_27296,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_G1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"F7FFFFFF04000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_Uic3z4_27296,
      ADR2 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_G1nvx4
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW5_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"0F000F00CFCCCFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR5 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR2 => inst_cortexm0_u_logic_A6zwx4,
      O => N937
    );
  inst_cortexm0_u_logic_Hzj2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hzj2z4_CLK,
      I => inst_cortexm0_u_logic_M5mvx4_23484,
      O => inst_cortexm0_u_logic_Hzj2z4_26372,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_M5mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"FBF3BB33FFFFAA00"
    )
    port map (
      ADR4 => N180_0,
      ADR2 => inst_cortexm0_u_logic_Vr32z4_Cs32z4_AND_5574_o,
      ADR5 => inst_cortexm0_u_logic_Pmvvx4,
      ADR1 => inst_cortexm0_u_logic_E132z4_L132z4_AND_5470_o,
      ADR0 => inst_cortexm0_u_logic_S5b3z4_28366,
      ADR3 => inst_cortexm0_u_logic_Rbmvx42,
      O => inst_cortexm0_u_logic_M5mvx4_23484
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"FFFB000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => N633,
      ADR3 => inst_cortexm0_u_logic_Pazwx41_26907,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR5 => inst_cortexm0_u_logic_A6zwx4,
      O => N935
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"3F0C2E2E0C0C0C0C"
    )
    port map (
      ADR3 => N936,
      ADR4 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR1 => inst_cortexm0_u_logic_H6zwx4,
      ADR2 => N937,
      ADR0 => N935,
      O => N699
    );
  inst_cortexm0_u_logic_Qz43z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qz43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qz43z4_IN,
      O => inst_cortexm0_u_logic_Qz43z4_25967,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"FA0AF0000A0A0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Gcb3z4_27248,
      ADR0 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR5 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR4 => inst_cortexm0_u_logic_Tqs2z4_26322,
      ADR2 => inst_cortexm0_u_logic_Nyvwx4,
      O => N459
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"FFFFFFFFFFFFFDDD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR2 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR4 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR0 => inst_cortexm0_u_logic_V6zwx4,
      ADR1 => inst_cortexm0_u_logic_Zxvwx4,
      ADR5 => inst_cortexm0_u_logic_Gyvwx4,
      O => N776
    );
  inst_cortexm0_u_logic_Vve3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vve3z4_CLK,
      I => inst_cortexm0_u_logic_I2nvx4,
      O => inst_cortexm0_u_logic_Vve3z4_27821,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_I2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"EFFF2FFF001000D0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o,
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR4 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR5 => inst_cortexm0_u_logic_Vve3z4_27821,
      ADR2 => inst_cortexm0_u_logic_Zyovx4,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_I2nvx4
    );
  inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"111155553333FFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Gza3z4_28111,
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR5 => inst_cortexm0_u_logic_H6tvx4,
      ADR0 => inst_cortexm0_u_logic_Taa3z4_0,
      O => N1439
    );
  inst_cortexm0_u_logic_Ithvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"FF8FFF80FF0FFF00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zjq2z4_27797,
      ADR0 => inst_cortexm0_u_logic_Roh2z4_18_0,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Ithvx41_28383
    );
  inst_cortexm0_u_logic_Iv0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"FF0AFF0FFFA3FFAF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hy0wx4,
      ADR5 => inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR3 => inst_cortexm0_u_logic_Bpzvx4,
      O => N1215
    );
  inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"FF11FF3FFF00FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o3,
      ADR1 => inst_cortexm0_u_logic_B2uvx4_0,
      ADR4 => inst_cortexm0_u_logic_M5tvx4,
      ADR0 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR2 => inst_cortexm0_u_logic_Adt2z4_27563,
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4152 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"FF7FFFFFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_O2bwx4,
      ADR1 => inst_cortexm0_u_logic_L9zvx431,
      ADR2 => inst_cortexm0_u_logic_Bsawx4_Isawx4_AND_2027_o31,
      ADR3 => N860,
      ADR5 => inst_cortexm0_u_logic_Ox1wx431,
      ADR0 => N706,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4154_29347
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4153 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4140_28792,
      ADR4 => inst_cortexm0_u_logic_Jr1wx4,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4128_27170,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4129_27860,
      ADR1 => N949,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4154_29347,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4155
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4128 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"2FFF2F2F22FF2222"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ra1wx4,
      ADR1 => inst_cortexm0_u_logic_Qk1wx4,
      ADR3 => inst_cortexm0_u_logic_Euzvx4,
      ADR4 => inst_cortexm0_u_logic_Sl8wx4,
      ADR0 => inst_cortexm0_u_logic_Ya8wx4,
      ADR5 => inst_cortexm0_u_logic_Tb8wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4127_29346
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4153_SW0_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"CFCFCFCFFFFFFFEF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR2 => inst_cortexm0_u_logic_J00wx42_28774,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_5_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_8_0,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_10_0,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4127_29346,
      O => N949
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4137 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"DFCFDFCFDDCCDDCC"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Lf0wx4,
      ADR0 => inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o,
      ADR5 => inst_cortexm0_u_logic_Qk1wx4,
      ADR2 => inst_cortexm0_u_logic_R99wx4_B19wx4_XOR_66_o,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4135_28768,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4136_29351
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"FF5FFF00DF5FCC00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4134_29349,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4139,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4136_29351,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4140_28792
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4132 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"4F44FFFF4F444F44"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o,
      ADR3 => inst_cortexm0_u_logic_Nozvx4,
      ADR1 => inst_cortexm0_u_logic_Hy0wx4,
      ADR2 => inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o,
      ADR5 => inst_cortexm0_u_logic_N90wx4,
      ADR4 => inst_cortexm0_u_logic_E5awx4_B19wx4_XOR_70_o,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4131_29350
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4135 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"FFFFFFFFFFFFFFF4"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fj0wx4,
      ADR0 => inst_cortexm0_u_logic_M9awx4_B19wx4_XOR_72_o,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4133_26590,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4132_26633,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4130_27034,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4131_29350,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4134_29349
    );
  inst_cortexm0_u_logic_Xyn2z4_inst_cortexm0_u_logic_Xyn2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(2),
      O => HWDATA_2_0
    );
  inst_cortexm0_u_logic_Xyn2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xyn2z4_CLK,
      I => HWDATA(18),
      O => inst_cortexm0_u_logic_Xyn2z4_27889,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_18_11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"2323737323237373"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR0 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_St0wx4,
      ADR5 => '1',
      O => HWDATA(18)
    );
  inst_cortexm0_u_logic_hwdata_o_2_1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"30303030"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => '1',
      O => HWDATA(2)
    );
  inst_cortexm0_u_logic_Yjzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"FF3BFFFF00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_27_0,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      O => N760
    );
  inst_cortexm0_u_logic_Vjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"CE000A000A000A00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR5 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Xyk2z4_27894,
      ADR2 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N140
    );
  inst_cortexm0_u_logic_Duhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"DDDD1D1D00DD001D"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_25_0,
      ADR0 => inst_cortexm0_u_logic_Xyk2z4_27894,
      ADR5 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR3 => inst_cortexm0_u_logic_Roh2z4_23_0,
      O => N610
    );
  N1084_N1084_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_18717,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_0
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y99"
    )
    port map (
      IA => N1663,
      IB => N1664,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_18717,
      SEL => inst_cortexm0_u_logic_Kzqvx42_26371
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"CCFFAAAACC00AAAA"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR1 => N915,
      ADR3 => inst_cortexm0_u_logic_Ozywx4,
      ADR5 => N1401,
      ADR0 => N1084,
      O => N1663
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"FFE2CCE233E200E2"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR1 => inst_cortexm0_u_logic_Ozywx4,
      ADR4 => N1403,
      ADR5 => N915,
      ADR2 => N1400,
      ADR0 => N1399,
      O => N1664
    );
  inst_cortexm0_u_logic_E5owx44_SW14 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"AAABAAAAAAA8AAAA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR2 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_S4pwx4,
      ADR5 => N916,
      ADR0 => N915,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1084
    );
  inst_cortexm0_u_logic_E5owx44_SW15_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"FAFB5040FFFF0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR1 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => N916,
      ADR2 => N915,
      ADR5 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1399
    );
  inst_cortexm0_u_logic_A6tvx4_inst_cortexm0_u_logic_A6tvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B2uvx4,
      O => inst_cortexm0_u_logic_B2uvx4_0
    );
  inst_cortexm0_u_logic_A6tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"0000010000000100"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_A6tvx4
    );
  inst_cortexm0_u_logic_B2uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"00000010"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_B2uvx4
    );
  inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"BFBB3F33BFBBBFBB"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o2_29357,
      ADR4 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => inst_cortexm0_u_logic_Vssvx4,
      ADR1 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o3_26449
    );
  inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"0101030311113333"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Aea3z4_26446,
      ADR2 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR4 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR0 => inst_cortexm0_u_logic_Ts5wx4,
      ADR5 => inst_cortexm0_u_logic_M5tvx4,
      O => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o1_29358
    );
  inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"0707000007070000"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o1_29358,
      ADR2 => inst_cortexm0_u_logic_A6tvx4,
      ADR1 => inst_cortexm0_u_logic_Japwx4,
      ADR0 => inst_cortexm0_u_logic_F2o2z4_26445,
      O => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o2_29357
    );
  inst_cortexm0_u_logic_B9g3z4_inst_cortexm0_u_logic_B9g3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ldhvx42_pack_6,
      O => inst_cortexm0_u_logic_Ldhvx42_29353
    );
  inst_cortexm0_u_logic_Kvfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"DDDDFFFFDDDDFFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kvfwx4
    );
  inst_cortexm0_u_logic_Ldhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"23000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pri3z4_21_0,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      O => inst_cortexm0_u_logic_Ldhvx42_pack_6
    );
  inst_cortexm0_u_logic_Ldhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"FFCAFF0AFF0AFF0A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_B9g3z4_28038,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_19_0,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Ldhvx41_29354
    );
  inst_cortexm0_u_logic_B9g3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B9g3z4_CLK,
      I => inst_cortexm0_u_logic_Ldhvx4,
      O => inst_cortexm0_u_logic_B9g3z4_28038,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ldhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"FF8AFF8AFF88FF8A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR1 => inst_cortexm0_u_logic_Ldhvx42_29353,
      ADR3 => inst_cortexm0_u_logic_Ldhvx41_29354,
      ADR4 => inst_cortexm0_u_logic_Tj0wx4_28626,
      ADR5 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o,
      O => inst_cortexm0_u_logic_Ldhvx4
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"88888888888888AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o
    );
  inst_cortexm0_u_logic_Mmux_In8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"AFAFAFAF0F0FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_J4awx4_O3awx4_AND_1959_o,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_Muawx4,
      ADR2 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_In8wx4
    );
  inst_cortexm0_u_logic_Mmux_Hc8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"CFCFFFFF0F0F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Ecawx4_B19wx4_XOR_74_o,
      ADR5 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_Muawx4,
      ADR2 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Hc8wx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4129 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"4F4FFF4F4444FF44"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qs0wx4,
      ADR0 => inst_cortexm0_u_logic_Nozvx4,
      ADR2 => inst_cortexm0_u_logic_N90wx4,
      ADR3 => inst_cortexm0_u_logic_Hc8wx4,
      ADR1 => inst_cortexm0_u_logic_In8wx4,
      ADR5 => inst_cortexm0_u_logic_Jd8wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4128_27170
    );
  inst_cortexm0_u_logic_Mmux_Jd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"D174D174FFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      ADR1 => inst_cortexm0_u_logic_E5awx4,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR5 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Jd8wx4
    );
  inst_cortexm0_u_logic_Ekcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"00005C5C0000FC0C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Zfh3z4_26602,
      ADR1 => inst_cortexm0_u_logic_Llq2z4_26862,
      ADR2 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR0 => inst_cortexm0_u_logic_N90wx46_26863,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Ekcvx4
    );
  inst_cortexm0_u_logic_C70wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"130013135F005F5F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_N90wx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_n16534_20_0,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_23_0,
      O => inst_cortexm0_u_logic_C70wx4
    );
  inst_cortexm0_u_logic_Zfh3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zfh3z4_CLK,
      I => inst_cortexm0_u_logic_Q9kvx4,
      O => inst_cortexm0_u_logic_Zfh3z4_26602,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q9kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"0FCFAFEF00C0AAEA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nox2z4_26599,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Zfh3z4_26602,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_C70wx4,
      O => inst_cortexm0_u_logic_Q9kvx4
    );
  inst_cortexm0_u_logic_Qztvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"0000008000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR1 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR4 => inst_cortexm0_u_logic_Ffs2z4_26029,
      O => inst_cortexm0_u_logic_Qztvx4
    );
  inst_cortexm0_u_logic_Do1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => X"C328C300FF28FF00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR5 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      ADR3 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o,
      ADR1 => inst_cortexm0_u_logic_S3cwx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Do1wx4311_29348
    );
  inst_cortexm0_u_logic_Do1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => X"FF82FF820000FF82"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      ADR1 => inst_cortexm0_u_logic_S3cwx4,
      ADR0 => inst_cortexm0_u_logic_Olzvx4,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR3 => inst_cortexm0_u_logic_Do1wx4311_29348,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_11_0,
      O => inst_cortexm0_u_logic_Do1wx431
    );
  inst_cortexm0_u_logic_L9zvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"FFFFFFFFC404C404"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR5 => inst_cortexm0_u_logic_Q8zvx4,
      ADR2 => inst_cortexm0_u_logic_Dih2z4,
      ADR1 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_L9zvx431
    );
  inst_cortexm0_u_logic_Rix2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rix2z4_CLK,
      I => inst_cortexm0_u_logic_Xjhvx4_18601,
      O => inst_cortexm0_u_logic_Rix2z4_27895,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xjhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"FFFF0C0EFFFF3F1F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => N600,
      ADR2 => N601,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR0 => inst_cortexm0_u_logic_X61wx43_27163,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Xjhvx4_18601
    );
  inst_cortexm0_u_logic_Jq13z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jq13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jq13z4_IN,
      O => inst_cortexm0_u_logic_Jq13z4_26569,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"F000FAAAF000F000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Zva3z4_25860,
      ADR5 => inst_cortexm0_u_logic_L5owx4,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR4 => inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o,
      ADR0 => inst_cortexm0_u_logic_Oldwx4,
      O => N1523
    );
  inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"CCF0CCF0AAFFAA00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zkuwx4,
      ADR0 => inst_cortexm0_u_logic_H2wwx4,
      ADR1 => inst_cortexm0_u_logic_Pjqwx4,
      ADR2 => inst_cortexm0_u_logic_Ai9wx4,
      ADR3 => inst_cortexm0_u_logic_Y5ywx4,
      ADR5 => inst_cortexm0_u_logic_D5ywx4,
      O => inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o
    );
  inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"00003F2A3F2A3F2A"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_I7owx4,
      ADR4 => inst_cortexm0_u_logic_Zva3z4_25860,
      ADR1 => inst_cortexm0_u_logic_F9owx4,
      ADR2 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR0 => inst_cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1008_o,
      ADR3 => inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o,
      O => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o2
    );
  inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"0F00FFFF0F00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR2 => inst_cortexm0_u_logic_Mydwx4,
      ADR4 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o2,
      O => N1181
    );
  inst_cortexm0_u_logic_Hpd3z4_inst_cortexm0_u_logic_Hpd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Gm1wx417_18989,
      O => inst_cortexm0_u_logic_Gm1wx417_0
    );
  inst_cortexm0_u_logic_Hpd3z4_inst_cortexm0_u_logic_Hpd3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pri3z4(33),
      O => inst_cortexm0_u_logic_Pri3z4_33_0
    );
  inst_cortexm0_u_logic_Gm1wx416 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y122"
    )
    port map (
      IA => N1673,
      IB => N1674,
      O => inst_cortexm0_u_logic_Gm1wx417_18989,
      SEL => inst_cortexm0_u_logic_Svk2z4_25875
    );
  inst_cortexm0_u_logic_Hpd3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hpd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hpd3z4_IN,
      O => inst_cortexm0_u_logic_Hpd3z4_25919,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gm1wx416_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"FCFC7C7FFCFC7C7F"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_M3e3z4_27214,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_Snd3z4_26163,
      O => N1673
    );
  inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y122"
    )
    port map (
      CI => inst_cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28023,
      CYINIT => '0',
      CO(3) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED,
      CO(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED,
      CO(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED,
      CO(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED,
      DI(3) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED,
      DI(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED,
      DI(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED,
      DI(0) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED,
      O(3) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED,
      O(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED,
      O(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED,
      O(0) => inst_cortexm0_u_logic_Pri3z4(33),
      S(3) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED,
      S(2) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED,
      S(1) => NLW_inst_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED,
      S(0) => inst_cortexm0_u_logic_Madd_n16585_cy_32_rt_19007
    );
  inst_cortexm0_u_logic_Gm1wx416_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"FFFFF1FBFFFFF1FB"
    )
    port map (
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_X1e3z4_27213,
      ADR1 => inst_cortexm0_u_logic_Hpd3z4_25919,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => N1674
    );
  inst_cortexm0_u_logic_Madd_n16585_cy_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Madd_n16585_cy_32_0,
      O => inst_cortexm0_u_logic_Madd_n16585_cy_32_rt_19007
    );
  inst_cortexm0_u_logic_Kxe3z4_inst_cortexm0_u_logic_Kxe3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_8_pack_2,
      O => HWDATA(8)
    );
  inst_cortexm0_u_logic_Kxe3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kxe3z4_CLK,
      I => HWDATA(9),
      O => inst_cortexm0_u_logic_Kxe3z4_27825,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_9_11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"1B1B1B1B1B1B1B1B"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Wq5wx4,
      ADR1 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o,
      ADR2 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR5 => '1',
      O => HWDATA(9)
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_8_11 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"00AA55FF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_P12wx4,
      ADR3 => inst_cortexm0_u_logic_Zhyvx4,
      ADR0 => inst_cortexm0_u_logic_Wq5wx4,
      ADR1 => '1',
      ADR2 => '1',
      O => HWDATA_8_pack_2
    );
  inst_cortexm0_u_logic_W3f3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W3f3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_W3f3z4_IN,
      O => inst_cortexm0_u_logic_W3f3z4_28330,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zhyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"F0F03030A0A02020"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Qz33z4_25952,
      ADR2 => inst_cortexm0_u_logic_Q8ywx4,
      ADR0 => inst_cortexm0_u_logic_Zhyvx43_28569,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR5 => inst_cortexm0_u_logic_Zhyvx42_27814,
      O => inst_cortexm0_u_logic_Zhyvx4
    );
  N421_N421_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N422,
      O => N422_0
    );
  inst_cortexm0_u_logic_Mb1wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"5040554450405544"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573,
      ADR0 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR4 => inst_cortexm0_u_logic_Pmnwx4,
      ADR2 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR5 => '1',
      O => N421
    );
  inst_cortexm0_u_logic_Mb1wx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"50405444"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573,
      ADR0 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR4 => inst_cortexm0_u_logic_Pmnwx4,
      ADR2 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => N422
    );
  inst_cortexm0_u_logic_Mb1wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"FFFFFFFF55F577F7"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      ADR3 => inst_cortexm0_u_logic_Hc1wx4,
      ADR5 => N343,
      ADR0 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR1 => inst_cortexm0_u_logic_Mb1wx41_27446,
      ADR4 => N421,
      O => N1014
    );
  inst_cortexm0_u_logic_Bspvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"EE00EE00EE000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR4 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR1 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR5 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      O => inst_cortexm0_u_logic_Bspvx41_28259
    );
  inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"110033005500F7F0"
    )
    port map (
      ADR3 => N1447,
      ADR0 => ahbmi_hrdata_29_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_G6owx4,
      ADR1 => inst_cortexm0_u_logic_Mka3z4_27858,
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR2 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o5,
      O => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o
    );
  inst_cortexm0_u_logic_Rd73z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rd73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rd73z4_IN,
      O => inst_cortexm0_u_logic_Rd73z4_25593,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wn1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => X"AF8FAF008C8C8C00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o,
      ADR0 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR4 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR1 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      ADR5 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      O => inst_cortexm0_u_logic_Wn1wx43_26744
    );
  inst_cortexm0_u_logic_Ojnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"AAAAAAAA00CFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Z7i2z4_26317,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR4 => N405_0,
      ADR5 => inst_cortexm0_u_logic_C4pvx4,
      ADR2 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o3_27137,
      ADR1 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o1,
      O => inst_cortexm0_u_logic_Ojnvx41_29362
    );
  inst_cortexm0_u_logic_Z7i2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z7i2z4_CLK,
      I => inst_cortexm0_u_logic_Ojnvx4,
      O => inst_cortexm0_u_logic_Z7i2z4_26317,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ojnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"FFFF0000FFFF0001"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Mtqvx4,
      ADR3 => inst_cortexm0_u_logic_O3pvx4,
      ADR4 => inst_cortexm0_u_logic_Ojnvx41_29362,
      O => inst_cortexm0_u_logic_Ojnvx4
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"0007007707077777"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR2 => inst_cortexm0_u_logic_Ts5wx4,
      ADR0 => inst_cortexm0_u_logic_T5g3z4_27183,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      ADR3 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_D4g3z4_27184,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3_27179
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"0000000003330FFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_M5tvx4,
      ADR3 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR1 => inst_cortexm0_u_logic_T5g3z4_27183,
      ADR4 => inst_cortexm0_u_logic_H6tvx4,
      ADR2 => inst_cortexm0_u_logic_Ts5wx4,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o6_27185
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"FAFBFAEAF0F3F0C0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR0 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o51,
      ADR1 => N852,
      ADR4 => N1124,
      ADR2 => N1125_0,
      ADR3 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o3_27137
    );
  inst_cortexm0_u_logic_R1w2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R1w2z4_CLK,
      I => inst_cortexm0_u_logic_Ocnvx4_18825,
      O => inst_cortexm0_u_logic_R1w2z4_25988,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ocnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"DDFD1131DDFF1133"
    )
    port map (
      ADR0 => N439_0,
      ADR3 => inst_cortexm0_u_logic_Hq1wx4,
      ADR1 => inst_cortexm0_u_logic_Tbuvx4,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR5 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o3_27137,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Ocnvx4_18825
    );
  inst_cortexm0_u_logic_O3pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"FFFFFEFCAA00AE0C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR0 => inst_cortexm0_u_logic_O3pvx41_27353,
      ADR5 => N1128_0,
      ADR1 => N1127,
      ADR2 => N852,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_O3pvx43_27357
    );
  N4_N4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N913,
      O => N913_0
    );
  inst_cortexm0_u_logic_Qe0wx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y110"
    )
    port map (
      IA => N1433,
      IB => N1434,
      O => N913,
      SEL => inst_cortexm0_u_logic_Pri3z4_22_0
    );
  inst_cortexm0_u_logic_Qe0wx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"0000000001010301"
    )
    port map (
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_W6iwx4,
      ADR4 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR0 => N4,
      O => N1433
    );
  inst_cortexm0_u_logic_Qe0wx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"0000CCCC40CCCCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => inst_cortexm0_u_logic_G6pvx4,
      ADR2 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR3 => N4,
      O => N1434
    );
  inst_cortexm0_u_logic_Qe0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"FFFFFF00F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4267_o,
      ADR5 => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573,
      ADR3 => inst_cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4074_o_27572,
      ADR2 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      O => N4
    );
  inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"00AA00CC00FF00FF"
    )
    port map (
      ADR2 => '1',
      ADR3 => N152,
      ADR1 => inst_cortexm0_u_logic_X5uwx4_E6uwx4_AND_4024_o,
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR0 => inst_cortexm0_u_logic_B8uwx4_I8uwx4_AND_4031_o,
      ADR5 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_H4uwx4_O4uwx4_AND_4019_o_27573
    );
  inst_cortexm0_u_logic_Hc1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"D0DD0000D0DDD0DD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vxf3z4_0,
      ADR5 => inst_cortexm0_u_logic_Wnv2z4_26193,
      ADR0 => inst_cortexm0_u_logic_Wor2z4_26194,
      ADR2 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR1 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => inst_cortexm0_u_logic_Hc1wx43_27390
    );
  inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"BBBB0B0B00BB000B"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fre3z4_25856,
      ADR3 => inst_cortexm0_u_logic_Rpe3z4_26166,
      ADR1 => inst_cortexm0_u_logic_Duv2z4_25995,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR0 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR4 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o8_28636
    );
  inst_cortexm0_u_logic_S71wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"F500F5F531003131"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hmv2z4_25994,
      ADR4 => inst_cortexm0_u_logic_Xg33z4_25852,
      ADR0 => inst_cortexm0_u_logic_Pz53z4_25939,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR2 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      O => inst_cortexm0_u_logic_S71wx47_27077
    );
  inst_cortexm0_u_logic_Fre3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fre3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fre3z4_IN,
      O => inst_cortexm0_u_logic_Fre3z4_25856,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"FFFFFFFFFCFFFCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o
    );
  inst_cortexm0_u_logic_O3pvx4_inst_cortexm0_u_logic_O3pvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1050,
      O => N1050_0
    );
  inst_cortexm0_u_logic_Ia0wx41_SW7 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y112"
    )
    port map (
      IA => '1',
      IB => N1388,
      O => N1050,
      SEL => N910
    );
  ahbmo_hprot_1_OBUF_1_30_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_30_D6LUT_O_UNCONNECTED
    );
  inst_cortexm0_u_logic_Ia0wx41_SW7_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"FFDFFF0FFFDDFF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Bpzvx4,
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_22_0,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      O => N1388
    );
  inst_cortexm0_u_logic_O3pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"2A2A2A2A2A2A2A0A"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U2ewx4,
      ADR2 => N464,
      ADR0 => inst_cortexm0_u_logic_O3pvx43_27357,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_O3pvx4
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"2222777732223777"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR3 => inst_cortexm0_u_logic_Qjuwx4,
      ADR1 => N1009,
      ADR4 => N1008,
      ADR0 => inst_cortexm0_u_logic_Tuvwx4,
      ADR5 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864
    );
  inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"FF00DC8CFF00CCCC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR5 => inst_cortexm0_u_logic_Qjuwx4,
      ADR3 => N882,
      ADR1 => N881,
      ADR4 => inst_cortexm0_u_logic_Tuvwx4,
      ADR0 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o71
    );
  inst_cortexm0_u_logic_Tuvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"0000000011310000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => inst_cortexm0_u_logic_Hzywx4,
      ADR3 => inst_cortexm0_u_logic_Ozywx4,
      ADR0 => inst_cortexm0_u_logic_E5owx42_26967,
      O => inst_cortexm0_u_logic_Tuvwx4
    );
  inst_cortexm0_u_logic_E5owx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"FFFF733373005000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_E5owx43_0,
      ADR1 => inst_cortexm0_u_logic_Hzywx4,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR4 => inst_cortexm0_u_logic_Ozywx4,
      ADR5 => inst_cortexm0_u_logic_E5owx42_26967,
      O => inst_cortexm0_u_logic_E5owx4
    );
  inst_cortexm0_u_logic_E5owx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"FFEEFF0EFFE0FF00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR3 => inst_cortexm0_u_logic_E5owx41_27080,
      ADR0 => inst_cortexm0_u_logic_S4pwx4,
      ADR2 => inst_cortexm0_u_logic_Vzywx4,
      ADR4 => N695,
      ADR5 => N694,
      O => inst_cortexm0_u_logic_E5owx42_26967
    );
  inst_cortexm0_u_logic_I7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"8088808880888088"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Japwx4,
      ADR3 => inst_cortexm0_u_logic_Lstwx42_26030,
      O => inst_cortexm0_u_logic_I7owx4
    );
  inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"A0FFA0A0A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_Oldwx4,
      ADR3 => inst_cortexm0_u_logic_U3ywx4_B4ywx4_AND_4468_o,
      ADR0 => inst_cortexm0_u_logic_I7owx4,
      ADR2 => inst_cortexm0_u_logic_W0b3z4_27190,
      O => N1451
    );
  inst_cortexm0_u_logic_Japwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"0000008000000080"
    )
    port map (
      ADR5 => '1',
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR0 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR1 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR4 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_Japwx4
    );
  inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"00005F3F5F3F5F3F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR1 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR2 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR5 => inst_cortexm0_u_logic_Dhb3z4_28116,
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      O => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o1_28443
    );
  inst_cortexm0_u_logic_Aea3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y103",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aea3z4_CLK,
      I => HWDATA(0),
      O => inst_cortexm0_u_logic_Aea3z4_26446,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_hwdata_o_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y103",
      INIT => X"4040CCCC40CCCCCC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_Q8ywx4,
      ADR2 => inst_cortexm0_u_logic_Qz33z4_25952,
      ADR0 => inst_cortexm0_u_logic_Sk52z4_Vb52z4_OR_1202_o,
      ADR5 => inst_cortexm0_u_logic_Zhyvx42_27814,
      ADR3 => inst_cortexm0_u_logic_Zhyvx43_28569,
      O => HWDATA(0)
    );
  inst_cortexm0_u_logic_X61wx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"0000FF0A0000AA0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263,
      ADR3 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o,
      ADR4 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR5 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      O => N431
    );
  inst_cortexm0_u_logic_Imnwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"C0C0CAC0CACACAC0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_R9nwx4,
      ADR0 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR3 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Lstwx41,
      ADR1 => inst_cortexm0_u_logic_Mq7wx4,
      O => inst_cortexm0_u_logic_Imnwx4_26171
    );
  inst_cortexm0_u_logic_Ba0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"F5F5F5F5F500F500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_W6iwx4,
      ADR3 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o_27263,
      ADR5 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR2 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o,
      O => N16
    );
  inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"A2A2AAAA8080AAAA"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o6_27252,
      ADR1 => inst_cortexm0_u_logic_Oldwx4,
      ADR2 => inst_cortexm0_u_logic_Tkdwx4,
      ADR4 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3564_o,
      O => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o
    );
  N473_N473_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1445_pack_3,
      O => N1445
    );
  inst_cortexm0_u_logic_C2rvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR2 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR5 => '1',
      O => N473
    );
  inst_cortexm0_u_logic_Zluvx43_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"FFAACC88"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR3 => inst_cortexm0_u_logic_D6qwx4_K6qwx4_AND_3537_o_27329,
      ADR1 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      ADR4 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR2 => '1',
      O => N1445_pack_3
    );
  inst_cortexm0_u_logic_Zluvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"FF00F000CC00C000"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3512_o,
      ADR5 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR4 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      ADR3 => N1445,
      O => inst_cortexm0_u_logic_Zluvx43_27417
    );
  inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"5757030355550001"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_C9a3z4_27771,
      ADR3 => inst_cortexm0_u_logic_M9owx4,
      ADR2 => inst_cortexm0_u_logic_B7owx4,
      ADR4 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o1_27769,
      ADR0 => N1181,
      ADR5 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o6_29366,
      O => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o
    );
  inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"0000005100510051"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR3 => inst_cortexm0_u_logic_Ipn2z4_26642,
      ADR5 => inst_cortexm0_u_logic_F9owx4,
      ADR1 => inst_cortexm0_u_logic_Bzowx4,
      ADR2 => inst_cortexm0_u_logic_Mydwx4,
      ADR0 => N1523,
      O => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o6_29366
    );
  inst_cortexm0_u_logic_U1uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"0000000000000020"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR4 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_U1uvx4
    );
  inst_cortexm0_u_logic_B943z4_inst_cortexm0_u_logic_B943z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o,
      O => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0
    );
  inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y126"
    )
    port map (
      IA => N1683,
      IB => N1684,
      O => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o,
      SEL => inst_cortexm0_u_logic_Kuc2z4
    );
  inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"303030303F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_B6j2z4_27272,
      ADR1 => inst_cortexm0_u_logic_Q7j2z4_26585,
      O => N1683
    );
  inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"A0002000F5557555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o3_29364,
      ADR2 => inst_cortexm0_u_logic_Mnvwx4,
      ADR4 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR1 => inst_cortexm0_u_logic_Qji3z4_26113,
      ADR5 => inst_cortexm0_u_logic_B6j2z4_27272,
      O => N1684
    );
  inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"153F000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Joi3z4_25991,
      ADR2 => inst_cortexm0_u_logic_Umi3z4_26211,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      ADR1 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o2_27284,
      ADR5 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o1_29363,
      O => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o3_29364
    );
  inst_cortexm0_u_logic_B943z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B943z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_B943z4_IN,
      O => inst_cortexm0_u_logic_B943z4_26568,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ki53z4_26580,
      ADR1 => inst_cortexm0_u_logic_Jq13z4_26569,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR5 => inst_cortexm0_u_logic_B943z4_26568,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o1_29363
    );
  inst_cortexm0_u_logic_Jsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"0080000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR1 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Jsa2z4
    );
  inst_cortexm0_u_logic_Vcuvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"FFFDAAA0FFECAAA0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR1 => inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o51,
      ADR2 => N424,
      ADR3 => inst_cortexm0_u_logic_Vcuvx41_27459,
      ADR5 => N425_0,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      O => inst_cortexm0_u_logic_Vcuvx43_29368
    );
  inst_cortexm0_u_logic_Tdp2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tdp2z4_CLK,
      I => inst_cortexm0_u_logic_Wamvx4,
      O => inst_cortexm0_u_logic_Tdp2z4_26231,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Wamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"FFFFD1C0FFFFD1D1"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hq1wx4,
      ADR1 => inst_cortexm0_u_logic_Tbuvx4,
      ADR4 => N409,
      ADR2 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_Vcuvx43_29368,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Wamvx4
    );
  inst_cortexm0_u_logic_Cax2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cax2z4_CLK,
      I => inst_cortexm0_u_logic_Nlhvx4_19274,
      O => inst_cortexm0_u_logic_Cax2z4_27517,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nlhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"FFFF0051FFFFAEFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => N603,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR5 => N604,
      ADR1 => inst_cortexm0_u_logic_Vcuvx43_29368,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Nlhvx4_19274
    );
  N1401_N1401_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N688,
      O => N688_0
    );
  inst_cortexm0_u_logic_E5owx44_SW16_F : X_LUT6
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"FFEFFFFF10000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR3 => N916,
      ADR5 => N915,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1401
    );
  inst_cortexm0_u_logic_E5owx44_SW17_F : X_LUT6
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"E2E2E2E2AAE2E2E2"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_E5owx43_0,
      ADR1 => inst_cortexm0_u_logic_Hzywx4,
      ADR2 => N916,
      ADR0 => N915,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1403
    );
  inst_cortexm0_u_logic_E5owx44_SW10_F : X_LUT6
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"FFFFBAFFFFFFAAFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR4 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => inst_cortexm0_u_logic_E5owx43_0,
      ADR3 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1397
    );
  inst_cortexm0_u_logic_Mmux_Hzywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"8C8CACAC8C8CACAC"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR1 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR2 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR4 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Hzywx4
    );
  inst_cortexm0_u_logic_E5owx44_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"00730050"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o,
      ADR0 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR1 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR2 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR4 => inst_cortexm0_u_logic_Wbk2z4_27081,
      O => N688
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"AABBAABBAAAAAABB"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR5 => inst_cortexm0_u_logic_Vihvx42_28240,
      ADR0 => inst_cortexm0_u_logic_Vihvx41_28239,
      O => N1053
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"FFFFFFFFF0F80000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_U2ewx4,
      ADR4 => inst_cortexm0_u_logic_G6pvx4,
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR2 => inst_cortexm0_u_logic_Vihvx42_28240,
      ADR5 => inst_cortexm0_u_logic_Vihvx41_28239,
      O => N1055
    );
  inst_cortexm0_u_logic_Tyd3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tyd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tyd3z4_IN,
      O => inst_cortexm0_u_logic_Tyd3z4_25880,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vihvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"FF8FFF0FFF80FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Nox2z4_26599,
      ADR4 => inst_cortexm0_u_logic_Roh2z4_21_0,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Vihvx41_28239
    );
  inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"FAFAC8C8FA00C800"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_26533,
      ADR3 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR2 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      ADR1 => inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_26536,
      ADR4 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR5 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      O => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o2_26539
    );
  inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"0007070700777777"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_F2o2z4_26445,
      ADR1 => inst_cortexm0_u_logic_Japwx4,
      ADR4 => inst_cortexm0_u_logic_M5tvx4,
      ADR3 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR2 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR5 => inst_cortexm0_u_logic_Ts5wx4,
      O => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o5_26452
    );
  inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"0000153F153F153F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Gza3z4_28111,
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR0 => inst_cortexm0_u_logic_H6tvx4,
      ADR3 => inst_cortexm0_u_logic_Taa3z4_0,
      ADR2 => inst_cortexm0_u_logic_Ipb3z4_27294,
      ADR1 => inst_cortexm0_u_logic_Ts5wx4,
      O => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o3
    );
  inst_cortexm0_u_logic_T5tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"0000000000000400"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR1 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_T5tvx4
    );
  inst_cortexm0_u_logic_Tna3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_T5tvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tna3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tna3z4_IN,
      O => inst_cortexm0_u_logic_Tna3z4_26169,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"0005070700777777"
    )
    port map (
      ADR0 => ahbmi_hrdata_24_IBUF_0,
      ADR3 => inst_cortexm0_u_logic_Aea3z4_26446,
      ADR2 => inst_cortexm0_u_logic_A6tvx4,
      ADR5 => inst_cortexm0_u_logic_Tna3z4_26169,
      ADR4 => inst_cortexm0_u_logic_H6tvx4,
      ADR1 => inst_cortexm0_u_logic_B7owx4,
      O => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o4_26450
    );
  N600_N600_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N609,
      O => N609_0
    );
  inst_cortexm0_u_logic_Xjhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"3333330033333300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Rix2z4_27895,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => N600
    );
  inst_cortexm0_u_logic_Duhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"55555500"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Xyk2z4_27894,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N609
    );
  inst_cortexm0_u_logic_E5owx44_SW15_G : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"F2FAD050F2F2D0D0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_E5owx43_0,
      ADR1 => inst_cortexm0_u_logic_Hzywx4,
      ADR2 => N916,
      ADR4 => N915,
      ADR5 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1400
    );
  inst_cortexm0_u_logic_Kzqvx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"BA003000FF00FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR0 => inst_cortexm0_u_logic_Wfuwx4,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3_27179,
      ADR2 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o2_29365,
      O => N915
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"5F5F005500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_B7owx4,
      ADR3 => inst_cortexm0_u_logic_Bzowx4,
      ADR4 => inst_cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4044_o,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o2_29365
    );
  inst_cortexm0_u_logic_Kzqvx43_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"FFAA0000ABAA0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR1 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR5 => inst_cortexm0_u_logic_Wfuwx4,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o3_27179,
      ADR0 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o2_29365,
      O => N916
    );
  inst_cortexm0_u_logic_Nlhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"A3A300A3F3F300F3"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_G6pvx4,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_6_0,
      ADR1 => inst_cortexm0_u_logic_Cax2z4_27517,
      ADR4 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR3 => inst_cortexm0_u_logic_Roh2z4_4_0,
      O => N604
    );
  inst_cortexm0_u_logic_Ycx2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ycx2z4_CLK,
      I => inst_cortexm0_u_logic_Zkhvx4_19411,
      O => inst_cortexm0_u_logic_Ycx2z4_27874,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"FF10FFDFFF11FFDD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => N597_0,
      ADR4 => N598,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR5 => inst_cortexm0_u_logic_O4nwx4_V4nwx4_AND_3223_o3_26540,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Zkhvx4_19411
    );
  inst_cortexm0_u_logic_Zkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"AA0AFF0F33033303"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_G6pvx4,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_8_0,
      ADR1 => inst_cortexm0_u_logic_Ycx2z4_27874,
      ADR3 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => inst_cortexm0_u_logic_Roh2z4_6_0,
      O => N598
    );
  inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"FFAFFFEFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Qp3wx4,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4,
      O => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o
    );
  inst_cortexm0_u_logic_Qe0wx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"0000000005000F0F"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_22_0,
      O => N912
    );
  inst_cortexm0_u_logic_Gehvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"FAFBF0F35040F0C0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U2ewx4,
      ADR1 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR0 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR5 => N912,
      ADR2 => N913_0,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      O => N1142
    );
  inst_cortexm0_u_logic_Gehvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"CCCCAAAACCCCAACC"
    )
    port map (
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR4 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR1 => N912,
      ADR0 => N913_0,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      O => N1141
    );
  inst_cortexm0_u_logic_Foe3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Foe3z4_CLK,
      I => inst_cortexm0_u_logic_Gehvx4,
      O => inst_cortexm0_u_logic_Foe3z4_27304,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gehvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"FCFCFCFCFCFDFCF8"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Gehvx41_27829,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR4 => N1141,
      ADR1 => N1142,
      O => inst_cortexm0_u_logic_Gehvx4
    );
  N399_N399_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N597,
      O => N597_0
    );
  inst_cortexm0_u_logic_Oihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"FFFF0505FFFF0505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Zpx2z4_27875,
      ADR5 => '1',
      O => N399
    );
  inst_cortexm0_u_logic_Zkhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"00FA00FA"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Ycx2z4_27874,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => '1',
      O => N597
    );
  inst_cortexm0_u_logic_Mmux_Tb8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"AF05FFFFAF05FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ciawx4_B19wx4_XOR_78_o,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Tb8wx4
    );
  inst_cortexm0_u_logic_Mmux_Ya8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"BB11FFFFBB11FFFF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_R99wx4_B19wx4_XOR_66_o,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Ya8wx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4157 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pri3z4_15_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_16_0,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_19_0,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_18_0,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_17_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_20_0,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4159_29375
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4161_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pri3z4_21_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_23_0,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_22_0,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_27_0,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_26_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_30_0,
      O => N1144
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4162 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"AAFFAAFBAAFFAAFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4126_28265,
      ADR5 => inst_cortexm0_u_logic_Y5zvx4,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4155,
      ADR1 => N908,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4163,
      O => inst_cortexm0_u_logic_Z78wx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"00FFFFFF00FBFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => inst_cortexm0_u_logic_Mdzvx42_28523,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_31_0,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4159_29375,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4162_28795,
      ADR1 => N1144,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4163
    );
  inst_cortexm0_u_logic_Ia0wx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"FFFFFFFF22F2FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      ADR3 => inst_cortexm0_u_logic_St0wx4,
      ADR1 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR5 => N1213,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_19_0,
      ADR4 => inst_cortexm0_u_logic_Et0wx4_25639,
      O => N1042
    );
  inst_cortexm0_u_logic_Mq0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"AFAAAFAAFBBBFFBF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qs0wx4,
      ADR2 => inst_cortexm0_u_logic_Ecawx4_B19wx4_XOR_74_o,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR4 => inst_cortexm0_u_logic_Muawx4,
      ADR1 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      O => N1213
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4145 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uvzvx4,
      ADR3 => inst_cortexm0_u_logic_Zhyvx4,
      ADR4 => inst_cortexm0_u_logic_Wa0wx4,
      ADR2 => inst_cortexm0_u_logic_W21wx4,
      ADR1 => inst_cortexm0_u_logic_Djzvx4,
      ADR0 => inst_cortexm0_u_logic_St0wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4146
    );
  inst_cortexm0_u_logic_Exawx4_Lxawx4_AND_2040_o : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"0540050055455500"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR5 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => N182,
      ADR3 => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o,
      ADR2 => inst_cortexm0_u_logic_E1bvx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Exawx4_Lxawx4_AND_2040_o_27136
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4147 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Hk0wx4,
      ADR4 => inst_cortexm0_u_logic_Gm1wx4,
      ADR3 => inst_cortexm0_u_logic_Ce0wx4,
      ADR1 => inst_cortexm0_u_logic_Mmux_Z78wx4146,
      ADR0 => inst_cortexm0_u_logic_Mmux_Z78wx4145_28794,
      ADR2 => N532,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4149_29369
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4148_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"FFFFFF7FFF33FF33"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Xd8wx4,
      ADR4 => inst_cortexm0_u_logic_Mmux_Z78wx4149_29369,
      ADR2 => inst_cortexm0_u_logic_Pdbwx4,
      ADR0 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      ADR3 => inst_cortexm0_u_logic_Mmux_Z78wx4144_27701,
      ADR1 => inst_cortexm0_u_logic_Exawx4_Lxawx4_AND_2040_o_27136,
      O => N860
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4159 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"FFFFFFFFAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Pri3z4_1_0,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_4_0,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4161_29374
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4160 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pri3z4_7_0,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_9_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_12_0,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_14_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_13_0,
      ADR2 => inst_cortexm0_u_logic_Mmux_Z78wx4161_29374,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4162_28795
    );
  inst_cortexm0_u_logic_Gm1wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"CFCF454500CF0045"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Snd3z4_26163,
      ADR3 => inst_cortexm0_u_logic_X1e3z4_27213,
      ADR2 => inst_cortexm0_u_logic_M3e3z4_27214,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR1 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      O => inst_cortexm0_u_logic_Gm1wx42_29381
    );
  inst_cortexm0_u_logic_Gm1wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"FFEEFCCCFFAA0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Gm1wx451,
      ADR3 => inst_cortexm0_u_logic_Gm1wx49_27209,
      ADR2 => inst_cortexm0_u_logic_Gm1wx410,
      ADR1 => inst_cortexm0_u_logic_Gm1wx414_0,
      ADR0 => inst_cortexm0_u_logic_Gm1wx417_0,
      ADR5 => inst_cortexm0_u_logic_Gm1wx42_29381,
      O => inst_cortexm0_u_logic_Gm1wx418_27207
    );
  inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"FFFFFFFFF5FFF5FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o
    );
  inst_cortexm0_u_logic_X1e3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X1e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X1e3z4_IN,
      O => inst_cortexm0_u_logic_X1e3z4_27213,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rtpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"F5F500F531310031"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Lpt2z4_26118,
      ADR0 => inst_cortexm0_u_logic_Yoz2z4_25692,
      ADR1 => inst_cortexm0_u_logic_Cqo2z4_25733,
      ADR5 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR2 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      O => inst_cortexm0_u_logic_Rtpvx42_28610
    );
  inst_cortexm0_u_logic_W6iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"4000440000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR1 => inst_cortexm0_u_logic_Dp7wx4,
      ADR5 => inst_cortexm0_u_logic_R9nwx4,
      ADR2 => inst_cortexm0_u_logic_Ok7wx4,
      ADR3 => inst_cortexm0_u_logic_Pkwwx4,
      ADR0 => inst_cortexm0_u_logic_Vy7wx4,
      O => inst_cortexm0_u_logic_W6iwx4
    );
  inst_cortexm0_u_logic_Qe0wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"FFFF55005555F000"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR5 => inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o,
      ADR4 => inst_cortexm0_u_logic_Lf0wx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => N621
    );
  inst_cortexm0_u_logic_Mc0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"8808000088088808"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Xd8wx4,
      ADR4 => inst_cortexm0_u_logic_Ce0wx4,
      ADR2 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => N621,
      ADR3 => inst_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4095_o,
      ADR1 => N4,
      O => N910
    );
  inst_cortexm0_u_logic_Ia0wx41_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"EFAFEFAFFFFFEFAF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_22_0,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR2 => N910,
      O => N1051
    );
  inst_cortexm0_u_logic_Mmux_Sl8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => X"CC55FFFFCC55FFFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Uz9wx4_B19wx4_XOR_69_o,
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Sl8wx4
    );
  inst_cortexm0_u_logic_Nehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => X"AAFF0A5F22330213"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_14_0,
      ADR3 => inst_cortexm0_u_logic_Tme3z4_27979,
      ADR5 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_12_0,
      O => N607
    );
  inst_cortexm0_u_logic_Y1pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"05010F035511FF33"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_25_0,
      ADR5 => inst_cortexm0_u_logic_n16534_22_0,
      O => inst_cortexm0_u_logic_Y1pvx4
    );
  inst_cortexm0_u_logic_Q7j2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q7j2z4_CLK,
      I => inst_cortexm0_u_logic_Vjnvx4_19571,
      O => inst_cortexm0_u_logic_Q7j2z4_26585,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Vjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"CFC0FFFFCFC0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => N140,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR3 => inst_cortexm0_u_logic_Q7j2z4_26585,
      ADR5 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Y1pvx4,
      O => inst_cortexm0_u_logic_Vjnvx4_19571
    );
  inst_cortexm0_u_logic_Uehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"CCCCCCCC88DD8888"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Gmd3z4_26897,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_12_0,
      O => N358
    );
  inst_cortexm0_u_logic_Uehvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"EFFF0111EFEF0101"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Gmd3z4_26897,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_12_0,
      O => N357
    );
  inst_cortexm0_u_logic_Ll1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"FEFEF0F000EE0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pmnwx4,
      ADR5 => inst_cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3954_o,
      ADR0 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR4 => inst_cortexm0_u_logic_Ll1wx41_27564,
      ADR2 => inst_cortexm0_u_logic_Ll1wx441,
      O => inst_cortexm0_u_logic_Ll1wx42_27569
    );
  inst_cortexm0_u_logic_Rhu2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rhu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rhu2z4_IN,
      O => inst_cortexm0_u_logic_Rhu2z4_26165,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ll1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"FF00FFCFFF003000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR3 => N358,
      ADR5 => N357,
      ADR2 => inst_cortexm0_u_logic_Ll1wx43_27568,
      ADR4 => inst_cortexm0_u_logic_Ll1wx42_27569,
      O => N582
    );
  inst_cortexm0_u_logic_Vezvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"00004C5F4C5F4C5F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_n16534_25_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_28_0,
      O => inst_cortexm0_u_logic_Vezvx4
    );
  inst_cortexm0_u_logic_Hak2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hak2z4_CLK,
      I => inst_cortexm0_u_logic_Galvx4,
      O => inst_cortexm0_u_logic_Hak2z4_26788,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Galvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"33F3BBFB00C0AAEA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xsx2z4_27668,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Hak2z4_26788,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Vezvx4,
      O => inst_cortexm0_u_logic_Galvx4
    );
  inst_cortexm0_u_logic_D4a3z4_inst_cortexm0_u_logic_D4a3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_K7pwx4_pack_3,
      O => inst_cortexm0_u_logic_K7pwx4
    );
  inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"FFFF0000FFFF80C0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o_0,
      ADR1 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o2_27289,
      ADR2 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o1_29384,
      ADR0 => inst_cortexm0_u_logic_E0uvx4,
      ADR3 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      O => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o3_27287
    );
  inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"003F3F3F5555FFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR1 => inst_cortexm0_u_logic_Cps2z4_25804,
      ADR2 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR5 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR3 => inst_cortexm0_u_logic_H8l2z4_27286,
      ADR0 => inst_cortexm0_u_logic_Bjd3z4_27107,
      O => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o1_29384
    );
  inst_cortexm0_u_logic_E0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"FFF7FFFFFFF7FFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_E0uvx4
    );
  inst_cortexm0_u_logic_K7pwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"DFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      O => inst_cortexm0_u_logic_K7pwx4_pack_3
    );
  inst_cortexm0_u_logic_D4a3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_D4a3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_D4a3z4_IN,
      O => inst_cortexm0_u_logic_D4a3z4_27581,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"31310031F5F500F5"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ara3z4_27850,
      ADR1 => inst_cortexm0_u_logic_Japwx4,
      ADR2 => inst_cortexm0_u_logic_K7pwx4,
      ADR0 => inst_cortexm0_u_logic_Usl2z4_26324,
      ADR4 => inst_cortexm0_u_logic_E0uvx4,
      ADR3 => inst_cortexm0_u_logic_Tqs2z4_26322,
      O => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o2_27580
    );
  inst_cortexm0_u_logic_Qji3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qji3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qji3z4_IN,
      O => inst_cortexm0_u_logic_Qji3z4_26113,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => X"F0FF00005F5FF3F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_R293z4_26584,
      ADR0 => inst_cortexm0_u_logic_Tvt2z4_26380,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Qji3z4_26113,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o4_26578
    );
  inst_cortexm0_u_logic_Tvt2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tvt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tvt2z4_IN,
      O => inst_cortexm0_u_logic_Tvt2z4_26380,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Aqp2z4_inst_cortexm0_u_logic_Aqp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N691,
      O => N691_0
    );
  inst_cortexm0_u_logic_E5owx44_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y97"
    )
    port map (
      IA => N1437,
      IB => N1438,
      O => N691,
      SEL => inst_cortexm0_u_logic_Vzywx4
    );
  inst_cortexm0_u_logic_E5owx44_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"BBBBBBBBBBFFBBBB"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR4 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR5 => N90,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1437
    );
  inst_cortexm0_u_logic_E5owx44_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"E020E020EC20E020"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR5 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => N90,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1438
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"0000FF0000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR5 => inst_cortexm0_u_logic_G8n2z4_28513,
      ADR4 => inst_cortexm0_u_logic_Q6l2z4_28512,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o4_29387
    );
  inst_cortexm0_u_logic_Aqp2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Aqp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Aqp2z4_IN,
      O => inst_cortexm0_u_logic_Aqp2z4_25744,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"FFFF5050FFFF77FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR3 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR1 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o4_29387,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o5
    );
  inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"0707000777770077"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_E0uvx4,
      ADR3 => inst_cortexm0_u_logic_Gcb3z4_27248,
      ADR2 => inst_cortexm0_u_logic_H6tvx4,
      ADR5 => inst_cortexm0_u_logic_J7b3z4_27249,
      ADR1 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR0 => inst_cortexm0_u_logic_Ts5wx4,
      O => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o4_27246
    );
  inst_cortexm0_u_logic_Ara3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ara3z4_CLK,
      I => inst_cortexm0_u_logic_Dpmvx4,
      O => inst_cortexm0_u_logic_Ara3z4_27850,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"D5C0FFFFD5C0D5C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Iwh2z4_15_0,
      ADR2 => inst_cortexm0_u_logic_X7tvx4,
      ADR4 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_Ara3z4_27850,
      ADR0 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR3 => inst_cortexm0_u_logic_D4a3z4_27581,
      O => inst_cortexm0_u_logic_Dpmvx4
    );
  inst_cortexm0_u_logic_Wuq2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wuq2z4_CLK,
      I => inst_cortexm0_u_logic_Gzhvx4,
      O => inst_cortexm0_u_logic_Wuq2z4_27182,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Gzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"0FFF0AAA07770000"
    )
    port map (
      ADR0 => HWDATA(13),
      ADR1 => inst_cortexm0_u_logic_Yz4wx4,
      ADR5 => inst_cortexm0_u_logic_D9ovx4,
      ADR4 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR3 => inst_cortexm0_u_logic_Fsyvx4,
      ADR2 => inst_cortexm0_u_logic_Qsa2z4,
      O => inst_cortexm0_u_logic_Gzhvx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"77F755F533F300F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_I0ivx4,
      ADR3 => inst_cortexm0_u_logic_Y9l2z4_27822,
      ADR5 => inst_cortexm0_u_logic_P0ivx4,
      ADR0 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR4 => inst_cortexm0_u_logic_Gzhvx4,
      ADR1 => inst_cortexm0_u_logic_Wuq2z4_27182,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4111_28387
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y90",
      INIT => X"0033003300FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_H8l2z4_27286,
      ADR1 => inst_cortexm0_u_logic_Cps2z4_25804,
      ADR5 => inst_cortexm0_u_logic_Jsa2z4,
      ADR4 => inst_cortexm0_u_logic_Douvx4,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o12_26467
    );
  inst_cortexm0_u_logic_Douvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y90",
      INIT => X"0000000000800000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Douvx4
    );
  inst_cortexm0_u_logic_SF28421 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y88",
      INIT => X"000055FF55FF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Vfd3z4_26139,
      ADR5 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR4 => inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o,
      ADR0 => inst_cortexm0_u_logic_Gua2z4,
      O => inst_cortexm0_u_logic_SF2842
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y88",
      INIT => X"003F3F3F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR3 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR2 => inst_cortexm0_u_logic_Kwa2z4,
      ADR4 => inst_cortexm0_u_logic_Qsa2z4,
      ADR5 => inst_cortexm0_u_logic_SF2842,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o18_26476
    );
  inst_cortexm0_u_logic_P2uvx4_Mf8vx4_AND_649_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y88",
      INIT => X"0000000010000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR4 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      O => inst_cortexm0_u_logic_P2uvx4_Mf8vx4_AND_649_o
    );
  inst_cortexm0_u_logic_E5owx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y89",
      INIT => X"5050505055545555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o2_28396,
      ADR1 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR3 => inst_cortexm0_u_logic_Bjd3z4_27107,
      ADR4 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o9,
      ADR2 => N530,
      O => N689
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y89",
      INIT => X"0000500050005000"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR4 => inst_cortexm0_u_logic_Fxa2z4,
      ADR0 => N984,
      ADR2 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o4,
      ADR3 => inst_cortexm0_u_logic_SF2052,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o2_28396
    );
  inst_cortexm0_u_logic_P2uvx4_inst_cortexm0_u_logic_P2uvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_D3uvx4_pack_3,
      O => inst_cortexm0_u_logic_D3uvx4
    );
  inst_cortexm0_u_logic_P2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"0002000000020000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR3 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_P2uvx4
    );
  inst_cortexm0_u_logic_D3uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"00000800"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR3 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      O => inst_cortexm0_u_logic_D3uvx4_pack_3
    );
  inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"110055003300FF00"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_B1a3z4_26564,
      ADR1 => inst_cortexm0_u_logic_P2uvx4,
      ADR3 => inst_cortexm0_u_logic_X3pwx4,
      ADR0 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR5 => inst_cortexm0_u_logic_D3uvx4,
      O => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o3_27862
    );
  inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"150015153F003F3F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wfuwx4,
      ADR4 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR2 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_D3uvx4,
      ADR5 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR0 => inst_cortexm0_u_logic_P2uvx4,
      O => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o2_27289
    );
  inst_cortexm0_u_logic_Uqi2z4_inst_cortexm0_u_logic_Uqi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4_pack_3,
      O => inst_cortexm0_u_logic_V4ovx4
    );
  inst_cortexm0_u_logic_E5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"51DF00FF55550000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_X9n2z4_26969,
      ADR4 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR2 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR1 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR5 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR3 => inst_cortexm0_u_logic_B1a3z4_26564,
      O => inst_cortexm0_u_logic_E5owx41_27080
    );
  inst_cortexm0_u_logic_Uqi2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uqi2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uqi2z4_IN,
      O => inst_cortexm0_u_logic_Uqi2z4_26262,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_23_11 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"10DF10DF10DF10DF"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR1 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o,
      ADR5 => '1',
      O => HWDATA(23)
    );
  inst_cortexm0_u_logic_V4ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"10DF0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR1 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_U052z4_B152z4_AND_5747_o,
      O => inst_cortexm0_u_logic_V4ovx4_pack_3
    );
  inst_cortexm0_u_logic_Pgb2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      O => inst_cortexm0_u_logic_Pgb2z4
    );
  inst_cortexm0_u_logic_SF28411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"FFFFFFFFFFFFBFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR3 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR2 => inst_cortexm0_u_logic_Pgb2z4,
      O => inst_cortexm0_u_logic_SF2841
    );
  inst_cortexm0_u_logic_Qrp2z4_inst_cortexm0_u_logic_Qrp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_pack_12,
      O => inst_cortexm0_u_logic_Cztvx4_25805
    );
  inst_cortexm0_u_logic_Qrp2z4_inst_cortexm0_u_logic_Qrp2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(6),
      O => HWDATA_6_0
    );
  inst_cortexm0_u_logic_Cztvx4 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y98"
    )
    port map (
      IA => N1609,
      IB => N1610,
      O => inst_cortexm0_u_logic_Cztvx4_pack_12,
      SEL => inst_cortexm0_u_logic_Oq42z4
    );
  inst_cortexm0_u_logic_Qrp2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qrp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qrp2z4_IN,
      O => inst_cortexm0_u_logic_Qrp2z4_26216,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Cztvx4_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"444400000CCC0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR5 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR3 => inst_cortexm0_u_logic_Nd3wx49_27522,
      ADR2 => inst_cortexm0_u_logic_Nd3wx46_0,
      ADR0 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      O => N1609
    );
  inst_cortexm0_u_logic_Cztvx4_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"1F3F000000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR5 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR1 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR3 => inst_cortexm0_u_logic_Nd3wx49_27522,
      ADR0 => inst_cortexm0_u_logic_Nd3wx46_0,
      ADR2 => inst_cortexm0_u_logic_Z62wx4,
      O => N1610
    );
  inst_cortexm0_u_logic_X9n2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X9n2z4_CLK,
      I => HWDATA(22),
      O => inst_cortexm0_u_logic_X9n2z4_26969,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_22_11 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"04F704F704F704F7"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Uvzvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_Wa0wx4,
      ADR5 => '1',
      O => HWDATA(22)
    );
  inst_cortexm0_u_logic_hwdata_o_6_1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Uvzvx4,
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => '1',
      O => HWDATA(6)
    );
  inst_cortexm0_u_logic_Mmux_H3ivx413 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"FFFFDDDDFFFFCFDD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR5 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_Cztvx4_25805,
      ADR2 => inst_cortexm0_u_logic_Yw0wx4,
      ADR4 => HWDATA(22),
      O => inst_cortexm0_u_logic_Mmux_H3ivx413_26349
    );
  N684_N684_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N684,
      O => N684_0
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y106"
    )
    port map (
      IA => N1349,
      IB => N1350,
      O => N684,
      SEL => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => X"FFFFFFFFFFFF337F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR0 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Wxp2z4_26173,
      O => N1349
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o6_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => X"FFFFFFFF0DDD0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828,
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR5 => inst_cortexm0_u_logic_Wxp2z4_26173,
      O => N1350
    );
  inst_cortexm0_u_logic_I0e3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I0e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I0e3z4_IN,
      O => inst_cortexm0_u_logic_I0e3z4_27317,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qk1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"AFAF232300AF0023"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aud3z4_25683,
      ADR1 => inst_cortexm0_u_logic_Pvd3z4_26181,
      ADR3 => inst_cortexm0_u_logic_Tyd3z4_25880,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Qk1wx42_27785
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o9_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y88",
      INIT => X"8F8F8F888F8F8F8F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Zad3z4_26178,
      ADR3 => inst_cortexm0_u_logic_Cps2z4_25804,
      ADR0 => inst_cortexm0_u_logic_K9ovx4,
      ADR4 => inst_cortexm0_u_logic_Douvx4,
      ADR2 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o13,
      ADR5 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o20_26474,
      O => N530
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y88",
      INIT => X"00000000F0F0F3F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Bjd3z4_27107,
      ADR4 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR2 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o2_28396,
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o9,
      ADR5 => N530,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y88",
      INIT => X"0111033305550FFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR2 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR0 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR5 => inst_cortexm0_u_logic_Kwa2z4,
      ADR3 => inst_cortexm0_u_logic_Qsa2z4,
      ADR4 => inst_cortexm0_u_logic_Sta2z4,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o11_29396
    );
  inst_cortexm0_u_logic_P2a3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y88",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_P2uvx4_Mf8vx4_AND_649_o,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_P2a3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_P2a3z4_IN,
      O => inst_cortexm0_u_logic_P2a3z4_26469,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y88",
      INIT => X"20A0000000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Z4l2z4_26464,
      ADR1 => inst_cortexm0_u_logic_Jruvx4,
      ADR5 => inst_cortexm0_u_logic_SF2841,
      ADR2 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o12_26467,
      ADR0 => inst_cortexm0_u_logic_SF2842,
      ADR4 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o11_29396,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o13
    );
  inst_cortexm0_u_logic_K22wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FFCCF0C054445040"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR3 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR5 => inst_cortexm0_u_logic_Kfowx4_Rfowx4_AND_3360_o,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR0 => inst_cortexm0_u_logic_Pmnwx4,
      ADR2 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o,
      O => inst_cortexm0_u_logic_K22wx43_26368
    );
  inst_cortexm0_u_logic_Ii73z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ii73z4_CLK,
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => inst_cortexm0_u_logic_Ii73z4_26806,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zz1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FFFFFAFEFFFFFAFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_K22wx42_26367,
      ADR1 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR5 => inst_cortexm0_u_logic_K22wx43_26368,
      ADR2 => N339,
      ADR4 => N576,
      ADR0 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Zz1wx4_25778
    );
  inst_cortexm0_u_logic_K22wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FCFC8888FCF08800"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR0 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR1 => inst_cortexm0_u_logic_K22wx41_0,
      ADR2 => inst_cortexm0_u_logic_K22wx461,
      ADR4 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o,
      O => inst_cortexm0_u_logic_K22wx42_26367
    );
  inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FCFCECECFCF0A8A0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR3 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o5_28307,
      ADR1 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o3_28308,
      ADR2 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o2_28309,
      ADR0 => N852,
      ADR4 => inst_cortexm0_u_logic_E5owx4,
      O => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o
    );
  inst_cortexm0_u_logic_Hq33z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hq33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hq33z4_IN,
      O => inst_cortexm0_u_logic_Hq33z4_26626,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W5rvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"FFFBFFFFFFFAFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR0 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_Wfuwx4,
      ADR5 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR4 => inst_cortexm0_u_logic_Qjuwx4,
      O => N852
    );
  N1089_N1089_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7_19847,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7_0
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y102"
    )
    port map (
      IA => N1667,
      IB => N1668,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7_19847,
      SEL => inst_cortexm0_u_logic_Kzqvx42_26371
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => X"FA0AFAFAFA0A0A0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR3 => N918,
      ADR4 => inst_cortexm0_u_logic_Ozywx4,
      ADR5 => N1407,
      ADR0 => N1089,
      O => N1667
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => X"FC0CFC0CFAFA0A0A"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR5 => inst_cortexm0_u_logic_Ozywx4,
      ADR4 => N1409,
      ADR3 => N918,
      ADR1 => N1406,
      ADR0 => N1405,
      O => N1668
    );
  inst_cortexm0_u_logic_E5owx44_SW18 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => X"FFFF0000FFEF0040"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR5 => inst_cortexm0_u_logic_S4pwx4,
      ADR1 => N919,
      ADR4 => N918,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1089
    );
  inst_cortexm0_u_logic_E5owx44_SW19_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => X"EE44EF40FF00FF00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR4 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => N919,
      ADR1 => N918,
      ADR5 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1405
    );
  inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"FFA00000FFB31113"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR0 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR1 => inst_cortexm0_u_logic_C3w2z4_27017,
      O => N116
    );
  inst_cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3244_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"5551FFF35555FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_C3w2z4_27017,
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N1477
    );
  inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"FFFFFDFDFF33FD31"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Wxp2z4_26173,
      ADR0 => inst_cortexm0_u_logic_C3w2z4_27017,
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      O => N98
    );
  inst_cortexm0_u_logic_C3w2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_U5qvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C3w2z4_CLK,
      I => inst_cortexm0_u_logic_N5qvx4,
      O => inst_cortexm0_u_logic_C3w2z4_27017,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_N5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"AA00FAF0AA00FAF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Toc2z4_Apc2z4_AND_6764_o,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_1_0,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      O => inst_cortexm0_u_logic_N5qvx4
    );
  N385_N385_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1111,
      O => N1111_0
    );
  inst_cortexm0_u_logic_Leuvx4_SW3_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y111"
    )
    port map (
      IA => N1421,
      IB => N1422,
      O => N1111,
      SEL => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o
    );
  inst_cortexm0_u_logic_Leuvx4_SW3_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"F5F0DDCCDDCCDDCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Roh2z4_3_0,
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR5 => inst_cortexm0_u_logic_Tanwx4_Abnwx4_AND_3236_o_26538,
      ADR4 => N30,
      ADR1 => N384,
      ADR2 => N385,
      O => N1421
    );
  inst_cortexm0_u_logic_Leuvx4_SW3_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"AAFFF0FFAAAAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Roh2z4_3_0,
      ADR3 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR4 => N30,
      ADR2 => N384,
      ADR0 => N385,
      O => N1422
    );
  inst_cortexm0_u_logic_Ulhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"AAAAA3A0AAAAA3A0"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_R8x2z4_26326,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_5_0,
      O => N385
    );
  inst_cortexm0_u_logic_Bjkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"A2A0220022002200"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR4 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_R8x2z4_26326,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N126
    );
  inst_cortexm0_u_logic_Yuovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"1133010355FF050F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_5_0,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_n16534_2_0,
      O => inst_cortexm0_u_logic_Yuovx4
    );
  inst_cortexm0_u_logic_Ovc3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ovc3z4_CLK,
      I => inst_cortexm0_u_logic_Bjkvx4_19993,
      O => inst_cortexm0_u_logic_Ovc3z4_28479,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bjkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"BBBBFFBB8888FF88"
    )
    port map (
      ADR2 => '1',
      ADR0 => N126,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Ovc3z4_28479,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Yuovx4,
      O => inst_cortexm0_u_logic_Bjkvx4_19993
    );
  inst_cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5367_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"AFFF8FCFAF3F8F0F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pdbwx4,
      ADR1 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR0 => inst_cortexm0_u_logic_Gm1wx4,
      ADR3 => inst_cortexm0_u_logic_Oq42z4,
      ADR5 => inst_cortexm0_u_logic_R40wx4,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5367_o
    );
  inst_cortexm0_u_logic_Tme3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tme3z4_CLK,
      I => inst_cortexm0_u_logic_Nehvx4_19963,
      O => inst_cortexm0_u_logic_Tme3z4_27979,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"F0F0F3F1FFFFF3FB"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => N606_0,
      ADR2 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR5 => N607,
      ADR0 => inst_cortexm0_u_logic_Mb1wx43_27445,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Nehvx4_19963
    );
  inst_cortexm0_u_logic_Zpx2z4_inst_cortexm0_u_logic_Zpx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N764_pack_10,
      O => N764
    );
  inst_cortexm0_u_logic_Ppzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y121"
    )
    port map (
      IA => N1355,
      IB => N1356,
      O => N764_pack_10,
      SEL => inst_cortexm0_u_logic_Pri3z4_26_0
    );
  inst_cortexm0_u_logic_Ppzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"FFFFFFFFF0A0FFAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR0 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR2 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      O => N1355
    );
  inst_cortexm0_u_logic_Ppzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"C8C8CCCCC8C0CCC0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3923_o_26916,
      ADR4 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => inst_cortexm0_u_logic_S0twx4_Z0twx4_AND_3875_o,
      ADR5 => inst_cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3660_o,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      O => N1356
    );
  inst_cortexm0_u_logic_Oihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"FFE4FF44FF44FF44"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Zpx2z4_27875,
      ADR4 => inst_cortexm0_u_logic_Roh2z4_24_0,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N400
    );
  inst_cortexm0_u_logic_Zpx2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zpx2z4_CLK,
      I => inst_cortexm0_u_logic_Oihvx4_20038,
      O => inst_cortexm0_u_logic_Zpx2z4_27875,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Oihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"FFF00F00FFB84700"
    )
    port map (
      ADR3 => N399,
      ADR1 => N40,
      ADR0 => N764,
      ADR2 => N763,
      ADR4 => N400,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Oihvx4_20038
    );
  inst_cortexm0_u_logic_Cjhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"2030000020300000"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR3 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_19_0,
      O => inst_cortexm0_u_logic_Cjhvx42_25640
    );
  inst_cortexm0_u_logic_Bnx2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bnx2z4_CLK,
      I => inst_cortexm0_u_logic_Cjhvx4,
      O => inst_cortexm0_u_logic_Bnx2z4_27450,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"FAFAFAFBFAFAFAF8"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Cjhvx41_27734,
      ADR5 => N1064,
      ADR0 => N1065,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR1 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR4 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      O => inst_cortexm0_u_logic_Cjhvx4
    );
  inst_cortexm0_u_logic_Et0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"AFAF8C8C00000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR2 => inst_cortexm0_u_logic_W6iwx4,
      ADR0 => inst_cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3583_o_0,
      ADR4 => inst_cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3557_o,
      ADR5 => N12,
      O => inst_cortexm0_u_logic_Et0wx4_25639
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"A0A8A0AAA0A0A0AA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR1 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR5 => inst_cortexm0_u_logic_U2ewx4,
      ADR4 => inst_cortexm0_u_logic_Et0wx4_25639,
      ADR2 => inst_cortexm0_u_logic_Cjhvx42_25640,
      O => N1065
    );
  inst_cortexm0_u_logic_S3i3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S3i3z4_CLK,
      I => inst_cortexm0_u_logic_Pomvx4,
      O => inst_cortexm0_u_logic_S3i3z4_28133,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y96",
      INIT => X"D5FFD5D5C0FFC0C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_17_0,
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR0 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR5 => inst_cortexm0_u_logic_S3i3z4_28133,
      ADR3 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR4 => inst_cortexm0_u_logic_B2i3z4_27892,
      O => inst_cortexm0_u_logic_Pomvx4
    );
  inst_cortexm0_u_logic_B2i3z4_inst_cortexm0_u_logic_B2i3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(1),
      O => HWDATA_1_0
    );
  inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"FFEAFFC0EAEAC0C0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_9_IBUF_0,
      ADR2 => inst_cortexm0_u_logic_I7owx4,
      ADR1 => inst_cortexm0_u_logic_S3i3z4_28133,
      ADR4 => inst_cortexm0_u_logic_G6owx4,
      ADR0 => inst_cortexm0_u_logic_B2i3z4_27892,
      O => N150
    );
  inst_cortexm0_u_logic_B2i3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B2i3z4_CLK,
      I => HWDATA(17),
      O => inst_cortexm0_u_logic_B2i3z4_27892,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_17_11 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"05F500FF05F500FF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_Yw0wx4,
      ADR5 => '1',
      O => HWDATA(17)
    );
  inst_cortexm0_u_logic_hwdata_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => '1',
      O => HWDATA(1)
    );
  inst_cortexm0_u_logic_Ppzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"FFF0FFF0FFF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4166_o,
      ADR3 => inst_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3652_o,
      ADR2 => inst_cortexm0_u_logic_A5twx4_H5twx4_AND_3892_o,
      ADR5 => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607,
      O => N40
    );
  inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"0F0F0C0F000F0C0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => N150,
      ADR1 => inst_cortexm0_u_logic_B8uwx4_I8uwx4_AND_4031_o,
      ADR4 => inst_cortexm0_u_logic_Oldwx4,
      ADR5 => inst_cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4044_o,
      ADR3 => inst_cortexm0_u_logic_L5owx4,
      O => inst_cortexm0_u_logic_Ratwx4_Yatwx4_AND_3913_o_26607
    );
  inst_cortexm0_u_logic_hwdata_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"44444C4C00CC0C0C"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR2 => inst_cortexm0_u_logic_Pdbwx4,
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR5 => inst_cortexm0_u_logic_Oq42z4,
      ADR3 => inst_cortexm0_u_logic_R40wx4,
      ADR0 => inst_cortexm0_u_logic_Gm1wx4,
      O => HWDATA(27)
    );
  inst_cortexm0_u_logic_Otr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Otr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Otr2z4_IN,
      O => inst_cortexm0_u_logic_Otr2z4_26208,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3226_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y107",
      INIT => X"FFAFFFFFFCACFCFC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR0 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR1 => inst_cortexm0_u_logic_C3w2z4_27017,
      ADR5 => inst_cortexm0_u_logic_O5t2z4_25617,
      O => N58
    );
  inst_cortexm0_u_logic_Nfb3z4_inst_cortexm0_u_logic_Nfb3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M5tvx4_pack_5,
      O => inst_cortexm0_u_logic_M5tvx4
    );
  inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"4040C0C040C040C0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o1_28443,
      ADR1 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o2_29397,
      ADR0 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR4 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR5 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR3 => inst_cortexm0_u_logic_Zad3z4_26178,
      O => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o3_27333
    );
  inst_cortexm0_u_logic_Ts5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"0050000000500000"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR3 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Ts5wx4
    );
  inst_cortexm0_u_logic_M5tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"00050000"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR3 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_M5tvx4_pack_5
    );
  inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"0105030F115533FF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_H6tvx4,
      ADR0 => inst_cortexm0_u_logic_Nfb3z4_25933,
      ADR5 => inst_cortexm0_u_logic_M5tvx4,
      ADR2 => inst_cortexm0_u_logic_Ylc3z4_27479,
      ADR3 => inst_cortexm0_u_logic_Ts5wx4,
      ADR1 => inst_cortexm0_u_logic_X0c3z4_27480,
      O => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o2_29397
    );
  inst_cortexm0_u_logic_Nfb3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nfb3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Nfb3z4_IN,
      O => inst_cortexm0_u_logic_Nfb3z4_25933,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"150015003F003F00"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Lul2z4_26616,
      ADR1 => inst_cortexm0_u_logic_Ts5wx4,
      ADR3 => inst_cortexm0_u_logic_X3pwx4,
      ADR5 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR0 => inst_cortexm0_u_logic_M5tvx4,
      O => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o4_27579
    );
  inst_cortexm0_u_logic_Ywi2z4_inst_cortexm0_u_logic_Ywi2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_H6tvx4_pack_7,
      O => inst_cortexm0_u_logic_H6tvx4
    );
  inst_cortexm0_u_logic_Wfuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"FFBFFFFFFFBFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR3 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR1 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Wfuwx4
    );
  inst_cortexm0_u_logic_H6tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"00020000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR3 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR1 => inst_cortexm0_u_logic_Lz93z4_26951,
      O => inst_cortexm0_u_logic_H6tvx4_pack_7
    );
  inst_cortexm0_u_logic_Ywi2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ywi2z4_CLK,
      I => inst_cortexm0_u_logic_Owgvx4,
      O => inst_cortexm0_u_logic_Ywi2z4_26830,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Owgvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"FFFF00F077770070"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR0 => inst_cortexm0_u_logic_Ye4wx4,
      ADR4 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR2 => inst_cortexm0_u_logic_Cztvx4_25805,
      ADR3 => inst_cortexm0_u_logic_Wfuwx4,
      O => inst_cortexm0_u_logic_Owgvx4
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"20A020A000000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o3_27578,
      ADR0 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o4_27579,
      ADR5 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o2_27580,
      ADR3 => inst_cortexm0_u_logic_D4a3z4_27581,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      O => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o5_26828
    );
  inst_cortexm0_u_logic_W2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR5 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR1 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR4 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_W2uvx4
    );
  inst_cortexm0_u_logic_Jjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => X"0777077707770777"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Ylc3z4_27479,
      ADR3 => inst_cortexm0_u_logic_X0c3z4_27480,
      ADR1 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR0 => inst_cortexm0_u_logic_Jkc3z4_27254,
      O => inst_cortexm0_u_logic_Jjuwx42_28171
    );
  inst_cortexm0_u_logic_Jkc3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jkc3z4_CLK,
      I => inst_cortexm0_u_logic_N1nvx4,
      O => inst_cortexm0_u_logic_Jkc3z4_27254,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_N1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => X"DFFF1000FFFF0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR3 => inst_cortexm0_u_logic_M5tvx4,
      ADR2 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR4 => inst_cortexm0_u_logic_Jkc3z4_27254,
      ADR1 => inst_cortexm0_u_logic_Uvzvx4,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_N1nvx4
    );
  inst_cortexm0_u_logic_X0c3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X0c3z4_CLK,
      I => inst_cortexm0_u_logic_W0ivx4,
      O => inst_cortexm0_u_logic_X0c3z4_27480,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_W0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => X"0B0F0A00BBFFAA00"
    )
    port map (
      ADR3 => HWDATA_7_0,
      ADR1 => inst_cortexm0_u_logic_Yz4wx4,
      ADR0 => inst_cortexm0_u_logic_D9ovx4,
      ADR4 => inst_cortexm0_u_logic_X0c3z4_27480,
      ADR2 => inst_cortexm0_u_logic_Douvx4,
      ADR5 => inst_cortexm0_u_logic_Fsyvx4,
      O => inst_cortexm0_u_logic_W0ivx4
    );
  inst_cortexm0_u_logic_Fsyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => X"0000000000800000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_Kzxvx4,
      ADR0 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR3 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => inst_cortexm0_u_logic_Fsyvx4
    );
  inst_cortexm0_u_logic_Jruvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"0000100000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR3 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR1 => inst_cortexm0_u_logic_Tdp2z4_26231,
      O => inst_cortexm0_u_logic_Jruvx4
    );
  inst_cortexm0_u_logic_Cam2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cam2z4_CLK,
      I => inst_cortexm0_u_logic_L8mvx4,
      O => inst_cortexm0_u_logic_Cam2z4_26233,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_L8mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"FAFBFFFF0A080000"
    )
    port map (
      ADR5 => N461,
      ADR3 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR0 => N462_0,
      ADR1 => inst_cortexm0_u_logic_Mitwx4_Titwx4_AND_3939_o,
      ADR4 => N28,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_L8mvx4
    );
  inst_cortexm0_u_logic_Qsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"0000000000800000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR4 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR1 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Qsa2z4
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"000000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR5 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR4 => inst_cortexm0_u_logic_Qsa2z4,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o16_26473
    );
  inst_cortexm0_u_logic_Bjd3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y90",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bjd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bjd3z4_IN,
      O => inst_cortexm0_u_logic_Bjd3z4_27107,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"151555FF3F3F55FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR1 => inst_cortexm0_u_logic_Pab3z4_25920,
      ADR2 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => inst_cortexm0_u_logic_Xdb3z4_0,
      ADR3 => inst_cortexm0_u_logic_J9d3z4_26753,
      O => N1441
    );
  inst_cortexm0_u_logic_Z8b3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z8b3z4_CLK,
      I => inst_cortexm0_u_logic_Ormvx4,
      O => inst_cortexm0_u_logic_Z8b3z4_27255,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ormvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"C0FFC0C0EAFFEAEA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_X7tvx4,
      ADR2 => inst_cortexm0_u_logic_Iwh2z4_6_0,
      ADR3 => inst_cortexm0_u_logic_F2hvx4_Txtvx4_OR_136_o,
      ADR4 => inst_cortexm0_u_logic_Z8b3z4_27255,
      ADR5 => inst_cortexm0_u_logic_Aytvx4_Mxtvx4_OR_133_o,
      ADR0 => inst_cortexm0_u_logic_J7b3z4_27249,
      O => inst_cortexm0_u_logic_Ormvx4
    );
  inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"04000C004400CC00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o4_27246,
      ADR0 => inst_cortexm0_u_logic_M5tvx4,
      ADR4 => inst_cortexm0_u_logic_Jkc3z4_27254,
      ADR2 => inst_cortexm0_u_logic_Z8b3z4_27255,
      ADR5 => inst_cortexm0_u_logic_Japwx4,
      ADR1 => N1441,
      O => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o5_29398
    );
  inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"5515FF3F5505FF0F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_30_IBUF_0,
      ADR5 => inst_cortexm0_u_logic_Lstwx42_26030,
      ADR1 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Wai2z4_26027,
      ADR3 => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o5_29398,
      O => inst_cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3467_o6_27252
    );
  inst_cortexm0_u_logic_T8f3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T8f3z4_CLK,
      I => inst_cortexm0_u_logic_P0ivx4,
      O => inst_cortexm0_u_logic_T8f3z4_28212,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_P0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"5140F3C05540FFC0"
    )
    port map (
      ADR1 => HWDATA(8),
      ADR5 => inst_cortexm0_u_logic_Yz4wx4,
      ADR2 => inst_cortexm0_u_logic_D9ovx4,
      ADR3 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR4 => inst_cortexm0_u_logic_Fsyvx4,
      ADR0 => inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o,
      O => inst_cortexm0_u_logic_P0ivx4
    );
  inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"0222022202775777"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR2 => inst_cortexm0_u_logic_G8n2z4_28513,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Dks2z4_25755,
      ADR4 => inst_cortexm0_u_logic_Fed3z4_25588,
      ADR5 => inst_cortexm0_u_logic_Bus2z4_25928,
      O => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o411_29401
    );
  inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o413 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"F3FFF3FFF3FFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR4 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o411_29401,
      ADR5 => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o412_29400,
      ADR1 => inst_cortexm0_u_logic_D3uvx4,
      ADR3 => inst_cortexm0_u_logic_X9n2z4_26969,
      O => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o41
    );
  inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o412 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"00000F3F0000CFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => inst_cortexm0_u_logic_G8n2z4_28513,
      ADR3 => inst_cortexm0_u_logic_Fed3z4_25588,
      ADR2 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      O => inst_cortexm0_u_logic_Dtowx4_Ktowx4_AND_3412_o412_29400
    );
  inst_cortexm0_u_logic_Kop2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kop2z4_CLK,
      I => inst_cortexm0_u_logic_Xknvx4,
      O => inst_cortexm0_u_logic_Kop2z4_26949,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Xknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"AAAAFFFFAAAAFFFC"
    )
    port map (
      ADR0 => N782,
      ADR5 => N783_0,
      ADR1 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322,
      ADR4 => N1032,
      ADR2 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324,
      ADR3 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325,
      O => inst_cortexm0_u_logic_Xknvx4
    );
  inst_cortexm0_u_logic_Mjl2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mjl2z4_CLK,
      I => inst_cortexm0_u_logic_Nmnvx4,
      O => inst_cortexm0_u_logic_Mjl2z4_26950,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Nmnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"FFFFAAAAFFFFAAA8"
    )
    port map (
      ADR4 => N793_0,
      ADR5 => inst_cortexm0_u_logic_Z6ovx4,
      ADR0 => inst_cortexm0_u_logic_S6ovx4,
      ADR2 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322,
      ADR1 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324,
      ADR3 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325,
      O => inst_cortexm0_u_logic_Nmnvx4
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"F373333373733333"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fvovx4_26249,
      ADR4 => inst_cortexm0_u_logic_Ekovx4,
      ADR2 => inst_cortexm0_u_logic_Yuovx4,
      ADR3 => inst_cortexm0_u_logic_Z6ovx4,
      ADR5 => inst_cortexm0_u_logic_Xxovx4,
      ADR1 => inst_cortexm0_u_logic_Owovx4,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o6_29403
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"FFBFFF3FFFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jxovx4,
      ADR2 => inst_cortexm0_u_logic_Ug0wx4,
      ADR1 => inst_cortexm0_u_logic_Ql0wx4,
      ADR5 => inst_cortexm0_u_logic_Fc0wx4,
      ADR4 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o6_29403,
      ADR3 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o5_28585,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324
    );
  inst_cortexm0_u_logic_R8x2z4_inst_cortexm0_u_logic_R8x2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N405,
      O => N405_0
    );
  inst_cortexm0_u_logic_R8x2z4_inst_cortexm0_u_logic_R8x2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1110_pack_2,
      O => N1110
    );
  inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FF75FF75FF75FF75"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o
    );
  inst_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_987_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FF75FFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pri3z4_1_0,
      ADR3 => inst_cortexm0_u_logic_Tki2z4_25766,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR0 => inst_cortexm0_u_logic_Npk2z4_25677,
      O => N405
    );
  inst_cortexm0_u_logic_R8x2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R8x2z4_CLK,
      I => inst_cortexm0_u_logic_Ulhvx4_20442,
      O => inst_cortexm0_u_logic_R8x2z4_26326,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ulhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FFFFFFF1FF0EFF00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3250_o_26429,
      ADR5 => N1110,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR4 => N1111_0,
      ADR1 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_I8nwx4_AND_3229_o_26433,
      O => inst_cortexm0_u_logic_Ulhvx4_20442
    );
  inst_cortexm0_u_logic_Uf1wx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FF44FF44FF44FF44"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Roh2z4_11_0,
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR3 => N369,
      ADR5 => '1',
      O => N1107
    );
  inst_cortexm0_u_logic_Leuvx4_SW3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FFFF5050"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Roh2z4_3_0,
      ADR4 => N384,
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => '1',
      O => N1110_pack_2
    );
  inst_cortexm0_u_logic_Ulhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FBFBFFFB01010501"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_R8x2z4_26326,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR1 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_5_0,
      O => N384
    );
  inst_cortexm0_u_logic_Zz1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => X"FFFFFFFF50B155F5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_F32wx4,
      ADR3 => inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR5 => inst_cortexm0_u_logic_Bpzvx4,
      O => N339
    );
  inst_cortexm0_u_logic_haddr_o_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => X"EECCFEFCAA00FAF0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_n16534_10_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_Pg1wx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_13_0,
      O => HADDR(12)
    );
  inst_cortexm0_u_logic_K1wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y114",
      INIT => X"C0C0C0D500000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fij2z4_25812,
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR4 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR1 => inst_cortexm0_u_logic_Npk2z4_25677,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_K1wvx41_27228
    );
  inst_cortexm0_u_logic_haddr_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y114",
      INIT => X"EEFEAAFACCFC00F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_n16534_2_0,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_A272z4_H272z4_AND_6020_o,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_5_0,
      O => HADDR(4)
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"CCCCCCCCFCECFFEE"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Oldwx4,
      ADR4 => inst_cortexm0_u_logic_L5owx4,
      ADR5 => inst_cortexm0_u_logic_B7owx4,
      ADR0 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7_0,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13_0,
      ADR1 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o5_0,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o
    );
  inst_cortexm0_u_logic_B5u2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B5u2z4_CLK,
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => inst_cortexm0_u_logic_B5u2z4_27146,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mc0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"CCCFDDDFCCC0DDD5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR1 => N1051,
      ADR3 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      ADR5 => N1050_0,
      O => inst_cortexm0_u_logic_Mc0wx4_25675
    );
  inst_cortexm0_u_logic_haddr_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"FFAEAEAEFF0C0C0C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_n16534_22_0,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_25_0,
      O => HADDR(24)
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"FFFF22AAF2FA22AA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nozvx4,
      ADR3 => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o_0,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_25_0,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_26_0,
      O => N754
    );
  inst_cortexm0_u_logic_If33z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_If33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_If33z4_IN,
      O => inst_cortexm0_u_logic_If33z4_27024,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"FFFFFA00FFFFFA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_n16534_23_0,
      ADR2 => inst_cortexm0_u_logic_n16534_22_0,
      ADR4 => N754,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o3_28767
    );
  inst_cortexm0_u_logic_Poq2z4_inst_cortexm0_u_logic_Poq2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mrsvx48_pack_3,
      O => inst_cortexm0_u_logic_Mrsvx48_29405
    );
  inst_cortexm0_u_logic_Mrsvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"FFFF3F3FFFFF3F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Mrsvx431
    );
  inst_cortexm0_u_logic_Mrsvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"00FF0030"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR4 => inst_cortexm0_u_logic_L8t2z4_25616,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR1 => inst_cortexm0_u_logic_Sgj2z4_25679,
      O => inst_cortexm0_u_logic_Mrsvx48_pack_3
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"FFFF55AA55AA55AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_Ekovx4,
      ADR0 => inst_cortexm0_u_logic_Jxovx4,
      O => N789
    );
  inst_cortexm0_u_logic_Ekovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"000023AF23AF23AF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_4_0,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_n16534_1_0,
      O => inst_cortexm0_u_logic_Ekovx4
    );
  inst_cortexm0_u_logic_Poq2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Poq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Poq2z4_IN,
      O => inst_cortexm0_u_logic_Poq2z4_26180,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mrsvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"CCCCC80000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Mrsvx48_29405,
      ADR0 => inst_cortexm0_u_logic_Mrsvx47_0,
      ADR4 => inst_cortexm0_u_logic_Mrsvx45_28614,
      ADR5 => inst_cortexm0_u_logic_Ol6wx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx413_28719,
      O => inst_cortexm0_u_logic_Mrsvx4
    );
  inst_cortexm0_u_logic_Ffs2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ffs2z4_CLK,
      I => inst_cortexm0_u_logic_Qknvx4,
      O => inst_cortexm0_u_logic_Ffs2z4_26029,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Qknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"FF00FFFFFF00FEFE"
    )
    port map (
      ADR3 => N788,
      ADR5 => N789,
      ADR0 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322,
      ADR4 => N1032,
      ADR2 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324,
      ADR1 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325,
      O => inst_cortexm0_u_logic_Qknvx4
    );
  inst_cortexm0_u_logic_J6i2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J6i2z4_CLK,
      I => inst_cortexm0_u_logic_Elnvx4,
      O => inst_cortexm0_u_logic_J6i2z4_26297,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Elnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"AAAAAAAAFFFFFFFC"
    )
    port map (
      ADR0 => N785,
      ADR2 => N786_0,
      ADR4 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322,
      ADR5 => N1032,
      ADR1 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324,
      ADR3 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325,
      O => inst_cortexm0_u_logic_Elnvx4
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"FFFFDFDDFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Z6ovx4,
      ADR5 => inst_cortexm0_u_logic_Nhzvx4,
      ADR0 => inst_cortexm0_u_logic_Vezvx4,
      ADR3 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o1_28643,
      ADR4 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o3_28767,
      ADR1 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o2_28673,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325
    );
  inst_cortexm0_u_logic_Lz93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lz93z4_CLK,
      I => inst_cortexm0_u_logic_Jknvx4,
      O => inst_cortexm0_u_logic_Lz93z4_26951,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Jknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"FFFFFFFFFFFE0000"
    )
    port map (
      ADR5 => N791_0,
      ADR0 => inst_cortexm0_u_logic_Yuovx4,
      ADR4 => inst_cortexm0_u_logic_S6ovx4,
      ADR1 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322,
      ADR2 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o7_28324,
      ADR3 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o4_28325,
      O => inst_cortexm0_u_logic_Jknvx4
    );
  inst_cortexm0_u_logic_Nhzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"1155010533FF030F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hlzvx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_n16534_24_0,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_27_0,
      O => inst_cortexm0_u_logic_Nhzvx4
    );
  inst_cortexm0_u_logic_S8k2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S8k2z4_CLK,
      I => inst_cortexm0_u_logic_R5lvx4,
      O => inst_cortexm0_u_logic_S8k2z4_28455,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_R5lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"4F4FFF4F4040FF40"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lrx2z4_26878,
      ADR0 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_S8k2z4_28455,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Nhzvx4,
      O => inst_cortexm0_u_logic_R5lvx4
    );
  inst_cortexm0_u_logic_Ia0wx41_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"FBBBFBBBFFFFFBBB"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR3 => inst_cortexm0_u_logic_U2ewx4,
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_17_0,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => N843_0,
      O => N1045
    );
  inst_cortexm0_u_logic_Ia0wx41_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"EFEFEFEFFFFFEFEF"
    )
    port map (
      ADR3 => '1',
      ADR2 => N843_0,
      ADR0 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR5 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_17_0,
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      O => N1044
    );
  inst_cortexm0_u_logic_I21wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"F0A0F0A0F0A00000"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4240_o,
      ADR5 => inst_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4182_o,
      ADR2 => N8,
      ADR3 => inst_cortexm0_u_logic_P7owx4_W7owx4_AND_3339_o,
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o,
      O => inst_cortexm0_u_logic_I21wx4_28350
    );
  inst_cortexm0_u_logic_Cao2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cao2z4_CLK,
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => inst_cortexm0_u_logic_Cao2z4_27033,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qz0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"FF00FFFFFE04FFFF"
    )
    port map (
      ADR1 => N1044,
      ADR3 => N1045,
      ADR2 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o10_25865,
      ADR5 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o4_25864,
      ADR0 => inst_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4329_o7_25819,
      ADR4 => inst_cortexm0_u_logic_I21wx4_28350,
      O => inst_cortexm0_u_logic_Qz0wx4_25681
    );
  inst_cortexm0_u_logic_Ekhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"AAAAA3A0AAAAA3A0"
    )
    port map (
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_Fhx2z4_28034,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_13_0,
      O => N370
    );
  inst_cortexm0_u_logic_Xjhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"C4C400F5F5F500F5"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_G6pvx4,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_15_0,
      ADR3 => inst_cortexm0_u_logic_Rix2z4_27895,
      ADR2 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR0 => inst_cortexm0_u_logic_Roh2z4_13_0,
      O => N601
    );
  inst_cortexm0_u_logic_haddr_o_22_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"EEAACC00FEFAFCF0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_n16534_20_0,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_N90wx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_23_0,
      O => HADDR(22)
    );
  inst_cortexm0_u_logic_Ym93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ym93z4_CLK,
      I => inst_cortexm0_u_logic_Eijvx4,
      O => inst_cortexm0_u_logic_Ym93z4_26749,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Eijvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"5F0F5500DFCFD5C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Dkx2z4_28036,
      ADR5 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR4 => inst_cortexm0_u_logic_Ym93z4_26749,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR0 => inst_cortexm0_u_logic_Vpovx4,
      O => inst_cortexm0_u_logic_Eijvx4
    );
  N603_N603_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N606,
      O => N606_0
    );
  inst_cortexm0_u_logic_Nlhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"3333303033333030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Cax2z4_27517,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => N603
    );
  inst_cortexm0_u_logic_Nehvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"00FF00F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Tme3z4_27979,
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N606
    );
  inst_cortexm0_u_logic_Qnkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"AA20202020202020"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR3 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR2 => inst_cortexm0_u_logic_Cax2z4_27517,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N134
    );
  inst_cortexm0_u_logic_Mmux_H3ivx414 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"FFFFFEFFFFFFFEFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_V4ovx4,
      ADR0 => HWDATA(21),
      ADR3 => inst_cortexm0_u_logic_Vr32z4_Cs32z4_AND_5574_o,
      ADR4 => inst_cortexm0_u_logic_Mmux_H3ivx413_26349,
      ADR2 => inst_cortexm0_u_logic_Mmux_H3ivx412_29414,
      O => inst_cortexm0_u_logic_Mmux_H3ivx414_29416
    );
  inst_cortexm0_u_logic_Mmux_H3ivx415 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"F0F0F0F0E0F0F0F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_D9ovx4,
      ADR0 => HWDATA(20),
      ADR4 => inst_cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5367_o,
      ADR1 => HWDATA(19),
      ADR3 => inst_cortexm0_u_logic_Sx3wx4,
      ADR5 => inst_cortexm0_u_logic_Mmux_H3ivx414_29416,
      O => inst_cortexm0_u_logic_Mmux_H3ivx415_26341
    );
  inst_cortexm0_u_logic_P54xx4_W54xx4_AND_5159_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"FAFFCCFF0AFF0CFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Oq42z4,
      ADR5 => inst_cortexm0_u_logic_Hc1wx4,
      ADR0 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR1 => inst_cortexm0_u_logic_Rtpvx4,
      O => inst_cortexm0_u_logic_P54xx4_W54xx4_AND_5159_o
    );
  inst_cortexm0_u_logic_Mmux_H3ivx412 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"FF7FFFFFFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_O24wx4,
      ADR5 => inst_cortexm0_u_logic_Zz0xx4_G01xx4_AND_4736_o,
      ADR3 => HWDATA(18),
      ADR2 => inst_cortexm0_u_logic_E132z4_L132z4_AND_5470_o,
      ADR0 => inst_cortexm0_u_logic_Rn1xx4,
      ADR4 => inst_cortexm0_u_logic_P54xx4_W54xx4_AND_5159_o,
      O => inst_cortexm0_u_logic_Mmux_H3ivx412_29414
    );
  inst_cortexm0_u_logic_R293z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_R293z4_CLK,
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => inst_cortexm0_u_logic_R293z4_26584,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Rqzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"FFFFFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Yqzvx4_26153,
      ADR4 => inst_cortexm0_u_logic_O3pvx43_27357,
      ADR5 => inst_cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3654_o_25813,
      O => inst_cortexm0_u_logic_Rqzvx4
    );
  inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o3_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"00000A0A00000F0B"
    )
    port map (
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4306_o2_25637,
      ADR1 => inst_cortexm0_u_logic_Et0wx4_25639,
      ADR0 => inst_cortexm0_u_logic_Cjhvx42_25640,
      O => N1064
    );
  inst_cortexm0_u_logic_Cjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"FFFFA0CCFFFF00CC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bnx2z4_27450,
      ADR0 => inst_cortexm0_u_logic_Roh2z4_17_0,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Cjhvx41_27734
    );
  inst_cortexm0_u_logic_Rym2z4_inst_cortexm0_u_logic_Rym2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N180,
      O => N180_0
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"FFFAFFF0FFFAFFF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Txa2z4,
      ADR4 => inst_cortexm0_u_logic_Uls2z4_26263,
      ADR2 => inst_cortexm0_u_logic_Fxa2z4,
      ADR3 => inst_cortexm0_u_logic_Mxa2z4,
      O => N1000
    );
  inst_cortexm0_u_logic_Rym2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rym2z4_CLK,
      I => inst_cortexm0_u_logic_Zyhvx4,
      O => inst_cortexm0_u_logic_Rym2z4_26304,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Zyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"30F030F030F030F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Zyhvx41_27717,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR3 => inst_cortexm0_u_logic_Txa2z4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zyhvx4
    );
  inst_cortexm0_u_logic_M5mvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"77770000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_Fxa2z4,
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR3 => '1',
      O => N180
    );
  inst_cortexm0_u_logic_Txa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"0000008000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR3 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Txa2z4
    );
  inst_cortexm0_u_logic_Fxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"0000200000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR1 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR4 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR2 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Fxa2z4
    );
  inst_cortexm0_u_logic_Pvd3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pvd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pvd3z4_IN,
      O => inst_cortexm0_u_logic_Pvd3z4_26181,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Yizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"33B300FF00FF00FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Lee3z4_26662,
      ADR4 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR0 => inst_cortexm0_u_logic_Ble3z4_27768,
      ADR5 => inst_cortexm0_u_logic_Ipn2z4_26642,
      ADR1 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR3 => inst_cortexm0_u_logic_Azs2z4_25948,
      O => inst_cortexm0_u_logic_Yizwx4
    );
  inst_cortexm0_u_logic_Viuwx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"FCFC808CFCFCB0BC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR3 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR2 => N264,
      ADR0 => N856,
      ADR1 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR4 => inst_cortexm0_u_logic_Yizwx4,
      O => N494
    );
  inst_cortexm0_u_logic_S4pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"DF550000FFDF0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR0 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR5 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR3 => inst_cortexm0_u_logic_Uqi2z4_26262,
      ADR1 => inst_cortexm0_u_logic_X9n2z4_26969,
      ADR2 => inst_cortexm0_u_logic_B1a3z4_26564,
      O => inst_cortexm0_u_logic_S4pwx4
    );
  inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"FAFAFAFAFAF9FAF9"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Lbn2z4_26842,
      ADR5 => inst_cortexm0_u_logic_S4pwx4,
      ADR3 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR1 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR2 => inst_cortexm0_u_logic_F0y2z4_26841,
      O => N1122
    );
  inst_cortexm0_u_logic_Wbk2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wbk2z4_CLK,
      I => inst_cortexm0_u_logic_T5mvx4,
      O => inst_cortexm0_u_logic_Wbk2z4_27081,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_T5mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"2202F2F2AA0AFAFA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pmvvx4,
      ADR4 => inst_cortexm0_u_logic_Sx3wx4,
      ADR3 => inst_cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5367_o,
      ADR0 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR5 => inst_cortexm0_u_logic_Zta2z4,
      O => inst_cortexm0_u_logic_T5mvx4
    );
  inst_cortexm0_u_logic_Zta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"0000000000400000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR1 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      O => inst_cortexm0_u_logic_Zta2z4
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR1 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR4 => inst_cortexm0_u_logic_B1a3z4_26564,
      ADR0 => inst_cortexm0_u_logic_Sta2z4,
      ADR3 => inst_cortexm0_u_logic_Qsa2z4,
      ADR5 => inst_cortexm0_u_logic_Mxa2z4,
      O => N1459
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"0000000015003700"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR0 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR4 => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o,
      ADR2 => inst_cortexm0_u_logic_Dwa2z4,
      ADR3 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o11_26563,
      ADR5 => N1459,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o9
    );
  inst_cortexm0_u_logic_Sta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"0000000000004000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR1 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR5 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR2 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR3 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Sta2z4
    );
  inst_cortexm0_u_logic_Cps2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cps2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cps2z4_IN,
      O => inst_cortexm0_u_logic_Cps2z4_25804,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"11115F5F11115F5F"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Z4l2z4_26464,
      ADR1 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR2 => inst_cortexm0_u_logic_Jruvx4,
      ADR4 => inst_cortexm0_u_logic_Sta2z4,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o19_26475
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o3_inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6_pack_8,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6_29411
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y89"
    )
    port map (
      IA => N1685,
      IB => N1686,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6_pack_8,
      SEL => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"00050505000F3F3F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Usl2z4_26324,
      ADR4 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR0 => inst_cortexm0_u_logic_Oxuvx4,
      ADR5 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR3 => inst_cortexm0_u_logic_Wva2z4,
      ADR1 => inst_cortexm0_u_logic_Iuuvx4,
      O => N1685
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"000001030000050F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Usl2z4_26324,
      ADR3 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR0 => inst_cortexm0_u_logic_Wva2z4,
      ADR5 => inst_cortexm0_u_logic_Oxuvx4,
      ADR1 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR2 => inst_cortexm0_u_logic_T7d3z4_27551,
      O => N1686
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"0040404000C040C0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tqs2z4_26322,
      ADR0 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR4 => inst_cortexm0_u_logic_Mxa2z4,
      ADR5 => inst_cortexm0_u_logic_Fxa2z4,
      ADR1 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o4,
      ADR2 => inst_cortexm0_u_logic_SF2052,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o3_29412
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"FFFF0A0AFFFF0F1B"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Iuuvx4,
      ADR2 => N1000,
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o7,
      ADR0 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6_29411,
      ADR1 => N999,
      ADR4 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o3_29412,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o9
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y88",
      INIT => X"FFFFCC00FFFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR4 => inst_cortexm0_u_logic_Kwa2z4,
      ADR3 => inst_cortexm0_u_logic_Qsa2z4,
      O => N898
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y88",
      INIT => X"AAAA020002000200"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_P2a3z4_26469,
      ADR1 => inst_cortexm0_u_logic_Jruvx4,
      ADR0 => inst_cortexm0_u_logic_SF2841,
      ADR4 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o19_26475,
      ADR5 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o18_26476,
      ADR3 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o17_29409,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o20_26474
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y88",
      INIT => X"03330FFF01110555"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Vfd3z4_26139,
      ADR2 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR3 => inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o,
      ADR4 => inst_cortexm0_u_logic_Gua2z4,
      ADR5 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o16_26473,
      ADR0 => N898,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o17_29409
    );
  inst_cortexm0_u_logic_Pguvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"0000000000000080"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR0 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR2 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR1 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Pguvx4
    );
  inst_cortexm0_u_logic_B1a3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_P2uvx4_Mf8vx4_AND_649_o,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B1a3z4_CLK,
      I => HWDATA(30),
      O => inst_cortexm0_u_logic_B1a3z4_26564,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_hwdata_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"44774F4F00000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR2 => inst_cortexm0_u_logic_O7zvx4,
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Oq42z4,
      ADR3 => inst_cortexm0_u_logic_Uvzvx4,
      ADR0 => inst_cortexm0_u_logic_S71wx4,
      O => HWDATA(30)
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o111 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"050F55FF050F55FF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Lhd3z4_25836,
      ADR4 => inst_cortexm0_u_logic_Pab3z4_25920,
      ADR0 => inst_cortexm0_u_logic_Pguvx4,
      ADR2 => inst_cortexm0_u_logic_Kwa2z4,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o11_26563
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"0000000007770000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR2 => inst_cortexm0_u_logic_B1a3z4_26564,
      ADR3 => inst_cortexm0_u_logic_Sta2z4,
      ADR1 => inst_cortexm0_u_logic_Qsa2z4,
      ADR4 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o11_26563,
      ADR5 => N982,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o12
    );
  inst_cortexm0_u_logic_Gyvwx4_10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR3 => inst_cortexm0_u_logic_Ipn2z4_26642,
      O => N264
    );
  inst_cortexm0_u_logic_Nnc3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Nnc3z4_CLK,
      I => inst_cortexm0_u_logic_P2nvx4,
      O => inst_cortexm0_u_logic_Nnc3z4_26641,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_P2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"F3BB0000FFFF0C44"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      ADR3 => inst_cortexm0_u_logic_Wq5wx4,
      ADR2 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR4 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR1 => inst_cortexm0_u_logic_Zyovx4,
      ADR5 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_P2nvx4
    );
  inst_cortexm0_u_logic_Viuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"0000171700001F1F"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR2 => inst_cortexm0_u_logic_Tqs2z4_26322,
      ADR1 => inst_cortexm0_u_logic_Yizwx4,
      ADR5 => inst_cortexm0_u_logic_Ihzwx4,
      ADR4 => inst_cortexm0_u_logic_Nyvwx4,
      O => inst_cortexm0_u_logic_Viuwx44_28613
    );
  inst_cortexm0_u_logic_Mmux_Ihzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"0000BF0FD0F0FFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR5 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR0 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR1 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR2 => N264,
      ADR3 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      O => inst_cortexm0_u_logic_Ihzwx4
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o3_inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o_pack_5,
      O => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"005F555F005F555F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR3 => inst_cortexm0_u_logic_Vfd3z4_26139,
      ADR4 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR2 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o3_26792
    );
  inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"4000400040004000"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR2 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o
    );
  inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"20002000"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR2 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o_pack_5
    );
  inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"003333330033FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Uls2z4_26263,
      ADR4 => inst_cortexm0_u_logic_Z4l2z4_26464,
      ADR3 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR5 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      O => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o1_27938
    );
  inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"3F553F553FFF3FFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR2 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR0 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR5 => inst_cortexm0_u_logic_T7d3z4_27551,
      O => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o3_27578
    );
  inst_cortexm0_u_logic_haddr_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"EEFEAAFACCFC00F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_n16534_26_0,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_29_0,
      O => HADDR(28)
    );
  inst_cortexm0_u_logic_F32wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"AA22FF330A020F03"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hq33z4_26626,
      ADR4 => inst_cortexm0_u_logic_Qz43z4_25967,
      ADR2 => inst_cortexm0_u_logic_Z863z4_26627,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_F32wx41_29421
    );
  inst_cortexm0_u_logic_F32wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"0000A20000000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kc03z4_26623,
      ADR3 => inst_cortexm0_u_logic_F32wx42_26624,
      ADR2 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR0 => inst_cortexm0_u_logic_Lr9wx4,
      ADR4 => N1290,
      ADR5 => inst_cortexm0_u_logic_F32wx41_29421,
      O => inst_cortexm0_u_logic_F32wx44_26622
    );
  inst_cortexm0_u_logic_Lr9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"330F330F0055FF55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rvv2z4_26354,
      ADR2 => inst_cortexm0_u_logic_Imu2z4_26009,
      ADR1 => inst_cortexm0_u_logic_Cvr2z4_25942,
      ADR4 => inst_cortexm0_u_logic_Otr2z4_26208,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1271
    );
  inst_cortexm0_u_logic_Cvr2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cvr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cvr2z4_IN,
      O => inst_cortexm0_u_logic_Cvr2z4_25942,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lr9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"FFFFBBBBEEEEAAAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => N1270,
      ADR4 => N1271,
      O => inst_cortexm0_u_logic_Lr9wx4
    );
  inst_cortexm0_u_logic_Mb1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"FEFEEEEEFFFC0000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR2 => inst_cortexm0_u_logic_K22wx461,
      ADR1 => inst_cortexm0_u_logic_Mb1wx41_27446,
      ADR3 => N422_0,
      ADR0 => N421,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      O => inst_cortexm0_u_logic_Mb1wx43_27445
    );
  inst_cortexm0_u_logic_Lqr2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lqr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lqr2z4_IN,
      O => inst_cortexm0_u_logic_Lqr2z4_26117,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_A933z4_inst_cortexm0_u_logic_A933z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ce0wx41_21131,
      O => inst_cortexm0_u_logic_Ce0wx41_0
    );
  inst_cortexm0_u_logic_Ce0wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y113"
    )
    port map (
      IA => N1435,
      IB => N1436,
      O => inst_cortexm0_u_logic_Ce0wx41_21131,
      SEL => inst_cortexm0_u_logic_T1d3z4_25873
    );
  inst_cortexm0_u_logic_Ce0wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y113",
      INIT => X"FFFFFFFF7FFF7F7F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_B5u2z4_27146,
      ADR3 => inst_cortexm0_u_logic_P9h3z4_27462,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1435
    );
  inst_cortexm0_u_logic_Ce0wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y113",
      INIT => X"3F3F5F5FFF0FFF0F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rz13z4_25972,
      ADR1 => inst_cortexm0_u_logic_Llq2z4_26862,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR3 => inst_cortexm0_u_logic_Ce0wx411_29424,
      O => N1436
    );
  inst_cortexm0_u_logic_Ce0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y113",
      INIT => X"11111111BB11BB11"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_A933z4_27453,
      ADR5 => inst_cortexm0_u_logic_P9h3z4_27462,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Ce0wx411_29424
    );
  inst_cortexm0_u_logic_A933z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_A933z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_A933z4_IN,
      O => inst_cortexm0_u_logic_A933z4_27453,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N1094_N1094_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13_20988,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13_0
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o12 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y102"
    )
    port map (
      IA => N1669,
      IB => N1670,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o13_20988,
      SEL => inst_cortexm0_u_logic_Kzqvx42_26371
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o12_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"3300555533FF5555"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR3 => inst_cortexm0_u_logic_Ozywx4,
      ADR5 => N1413,
      ADR1 => N932,
      ADR0 => N1094,
      O => N1669
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o12_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"00350F35F035FF35"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_E5owx42_26967,
      ADR2 => inst_cortexm0_u_logic_Ozywx4,
      ADR4 => N1415,
      ADR5 => N932,
      ADR1 => N1412,
      ADR0 => N1411,
      O => N1670
    );
  inst_cortexm0_u_logic_E5owx44_SW22 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"F0F0F0F2F0F0F0D0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_S4pwx4,
      ADR2 => N932,
      ADR5 => N933,
      ADR0 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1094
    );
  inst_cortexm0_u_logic_E5owx44_SW23_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"EFEFEFFF40404000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uyv2z4_27082,
      ADR4 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR1 => N932,
      ADR5 => N933,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1411
    );
  inst_cortexm0_u_logic_haddr_o_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FDF5DD55FCF0CC00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_n16534_6_0,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_F32wx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_9_0,
      O => HADDR(8)
    );
  inst_cortexm0_u_logic_haddr_o_11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FBBBF333FAAAF000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_n16534_9_0,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_Qk1wx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_12_0,
      O => HADDR(11)
    );
  inst_cortexm0_u_logic_Z6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"000D0D0D00DDDDDD"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_F32wx4,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_9_0,
      ADR5 => inst_cortexm0_u_logic_n16534_6_0,
      O => inst_cortexm0_u_logic_Z6ovx4
    );
  inst_cortexm0_u_logic_Szr2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Szr2z4_CLK,
      I => inst_cortexm0_u_logic_Ohivx4,
      O => inst_cortexm0_u_logic_Szr2z4_26632,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ohivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"7575FF752020FF20"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Jex2z4_25968,
      ADR1 => inst_cortexm0_u_logic_Pxyvx4,
      ADR0 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Szr2z4_26632,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Z6ovx4,
      O => inst_cortexm0_u_logic_Ohivx4
    );
  inst_cortexm0_u_logic_Wor2z4_inst_cortexm0_u_logic_Wor2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1015_pack_3,
      O => N1015
    );
  inst_cortexm0_u_logic_Mb1wx43_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y109"
    )
    port map (
      IA => N1377,
      IB => N1378,
      O => N1015_pack_3,
      SEL => inst_cortexm0_u_logic_Mb1wx41_27446
    );
  inst_cortexm0_u_logic_Mb1wx43_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"FFAAFFABFFAAFFEF"
    )
    port map (
      ADR3 => N522_0,
      ADR0 => N343,
      ADR1 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR2 => N422_0,
      ADR5 => N421,
      ADR4 => inst_cortexm0_u_logic_K22wx461,
      O => N1377
    );
  inst_cortexm0_u_logic_Mb1wx43_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"FFFFFFFF0F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Xd8wx4,
      ADR2 => inst_cortexm0_u_logic_Hc1wx4,
      ADR5 => N343,
      O => N1378
    );
  inst_cortexm0_u_logic_B91wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"F2F3F8FBF2F3FBFB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ra1wx4,
      ADR4 => inst_cortexm0_u_logic_Ciawx4_B19wx4_XOR_78_o,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      ADR5 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR2 => inst_cortexm0_u_logic_Bpzvx4,
      O => N343
    );
  inst_cortexm0_u_logic_Wor2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wor2z4_CLK,
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => inst_cortexm0_u_logic_Wor2z4_26194,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B91wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"FFFFAAEEFFFFF0FC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o,
      ADR0 => N1015,
      ADR2 => N1014,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_14_0,
      ADR4 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_B91wx4_25938
    );
  inst_cortexm0_u_logic_K22wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y112",
      INIT => X"55FF555500FF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Xd8wx4,
      ADR0 => inst_cortexm0_u_logic_P12wx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_9_0,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      O => N576
    );
  inst_cortexm0_u_logic_K22wx44_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y112",
      INIT => X"FFFFFFFFFFFF8000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Roh2z4_7_0,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_G6pvx4,
      ADR4 => N361,
      ADR5 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N848
    );
  inst_cortexm0_u_logic_Skhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y112",
      INIT => X"CCCCCCCCC0C0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Jex2z4_25968,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_9_0,
      O => N361
    );
  inst_cortexm0_u_logic_X8zvx4_inst_cortexm0_u_logic_X8zvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N843,
      O => N843_0
    );
  inst_cortexm0_u_logic_Qz0wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y114"
    )
    port map (
      IA => N1363,
      IB => N1364,
      O => N843,
      SEL => inst_cortexm0_u_logic_Fuawx4_25978
    );
  inst_cortexm0_u_logic_Qz0wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"CC004400CCCC4444"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_U11wx4,
      ADR3 => inst_cortexm0_u_logic_W21wx4,
      ADR5 => inst_cortexm0_u_logic_Xd8wx4,
      ADR4 => inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o,
      ADR0 => inst_cortexm0_u_logic_X8zvx4,
      O => N1363
    );
  inst_cortexm0_u_logic_Qz0wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"F300F3F300A2F3A2"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U11wx4,
      ADR3 => inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o,
      ADR1 => inst_cortexm0_u_logic_Xd8wx4,
      ADR2 => inst_cortexm0_u_logic_W21wx4,
      ADR4 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      O => N1364
    );
  inst_cortexm0_u_logic_X8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"0000000000300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR2 => inst_cortexm0_u_logic_Pdi2z4_26070,
      ADR1 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      O => inst_cortexm0_u_logic_X8zvx4
    );
  inst_cortexm0_u_logic_Muawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"FFFFFFFFF300F7F7"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Nsk2z4_25763,
      ADR2 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR3 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR4 => inst_cortexm0_u_logic_Ark2z4_25678,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR5 => inst_cortexm0_u_logic_Aok2z4_25680,
      O => inst_cortexm0_u_logic_Muawx4
    );
  inst_cortexm0_u_logic_Rvv2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rvv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rvv2z4_IN,
      O => inst_cortexm0_u_logic_Rvv2z4_26354,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9_inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N933_pack_6,
      O => N933
    );
  inst_cortexm0_u_logic_Kzqvx43_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y101"
    )
    port map (
      IA => N1373,
      IB => N1374,
      O => N933_pack_6,
      SEL => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o12_28230
    );
  inst_cortexm0_u_logic_Kzqvx43_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"F5F5FFFFF4F5FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR5 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR1 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o1_28231,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o8_27186,
      ADR0 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9_29417,
      O => N1373
    );
  inst_cortexm0_u_logic_Kzqvx43_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"FFFFAAFEAAFEAAFE"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR5 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR1 => inst_cortexm0_u_logic_U7w2z4_26831,
      ADR2 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_Ts5wx4,
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9_29417,
      O => N1374
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"7777000000000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_T5g3z4_27183,
      ADR4 => inst_cortexm0_u_logic_Wfuwx4,
      ADR1 => inst_cortexm0_u_logic_H6tvx4,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o9_29417
    );
  inst_cortexm0_u_logic_E5owx44_SW23_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"DFCCCFCC80CCC0CC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_E5owx43_0,
      ADR2 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => N932,
      ADR1 => N933,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1412
    );
  inst_cortexm0_u_logic_Efp2z4_inst_cortexm0_u_logic_Efp2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N783,
      O => N783_0
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => N782
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"F7F77777"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Rxzvx4,
      ADR1 => inst_cortexm0_u_logic_Ekovx4,
      ADR4 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N783
    );
  inst_cortexm0_u_logic_Efp2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Efp2z4_CLK,
      I => inst_cortexm0_u_logic_Qnkvx4_21096,
      O => inst_cortexm0_u_logic_Efp2z4_26479,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Qnkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"F0FAF0FAFFFF00AA"
    )
    port map (
      ADR1 => '1',
      ADR2 => N134,
      ADR5 => inst_cortexm0_u_logic_Df3wx4,
      ADR4 => inst_cortexm0_u_logic_Efp2z4_26479,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR3 => inst_cortexm0_u_logic_Rxzvx4,
      O => inst_cortexm0_u_logic_Qnkvx4_21096
    );
  inst_cortexm0_u_logic_Rxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"0077000777770707"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_6_0,
      ADR1 => inst_cortexm0_u_logic_n16534_3_0,
      O => inst_cortexm0_u_logic_Rxzvx4
    );
  inst_cortexm0_u_logic_K1wvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"5551555155515555"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Emi2z4_25902,
      ADR2 => inst_cortexm0_u_logic_K1wvx41_27228,
      ADR3 => inst_cortexm0_u_logic_K1wvx43_27231,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_I0d2z4_0,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      O => inst_cortexm0_u_logic_K1wvx4
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => X"33FF030F11550105"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Zpj2z4_26389,
      ADR0 => inst_cortexm0_u_logic_Ki53z4_26580,
      ADR1 => inst_cortexm0_u_logic_Umi3z4_26211,
      ADR3 => inst_cortexm0_u_logic_C51xx4,
      ADR5 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o2_29431
    );
  inst_cortexm0_u_logic_Umi3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Umi3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Umi3z4_IN,
      O => inst_cortexm0_u_logic_Umi3z4_26211,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => X"0000FFFF4700FFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o3_26577,
      ADR3 => inst_cortexm0_u_logic_SF1101,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o4_26578,
      ADR0 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o5_26579,
      ADR4 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o2_29431,
      O => N1191
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y88",
      INIT => X"0005050500050F0F"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_T7d3z4_27551,
      ADR3 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR2 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR5 => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o,
      ADR4 => inst_cortexm0_u_logic_Oxuvx4,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o7
    );
  inst_cortexm0_u_logic_Khnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"B300A00033000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR5 => inst_cortexm0_u_logic_Idk2z4_25976,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR4 => inst_cortexm0_u_logic_Jux2z4_27761,
      ADR1 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N124
    );
  inst_cortexm0_u_logic_V2qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"0000770777077707"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Re72z4_Ye72z4_AND_6072_o,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_n16534_26_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_29_0,
      O => inst_cortexm0_u_logic_V2qvx4
    );
  inst_cortexm0_u_logic_Ohh3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ohh3z4_CLK,
      I => inst_cortexm0_u_logic_Khnvx4_21354,
      O => inst_cortexm0_u_logic_Ohh3z4_25732,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Khnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"BFBFBBBB8F8F8888"
    )
    port map (
      ADR3 => '1',
      ADR0 => N124,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Ohh3z4_25732,
      ADR4 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR2 => inst_cortexm0_u_logic_V2qvx4,
      O => inst_cortexm0_u_logic_Khnvx4_21354
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => X"FFFFFFEFFFFFEFEF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uls2z4_26263,
      ADR3 => inst_cortexm0_u_logic_Txa2z4,
      ADR0 => inst_cortexm0_u_logic_Wva2z4,
      ADR4 => inst_cortexm0_u_logic_Fxa2z4,
      ADR1 => inst_cortexm0_u_logic_Mxa2z4,
      ADR2 => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o4,
      O => N999
    );
  inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => X"0000000000000008"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR2 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR4 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o
    );
  inst_cortexm0_u_logic_Oxuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => X"0000000000000008"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR3 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Oxuvx4
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => X"0077777700777777"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_T7d3z4_27551,
      ADR3 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR1 => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o,
      ADR4 => inst_cortexm0_u_logic_Oxuvx4,
      O => inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o4
    );
  inst_cortexm0_u_logic_U8b2z4_B9b2z4_AND_6580_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"FFFFFFC0EAEAC0C0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Bjd3z4_27107,
      ADR2 => inst_cortexm0_u_logic_Tqs2z4_26322,
      ADR0 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR5 => inst_cortexm0_u_logic_Pguvx4,
      ADR4 => inst_cortexm0_u_logic_Dwa2z4,
      ADR1 => inst_cortexm0_u_logic_Mxa2z4,
      O => N984
    );
  inst_cortexm0_u_logic_Dwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"0040000000000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR1 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR2 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR4 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR5 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Dwa2z4
    );
  inst_cortexm0_u_logic_Mxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"0000004000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR0 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR2 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR1 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Mxa2z4
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o10_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR4 => inst_cortexm0_u_logic_Mxa2z4,
      O => N982
    );
  inst_cortexm0_u_logic_Zpj2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zpj2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zpj2z4_IN,
      O => inst_cortexm0_u_logic_Zpj2z4_26389,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ro43z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ro43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ro43z4_IN,
      O => inst_cortexm0_u_logic_Ro43z4_25769,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U11wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"FAFFFFFFFBFBFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ay53z4_27031,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Ro43z4_25769,
      ADR4 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_U11wx42_27030
    );
  inst_cortexm0_u_logic_haddr_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"FFFF8F888F888F88"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_n16534_28_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_Q8zvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_31_0,
      O => HADDR(30)
    );
  inst_cortexm0_u_logic_Gehvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"FFE4FF44FF44FF44"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Foe3z4_27304,
      ADR5 => inst_cortexm0_u_logic_Roh2z4_20_0,
      ADR4 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR2 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => inst_cortexm0_u_logic_Gehvx41_27829
    );
  inst_cortexm0_u_logic_haddr_o_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"FFBABABAFF303030"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_7_0,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_Euzvx4,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_n16534_4_0,
      O => HADDR(6)
    );
  inst_cortexm0_u_logic_haddr_o_17_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"ECA0ECA0FFFFECA0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_n16534_15_0,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_Hy0wx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_18_0,
      O => HADDR(17)
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4138 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"00550F5F33773F7F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o,
      ADR0 => inst_cortexm0_u_logic_Hlzvx4,
      ADR5 => inst_cortexm0_u_logic_P82wx4,
      ADR1 => inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o,
      ADR4 => inst_cortexm0_u_logic_Oaawx4_B19wx4_XOR_73_o,
      ADR2 => inst_cortexm0_u_logic_Wo0wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4137_29426
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4140 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FFFFFFFF11FF1FFF"
    )
    port map (
      ADR3 => N528,
      ADR1 => inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o,
      ADR0 => inst_cortexm0_u_logic_Lf0wx4,
      ADR2 => inst_cortexm0_u_logic_Hy0wx4,
      ADR4 => inst_cortexm0_u_logic_Gdawx4_B19wx4_XOR_75_o,
      ADR5 => inst_cortexm0_u_logic_Mmux_Z78wx4137_29426,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4139
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4139_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FFFFAAAAFF00AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Ejawx4_B19wx4_XOR_79_o,
      ADR3 => inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o,
      ADR5 => inst_cortexm0_u_logic_F32wx4,
      ADR0 => inst_cortexm0_u_logic_Pg1wx4,
      O => N528
    );
  inst_cortexm0_u_logic_Pg1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"F0005555F0FF5555"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Dkr2z4_27506,
      ADR0 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR2 => inst_cortexm0_u_logic_Pg1wx45_27382,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Pg1wx4
    );
  inst_cortexm0_u_logic_Yhnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"A0000000ECCC0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_O5t2z4_25617,
      ADR2 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Zei2z4_27647,
      ADR0 => inst_cortexm0_u_logic_Ffj2z4_25653,
      ADR1 => inst_cortexm0_u_logic_Vvx2z4_27584,
      ADR5 => inst_cortexm0_u_logic_Ark2z4_25678,
      O => N136
    );
  inst_cortexm0_u_logic_S6ovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U5qvx4_0,
      ADR3 => inst_cortexm0_u_logic_V2qvx4,
      ADR2 => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o,
      ADR5 => HADDR(29),
      ADR0 => inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o,
      ADR4 => inst_cortexm0_u_logic_htrans_o_1_2,
      O => N1032
    );
  inst_cortexm0_u_logic_haddr_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FFD5D5D5FFC0C0C0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_L562z4_S562z4_AND_5889_o,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_n16534_27_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_30_0,
      O => HADDR(29)
    );
  inst_cortexm0_u_logic_Cqo2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cqo2z4_CLK,
      I => inst_cortexm0_u_logic_Yhnvx4_21312,
      O => inst_cortexm0_u_logic_Cqo2z4_25733,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Yhnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FFF3F3F3FFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR2 => N136,
      ADR5 => inst_cortexm0_u_logic_Cqo2z4_25733,
      ADR3 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => HADDR(29),
      O => inst_cortexm0_u_logic_Yhnvx4_21312
    );
  inst_cortexm0_u_logic_Joi3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Joi3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Joi3z4_IN,
      O => inst_cortexm0_u_logic_Joi3z4_25991,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ki53z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ki53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ki53z4_IN,
      O => inst_cortexm0_u_logic_Ki53z4_26580,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"F030FF3350105010"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_C5v2z4_26594,
      ADR0 => inst_cortexm0_u_logic_F9j2z4_26595,
      ADR1 => inst_cortexm0_u_logic_Fli3z4_25757,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      ADR3 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o7_29430
    );
  inst_cortexm0_u_logic_Mmux_Rih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"00BB0BBBFF44F444"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C3z2z4_25709,
      ADR2 => inst_cortexm0_u_logic_H1cwx4,
      ADR4 => inst_cortexm0_u_logic_Y29wx4,
      ADR1 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR0 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o,
      O => inst_cortexm0_u_logic_Rih2z4
    );
  inst_cortexm0_u_logic_Rn1xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"FFF75F57DDD55D55"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o,
      ADR1 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR4 => inst_cortexm0_u_logic_P12wx4,
      ADR2 => inst_cortexm0_u_logic_Oq42z4,
      ADR3 => inst_cortexm0_u_logic_Zhyvx4,
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_Rn1xx4
    );
  inst_cortexm0_u_logic_C5v2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C5v2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_C5v2z4_IN,
      O => inst_cortexm0_u_logic_C5v2z4_26594,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"000000004C4C4C00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Joi3z4_25991,
      ADR2 => inst_cortexm0_u_logic_Y21xx4,
      ADR3 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o8_26598,
      ADR1 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o1_26566,
      ADR4 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o7_29430,
      ADR5 => N1191,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o
    );
  inst_cortexm0_u_logic_S6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"0200000000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_U5qvx4_0,
      ADR5 => inst_cortexm0_u_logic_V2qvx4,
      ADR2 => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o,
      ADR0 => HADDR(29),
      ADR1 => inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o,
      ADR4 => inst_cortexm0_u_logic_htrans_o_1_2,
      O => inst_cortexm0_u_logic_S6ovx4
    );
  inst_cortexm0_u_logic_htrans_o_1_21 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"3300000033220202"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Oq42z4,
      ADR1 => N995_0,
      ADR4 => inst_cortexm0_u_logic_V3wvx4,
      ADR3 => inst_cortexm0_u_logic_Loyvx4_26737,
      ADR5 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      O => inst_cortexm0_u_logic_htrans_o_1_2
    );
  inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"13005F0013135F5F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_n16534_29_0,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_32_0,
      O => inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o
    );
  inst_cortexm0_u_logic_Skv2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Skv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Skv2z4_IN,
      O => inst_cortexm0_u_logic_Skv2z4_26215,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_In_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"FFFFFFFFAAAAAEAA"
    )
    port map (
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR3 => inst_cortexm0_u_logic_V2qvx4,
      ADR2 => inst_cortexm0_u_logic_Cb62z4_Jb62z4_AND_5912_o,
      ADR1 => HADDR(29),
      ADR4 => inst_cortexm0_u_logic_O362z4_K772z4_AND_6042_o,
      O => N993
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"0000000000FF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_C5v2z4_26594,
      ADR3 => inst_cortexm0_u_logic_F9j2z4_26595,
      ADR1 => inst_cortexm0_u_logic_Fli3z4_25757,
      ADR4 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o8_26598
    );
  inst_cortexm0_u_logic_Fli3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fli3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fli3z4_IN,
      O => inst_cortexm0_u_logic_Fli3z4_25757,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"DDDD0DDDDDDDDDDD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sz23z4_26006,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR5 => inst_cortexm0_u_logic_Fli3z4_25757,
      ADR2 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      O => inst_cortexm0_u_logic_N482z4_U482z4_AND_6176_o2_27284
    );
  inst_cortexm0_u_logic_Qk1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"FF55005533553355"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Rkd3z4_27200,
      ADR1 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR4 => inst_cortexm0_u_logic_Qk1wx44_27201,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Qk1wx4
    );
  inst_cortexm0_u_logic_Qk1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"20000000A0000000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U9e3z4_25879,
      ADR3 => inst_cortexm0_u_logic_Qk1wx43_27786,
      ADR5 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_Qk1wx41_27779,
      ADR2 => inst_cortexm0_u_logic_Qk1wx42_27785,
      ADR0 => inst_cortexm0_u_logic_Ai9wx4,
      O => inst_cortexm0_u_logic_Qk1wx44_27201
    );
  inst_cortexm0_u_logic_Ai9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"FFCCFFEEFFCEFFCE"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_X1e3z4_27213,
      ADR2 => inst_cortexm0_u_logic_Hpd3z4_25919,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR1 => inst_cortexm0_u_logic_Ai9wx41_27316,
      O => inst_cortexm0_u_logic_Ai9wx42_29429
    );
  inst_cortexm0_u_logic_Lsd3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lsd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lsd3z4_IN,
      O => inst_cortexm0_u_logic_Lsd3z4_26067,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ai9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"8CAF8CAF8CAF0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_B5e3z4_27318,
      ADR0 => inst_cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1433_o,
      ADR1 => inst_cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1431_o,
      ADR3 => inst_cortexm0_u_logic_Lsd3z4_26067,
      ADR5 => inst_cortexm0_u_logic_Ai9wx43_27321,
      ADR4 => inst_cortexm0_u_logic_Ai9wx42_29429,
      O => inst_cortexm0_u_logic_Ai9wx4
    );
  inst_cortexm0_u_logic_Ble3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ble3z4_CLK,
      I => inst_cortexm0_u_logic_Uzhvx4,
      O => inst_cortexm0_u_logic_Ble3z4_27768,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Uzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"3133F5FF3000F000"
    )
    port map (
      ADR3 => HWDATA(11),
      ADR0 => inst_cortexm0_u_logic_Yz4wx4,
      ADR2 => inst_cortexm0_u_logic_D9ovx4,
      ADR5 => inst_cortexm0_u_logic_Ble3z4_27768,
      ADR4 => inst_cortexm0_u_logic_Dwa2z4,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      O => inst_cortexm0_u_logic_Uzhvx4
    );
  inst_cortexm0_u_logic_Lee3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lee3z4_CLK,
      I => inst_cortexm0_u_logic_W2nvx4,
      O => inst_cortexm0_u_logic_Lee3z4_26662,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_W2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"FF7F0040DF5F1050"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Gm1wx4,
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR3 => inst_cortexm0_u_logic_R40wx4,
      ADR4 => inst_cortexm0_u_logic_Lee3z4_26662,
      ADR2 => inst_cortexm0_u_logic_Zyovx4,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_W2nvx4
    );
  inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Lee3z4_26662,
      ADR2 => inst_cortexm0_u_logic_Ble3z4_27768,
      O => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o
    );
  inst_cortexm0_u_logic_Gyvwx4_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"C040F0F0F0D0F0F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR3 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR1 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR5 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR2 => N264,
      ADR4 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      O => inst_cortexm0_u_logic_Gyvwx4
    );
  inst_cortexm0_u_logic_Hc1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"DD000D00DDDD0D0D"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hnr2z4_25979,
      ADR2 => inst_cortexm0_u_logic_Cq93z4_26189,
      ADR5 => inst_cortexm0_u_logic_Slr2z4_26587,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      O => inst_cortexm0_u_logic_Hc1wx42_29439
    );
  inst_cortexm0_u_logic_Hc1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"AF00AFAF23002323"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kzf3z4_26137,
      ADR1 => inst_cortexm0_u_logic_Lqr2z4_26117,
      ADR4 => inst_cortexm0_u_logic_Neu2z4_26040,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      ADR0 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_Hc1wx41_29440
    );
  inst_cortexm0_u_logic_Mxor_Ciawx4_B19wx4_XOR_78_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"CCCC9393CCCCCC93"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Zcn2z4_25833,
      ADR4 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR2 => inst_cortexm0_u_logic_Y29wx4,
      ADR5 => inst_cortexm0_u_logic_Hc1wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR1 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Ciawx4_B19wx4_XOR_78_o
    );
  inst_cortexm0_u_logic_Hnr2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hnr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hnr2z4_IN,
      O => inst_cortexm0_u_logic_Hnr2z4_25979,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hc1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"8000000000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hc1wx45_27394,
      ADR3 => inst_cortexm0_u_logic_Hc1wx44_27391,
      ADR5 => inst_cortexm0_u_logic_Hc1wx46_27396,
      ADR2 => inst_cortexm0_u_logic_Hc1wx42_29439,
      ADR1 => inst_cortexm0_u_logic_Hc1wx41_29440,
      ADR0 => inst_cortexm0_u_logic_Hc1wx43_27390,
      O => inst_cortexm0_u_logic_Hc1wx4
    );
  inst_cortexm0_u_logic_hwdata_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"020002AAA2A0A2AA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_Izpvx4,
      ADR3 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Oq42z4,
      ADR1 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR5 => inst_cortexm0_u_logic_Ze1wx4,
      O => HWDATA(28)
    );
  inst_cortexm0_u_logic_Vytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"2000000000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR1 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR5 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      O => inst_cortexm0_u_logic_Vytvx4
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"BF00FF00BF000F00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Pgb2z4,
      ADR4 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR0 => inst_cortexm0_u_logic_Lns2z4_26109,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_Dks2z4_25755,
      ADR2 => inst_cortexm0_u_logic_Cam2z4_26233,
      O => N986
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"FFFF002200000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Dwa2z4,
      ADR3 => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o,
      ADR0 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o12,
      ADR4 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o9,
      ADR5 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o7,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o
    );
  inst_cortexm0_u_logic_J7b3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J7b3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J7b3z4_IN,
      O => inst_cortexm0_u_logic_J7b3z4_27249,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"5100F30000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_X9n2z4_26969,
      ADR0 => inst_cortexm0_u_logic_Zta2z4,
      ADR2 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o5,
      ADR1 => N986,
      ADR3 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o1_28742,
      ADR5 => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o3_28591,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o7
    );
  inst_cortexm0_u_logic_Qwr2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qwr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qwr2z4_IN,
      O => inst_cortexm0_u_logic_Qwr2z4_26320,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F32wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => X"FFFFF7FFFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR0 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Qwr2z4_26320,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR1 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_F32wx42_26624
    );
  inst_cortexm0_u_logic_Y9l2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y9l2z4_CLK,
      I => inst_cortexm0_u_logic_I0ivx4,
      O => inst_cortexm0_u_logic_Y9l2z4_27822,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_I0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"4555CFFF4400CC00"
    )
    port map (
      ADR3 => HWDATA(9),
      ADR2 => inst_cortexm0_u_logic_Yz4wx4,
      ADR1 => inst_cortexm0_u_logic_D9ovx4,
      ADR5 => inst_cortexm0_u_logic_Y9l2z4_27822,
      ADR0 => inst_cortexm0_u_logic_Fsyvx4,
      ADR4 => inst_cortexm0_u_logic_Mxa2z4,
      O => inst_cortexm0_u_logic_I0ivx4
    );
  inst_cortexm0_u_logic_K22wx44_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"FFF8FFF0FFF0FFF0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Roh2z4_7_0,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR0 => inst_cortexm0_u_logic_G6pvx4,
      ADR3 => N360,
      ADR2 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      O => N847
    );
  inst_cortexm0_u_logic_Skhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"AAAAAAAAA3A0AFAF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jex2z4_25968,
      ADR5 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR1 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR4 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_9_0,
      O => N360
    );
  inst_cortexm0_u_logic_Jex2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jex2z4_CLK,
      I => inst_cortexm0_u_logic_Skhvx4_21792,
      O => inst_cortexm0_u_logic_Jex2z4_25968,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Skhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"CCAACCCCCCAACCAC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR0 => N848,
      ADR1 => N847,
      ADR2 => inst_cortexm0_u_logic_K22wx43_26368,
      ADR4 => inst_cortexm0_u_logic_K22wx42_26367,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Skhvx4_21792
    );
  inst_cortexm0_u_logic_Gdo2z4_inst_cortexm0_u_logic_Gdo2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_16_pack_5,
      O => HWDATA(16)
    );
  inst_cortexm0_u_logic_Mmux_O24wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"CFC0CCCCCFC0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Zhyvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR3 => inst_cortexm0_u_logic_W21wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_O24wx4
    );
  inst_cortexm0_u_logic_hwdata_o_16_1 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"303F3333"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Zhyvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR3 => inst_cortexm0_u_logic_W21wx4,
      O => HWDATA_16_pack_5
    );
  inst_cortexm0_u_logic_Gdo2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gdo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gdo2z4_IN,
      O => inst_cortexm0_u_logic_Gdo2z4_27775,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"0FFF04440FFF0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR1 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o2_29437,
      ADR5 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o3_27862,
      ADR0 => inst_cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1087_o_0,
      ADR3 => inst_cortexm0_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_6_IBUF_0,
      O => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o4_28782
    );
  inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"005533FF005533FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Lns2z4_26109,
      ADR3 => inst_cortexm0_u_logic_Q6l2z4_28512,
      ADR1 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR0 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      O => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o1_29438
    );
  inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"ABAF0105BBFF11FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR2 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR1 => inst_cortexm0_u_logic_Lhd3z4_25836,
      ADR3 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      ADR5 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR4 => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o1_29438,
      O => inst_cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3452_o2_29437
    );
  inst_cortexm0_u_logic_E5owx44_SW20_F : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"F1E0F0F0F0F0F0F0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR3 => N919,
      ADR2 => N918,
      ADR5 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1407
    );
  inst_cortexm0_u_logic_E5owx44_SW19_G : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"FC0CFF00DC8CFF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_E5owx43_0,
      ADR2 => inst_cortexm0_u_logic_Hzywx4,
      ADR3 => N919,
      ADR1 => N918,
      ADR0 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1406
    );
  inst_cortexm0_u_logic_E5owx44_SW21_F : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"FFFF75558AAA0000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR3 => inst_cortexm0_u_logic_E5owx43_0,
      ADR0 => inst_cortexm0_u_logic_Hzywx4,
      ADR4 => N919,
      ADR5 => N918,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1409
    );
  inst_cortexm0_u_logic_Kzqvx43_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"BAAAAAAA00000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o1_28231,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o52,
      ADR1 => inst_cortexm0_u_logic_M5tvx4,
      ADR2 => inst_cortexm0_u_logic_Wfuwx4,
      ADR0 => inst_cortexm0_u_logic_K1owx4_R1owx4_AND_3324_o4,
      ADR5 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181,
      O => N918
    );
  inst_cortexm0_u_logic_Imu2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Imu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Imu2z4_IN,
      O => inst_cortexm0_u_logic_Imu2z4_26009,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P12wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"F5F5F5F500F00FFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Rvv2z4_26354,
      ADR3 => inst_cortexm0_u_logic_Kc03z4_26623,
      ADR0 => inst_cortexm0_u_logic_Imu2z4_26009,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_P12wx44_26797
    );
  inst_cortexm0_u_logic_Sx3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"FFDFAF8F0FDF0F8F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Izpvx4,
      ADR0 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR5 => inst_cortexm0_u_logic_Ze1wx4,
      ADR3 => inst_cortexm0_u_logic_Oq42z4,
      ADR1 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_Sx3wx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"3F0FBFAF3300BBAA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y1ivx4_28353,
      ADR1 => inst_cortexm0_u_logic_Hub3z4_25842,
      ADR5 => inst_cortexm0_u_logic_R1ivx4,
      ADR2 => inst_cortexm0_u_logic_Ipb3z4_27294,
      ADR0 => inst_cortexm0_u_logic_Mmux_H3ivx4113_28511,
      ADR4 => inst_cortexm0_u_logic_Sx3wx4,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4114_28510
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"1B1BFFFF1B1BFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR2 => inst_cortexm0_u_logic_Axm2z4_25850,
      ADR4 => inst_cortexm0_u_logic_Egywx4_B5hvx4_AND_4497_o,
      O => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o3_29433
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"00000AAA0AAA0AAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_M5tvx4,
      ADR4 => inst_cortexm0_u_logic_Tqc3z4_26302,
      ADR0 => inst_cortexm0_u_logic_X3pwx4,
      ADR2 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR3 => inst_cortexm0_u_logic_Ts5wx4,
      O => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o4_29434
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"4400CC0000000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o3_29433,
      ADR3 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o4_29434,
      ADR5 => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o2_29432,
      ADR4 => inst_cortexm0_u_logic_H6tvx4,
      ADR0 => inst_cortexm0_u_logic_U5a3z4_26308,
      O => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o5_26306
    );
  inst_cortexm0_u_logic_U5a3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U5a3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U5a3z4_IN,
      O => inst_cortexm0_u_logic_U5a3z4_26308,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"040744770F0FFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR3 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR5 => inst_cortexm0_u_logic_Aeywx4_L9hvx4_AND_4492_o,
      ADR4 => inst_cortexm0_u_logic_Japwx4,
      ADR2 => inst_cortexm0_u_logic_Rsa3z4_26299,
      O => inst_cortexm0_u_logic_K0pwx4_R0pwx4_AND_3429_o2_29432
    );
  inst_cortexm0_u_logic_T5g3z4_inst_cortexm0_u_logic_T5g3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N522,
      O => N522_0
    );
  inst_cortexm0_u_logic_T5g3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T5g3z4_CLK,
      I => HWDATA(13),
      O => inst_cortexm0_u_logic_T5g3z4_27183,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_13_11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"00FF0F0F00FF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Wq5wx4,
      ADR2 => inst_cortexm0_u_logic_Hc1wx4,
      ADR3 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR5 => '1',
      O => HWDATA(13)
    );
  inst_cortexm0_u_logic_Mb1wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Xd8wx4,
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Hc1wx4,
      ADR4 => '1',
      O => N522
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o521 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR4 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR2 => inst_cortexm0_u_logic_T5g3z4_27183,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o52
    );
  inst_cortexm0_u_logic_M3e3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_M3e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_M3e3z4_IN,
      O => inst_cortexm0_u_logic_M3e3z4_27214,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ai9wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"C0C0CCCCC4C4C4C4"
    )
    port map (
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Wqd3z4_25876,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_M3e3z4_27214,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Ai9wx43_27321
    );
  inst_cortexm0_u_logic_haddr_o_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"F8F8FFF88888FF88"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_n16534_14_0,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_U11wx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_17_0,
      O => HADDR(16)
    );
  inst_cortexm0_u_logic_Bv0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"020322330A0FAAFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hy0wx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_18_0,
      ADR5 => inst_cortexm0_u_logic_n16534_15_0,
      O => inst_cortexm0_u_logic_Bv0wx4
    );
  inst_cortexm0_u_logic_H4p2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H4p2z4_CLK,
      I => inst_cortexm0_u_logic_Tmjvx4,
      O => inst_cortexm0_u_logic_H4p2z4_26750,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Tmjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"3300F3F0BB88FBF8"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Plx2z4_27427,
      ADR5 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR3 => inst_cortexm0_u_logic_H4p2z4_26750,
      ADR2 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Bv0wx4,
      O => inst_cortexm0_u_logic_Tmjvx4
    );
  inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"F000555533335555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_G1s2z4_28630,
      ADR1 => inst_cortexm0_u_logic_Rkd3z4_27200,
      ADR2 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o3_27298,
      ADR3 => N1175,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o
    );
  inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"8C888C8C8C88CCCC"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hc23z4_28733,
      ADR2 => inst_cortexm0_u_logic_Rds2z4_26116,
      ADR0 => inst_cortexm0_u_logic_C61wx4111,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR5 => inst_cortexm0_u_logic_Ue9wx4,
      ADR1 => inst_cortexm0_u_logic_Pjqwx4,
      O => N1175
    );
  inst_cortexm0_u_logic_Pjqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"0350F350035FF35F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Rhu2z4_26165,
      ADR4 => inst_cortexm0_u_logic_Oas2z4_25998,
      ADR0 => inst_cortexm0_u_logic_Z8s2z4_25610,
      ADR5 => inst_cortexm0_u_logic_Arv2z4_25787,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1168
    );
  inst_cortexm0_u_logic_Z8s2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z8s2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z8s2z4_IN,
      O => inst_cortexm0_u_logic_Z8s2z4_25610,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pjqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"FFF0FFF0FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => N1167,
      ADR2 => N1168,
      O => inst_cortexm0_u_logic_Pjqwx4
    );
  inst_cortexm0_u_logic_Gm1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"0131033305F50FFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ibe3z4_25633,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => N1308_0,
      ADR0 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o1,
      ADR3 => N1307,
      ADR1 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_Gm1wx46_29448
    );
  inst_cortexm0_u_logic_Gm1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"F0C0F0C00000A000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Tyd3z4_25880,
      ADR0 => inst_cortexm0_u_logic_U9e3z4_25879,
      ADR4 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1307
    );
  inst_cortexm0_u_logic_Mxor_R99wx4_B19wx4_XOR_66_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"EE11AA55FE01FA05"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Dvy2z4_26142,
      ADR0 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR4 => inst_cortexm0_u_logic_Y29wx4,
      ADR2 => inst_cortexm0_u_logic_W19wx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      ADR5 => inst_cortexm0_u_logic_Gm1wx4,
      O => inst_cortexm0_u_logic_R99wx4_B19wx4_XOR_66_o
    );
  inst_cortexm0_u_logic_U9e3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U9e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U9e3z4_IN,
      O => inst_cortexm0_u_logic_U9e3z4_25879,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gm1wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"F000E000A000A000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Gm1wx48_27216,
      ADR5 => inst_cortexm0_u_logic_Gm1wx44,
      ADR4 => inst_cortexm0_u_logic_Gm1wx46_29448,
      ADR1 => inst_cortexm0_u_logic_Gm1wx47_25878,
      ADR2 => inst_cortexm0_u_logic_Gm1wx418_27207,
      ADR0 => inst_cortexm0_u_logic_Gm1wx43_27218,
      O => inst_cortexm0_u_logic_Gm1wx4
    );
  inst_cortexm0_u_logic_F9j2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y125",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F9j2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F9j2z4_IN,
      O => inst_cortexm0_u_logic_F9j2z4_26595,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B6j2z4_inst_cortexm0_u_logic_B6j2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N837,
      O => N837_0
    );
  inst_cortexm0_u_logic_Y92wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"004500CF4545CFCF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_n16534_21_0,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_24_0,
      O => inst_cortexm0_u_logic_Y92wx4
    );
  inst_cortexm0_u_logic_B6j2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B6j2z4_CLK,
      I => inst_cortexm0_u_logic_K8ivx4,
      O => inst_cortexm0_u_logic_B6j2z4_27272,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_K8ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"0FCF00C0AFEFAAEA"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Kaf3z4_26678,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR4 => inst_cortexm0_u_logic_B6j2z4_27272,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR5 => inst_cortexm0_u_logic_Y92wx4,
      O => inst_cortexm0_u_logic_K8ivx4
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Dcs2z4_25606,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o2_29445
    );
  inst_cortexm0_u_logic_C61wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"0FCF00C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_F4q2z4_27073,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_D603z4_27074,
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      O => N837
    );
  inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"01010101F3FF333F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Rd73z4_25593,
      ADR3 => inst_cortexm0_u_logic_Z8s2z4_25610,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o2_29445,
      O => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o3_27663
    );
  inst_cortexm0_u_logic_Snd3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Snd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Snd3z4_IN,
      O => inst_cortexm0_u_logic_Snd3z4_26163,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ai9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y123",
      INIT => X"0000030000030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_I0e3z4_27317,
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR5 => inst_cortexm0_u_logic_Snd3z4_26163,
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Ai9wx41_27316
    );
  inst_cortexm0_u_logic_haddr_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"FFCEFF0ACECE0A0A"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_n16534_23_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_Nozvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_26_0,
      O => HADDR(25)
    );
  inst_cortexm0_u_logic_haddr_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"FFF2FF22F2F22222"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_n16534_25_0,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_Dl72z4_Kl72z4_AND_6098_o,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_28_0,
      O => HADDR(27)
    );
  inst_cortexm0_u_logic_Ay53z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ay53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ay53z4_IN,
      O => inst_cortexm0_u_logic_Ay53z4_27031,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"FDFCDDCCF5F05500"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_n16534_24_0,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_Hlzvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_27_0,
      O => HADDR(26)
    );
  inst_cortexm0_u_logic_I0cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => X"0000000030AAFCAA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Szr2z4_26632,
      ADR0 => inst_cortexm0_u_logic_I793z4_25959,
      ADR4 => inst_cortexm0_u_logic_F32wx44_26622,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR1 => inst_cortexm0_u_logic_Kuc2z4,
      ADR5 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_I0cvx4
    );
  inst_cortexm0_u_logic_I793z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I793z4_CLK,
      I => inst_cortexm0_u_logic_Pgnvx4,
      O => inst_cortexm0_u_logic_I793z4_25959,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pgnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => X"22FF2200F2FFF2F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ycx2z4_27874,
      ADR1 => inst_cortexm0_u_logic_Pxyvx4,
      ADR3 => inst_cortexm0_u_logic_Df3wx4,
      ADR4 => inst_cortexm0_u_logic_I793z4_25959,
      ADR2 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR5 => inst_cortexm0_u_logic_S4qvx4,
      O => inst_cortexm0_u_logic_Pgnvx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4133 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => X"33F3BBFB00F0AAFA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uz9wx4_B19wx4_XOR_69_o,
      ADR4 => inst_cortexm0_u_logic_H3awx4_O3awx4_AND_1957_o,
      ADR1 => inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o,
      ADR2 => inst_cortexm0_u_logic_Euzvx4,
      ADR0 => inst_cortexm0_u_logic_Hlzvx4,
      ADR5 => inst_cortexm0_u_logic_F32wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4132_26633
    );
  inst_cortexm0_u_logic_F32wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => X"BB110F0FBB110F0F"
    )
    port map (
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Szr2z4_26632,
      ADR2 => inst_cortexm0_u_logic_I793z4_25959,
      ADR3 => inst_cortexm0_u_logic_F32wx44_26622,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR0 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_F32wx4
    );
  inst_cortexm0_u_logic_Aj1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"AAAAFAFAFAFFBBFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qk1wx4,
      ADR4 => inst_cortexm0_u_logic_R99wx4_B19wx4_XOR_66_o,
      ADR2 => inst_cortexm0_u_logic_X8zvx4,
      ADR1 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR0 => inst_cortexm0_u_logic_Bpzvx4,
      O => N341
    );
  inst_cortexm0_u_logic_Qk1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"00FFFFFF00DFDFDF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR0 => inst_cortexm0_u_logic_Q6e3z4_27441,
      ADR3 => inst_cortexm0_u_logic_Ibe3z4_25633,
      ADR4 => inst_cortexm0_u_logic_Ue9wx4,
      O => inst_cortexm0_u_logic_Qk1wx41_27779
    );
  inst_cortexm0_u_logic_Ll1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"00AAFFFF00AA00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Xd8wx4,
      ADR4 => inst_cortexm0_u_logic_Gm1wx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_12_0,
      ADR3 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      O => N580
    );
  inst_cortexm0_u_logic_Ibe3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ibe3z4_CLK,
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => inst_cortexm0_u_logic_Ibe3z4_25633,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Aj1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"FFFFFFFFFFAAFFEF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR0 => N341,
      ADR5 => N580,
      ADR4 => inst_cortexm0_u_logic_Ll1wx42_27569,
      ADR2 => inst_cortexm0_u_logic_Ll1wx43_27568,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Aj1wx4_25634
    );
  inst_cortexm0_u_logic_N4cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"0030333022302230"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Rkd3z4_27200,
      ADR0 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_Qk1wx44_27201,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR1 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_N4cvx4
    );
  inst_cortexm0_u_logic_Y5cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"000055CC0000F0CC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Dkr2z4_27506,
      ADR1 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR0 => inst_cortexm0_u_logic_Pg1wx45_27382,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      ADR4 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Y5cvx4
    );
  inst_cortexm0_u_logic_Gmd3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gmd3z4_CLK,
      I => inst_cortexm0_u_logic_Uehvx4_21893,
      O => inst_cortexm0_u_logic_Gmd3z4_26897,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Uehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"FFFFF3BBFFFFF0AA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Roh2z4_10_0,
      ADR1 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => N357,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR0 => N582,
      ADR3 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Uehvx4_21893
    );
  inst_cortexm0_u_logic_Wce3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wce3z4_CLK,
      I => inst_cortexm0_u_logic_Wzivx4,
      O => inst_cortexm0_u_logic_Wce3z4_25881,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Wzivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"3B083B08FFFF3B08"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Gmd3z4_26897,
      ADR2 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR3 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR4 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR5 => inst_cortexm0_u_logic_Owovx4,
      O => inst_cortexm0_u_logic_Wzivx4
    );
  inst_cortexm0_u_logic_haddr_o_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"FAF0FEFCAA00EECC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_4_0,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_B6bwx4_I6bwx4_AND_2063_o,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_n16534_1_0,
      O => HADDR(3)
    );
  inst_cortexm0_u_logic_Rz13z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rz13z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rz13z4_IN,
      O => inst_cortexm0_u_logic_Rz13z4_25972,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_hwdata_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"22002A0A22AA2A0A"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR2 => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o,
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR3 => inst_cortexm0_u_logic_Oq42z4,
      ADR5 => inst_cortexm0_u_logic_Zhyvx4,
      ADR1 => inst_cortexm0_u_logic_P12wx4,
      O => HWDATA(24)
    );
  inst_cortexm0_u_logic_Kkrvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"00001111ECCCFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_K0wwx4,
      ADR4 => inst_cortexm0_u_logic_D0wwx4,
      ADR0 => inst_cortexm0_u_logic_Cjuwx43_25840,
      ADR3 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR2 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR1 => inst_cortexm0_u_logic_Cjuwx42_27547,
      O => inst_cortexm0_u_logic_Kkrvx43_29450
    );
  inst_cortexm0_u_logic_E4pwx4_L4pwx4_OR_828_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"0F008F88AFAA8F88"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR5 => inst_cortexm0_u_logic_U5pwx4,
      ADR1 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      ADR0 => inst_cortexm0_u_logic_Qjuwx4,
      O => N355
    );
  inst_cortexm0_u_logic_U5pwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"F3F7F0F1F0F0F0F0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qzzwx4,
      ADR4 => inst_cortexm0_u_logic_F40xx4,
      ADR1 => inst_cortexm0_u_logic_Hdzwx4,
      ADR3 => inst_cortexm0_u_logic_Kbzwx4,
      ADR5 => inst_cortexm0_u_logic_U5pwx42_27175,
      ADR2 => inst_cortexm0_u_logic_U5pwx41_27176,
      O => inst_cortexm0_u_logic_U5pwx4
    );
  inst_cortexm0_u_logic_Adt2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Adt2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Adt2z4_IN,
      O => inst_cortexm0_u_logic_Adt2z4_27563,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Kkrvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"2277F0F02277F0F0"
    )
    port map (
      ADR5 => '1',
      ADR3 => inst_cortexm0_u_logic_Ayzwx4,
      ADR1 => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_0,
      ADR0 => inst_cortexm0_u_logic_Jjuwx4,
      ADR2 => inst_cortexm0_u_logic_Kkrvx43_29450,
      ADR4 => inst_cortexm0_u_logic_U5pwx4,
      O => inst_cortexm0_u_logic_Kkrvx44_27485
    );
  inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"FFFFFFFFAFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR5 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR4 => inst_cortexm0_u_logic_Wuq2z4_27182,
      O => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o1_28231
    );
  inst_cortexm0_u_logic_E5owx44_SW24_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"CCCCCCCCCCACCCCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR5 => inst_cortexm0_u_logic_E5owx43_0,
      ADR4 => inst_cortexm0_u_logic_Hzywx4,
      ADR1 => N932,
      ADR0 => N933,
      ADR2 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1413
    );
  inst_cortexm0_u_logic_E5owx44_SW25_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"DFCFCFCF80C0C0C0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_E5owx43_0,
      ADR2 => inst_cortexm0_u_logic_Hzywx4,
      ADR5 => N932,
      ADR1 => N933,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N1415
    );
  inst_cortexm0_u_logic_Kzqvx43_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"FDDDFFFFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_T5g3z4_27183,
      ADR1 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR4 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o1_28231,
      ADR5 => inst_cortexm0_u_logic_Wfuwx4,
      ADR2 => inst_cortexm0_u_logic_H6tvx4,
      ADR0 => inst_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4041_o4_27181,
      O => N932
    );
  inst_cortexm0_u_logic_Kc03z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kc03z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kc03z4_IN,
      O => inst_cortexm0_u_logic_Kc03z4_26623,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sz23z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y127",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sz23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Sz23z4_IN,
      O => inst_cortexm0_u_logic_Sz23z4_26006,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y127",
      INIT => X"0C0C04044C4C4444"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Sz23z4_26006,
      ADR1 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Xr42z4_Es42z4_AND_5713_o3_26577
    );
  inst_cortexm0_u_logic_H8l2z4_inst_cortexm0_u_logic_H8l2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q6l2z4_pack_3,
      O => inst_cortexm0_u_logic_Q6l2z4_28512
    );
  inst_cortexm0_u_logic_Ayzwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => X"F7F7FFFF77F7F7FF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_H8l2z4_27286,
      ADR4 => inst_cortexm0_u_logic_Z4l2z4_26464,
      ADR5 => inst_cortexm0_u_logic_Q6l2z4_28512,
      ADR3 => inst_cortexm0_u_logic_G8n2z4_28513,
      ADR1 => inst_cortexm0_u_logic_Ylc3z4_27479,
      ADR0 => inst_cortexm0_u_logic_X0c3z4_27480,
      O => inst_cortexm0_u_logic_Ayzwx41_27481
    );
  inst_cortexm0_u_logic_Mmux_Qzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => X"E4E4CCCCCCCCCCCC"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Q6l2z4_28512,
      ADR2 => inst_cortexm0_u_logic_G8n2z4_28513,
      ADR4 => inst_cortexm0_u_logic_Jkc3z4_27254,
      ADR0 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR5 => inst_cortexm0_u_logic_Ayzwx41_27481,
      O => inst_cortexm0_u_logic_Qzzwx4
    );
  inst_cortexm0_u_logic_H8l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H8l2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_H8l2z4_IN,
      O => inst_cortexm0_u_logic_H8l2z4_27286,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_G8n2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G8n2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_G8n2z4_IN,
      O => inst_cortexm0_u_logic_G8n2z4_28513,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  HWDATA_30_rt : X_LUT5
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => HWDATA(30),
      O => HWDATA_30_rt_22107
    );
  inst_cortexm0_u_logic_Q6l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q6l2z4_CLK,
      I => HWDATA_30_rt_22107,
      O => inst_cortexm0_u_logic_Q6l2z4_pack_3,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Z4l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y88",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z4l2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z4l2z4_IN,
      O => inst_cortexm0_u_logic_Z4l2z4_26464,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4676_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y91",
      INIT => X"F7FFFFFF55FFF7FF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Dks2z4_25755,
      ADR2 => inst_cortexm0_u_logic_Lns2z4_26109,
      ADR5 => inst_cortexm0_u_logic_Cps2z4_25804,
      ADR4 => inst_cortexm0_u_logic_Uls2z4_26263,
      ADR0 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR3 => inst_cortexm0_u_logic_Lul2z4_26616,
      O => inst_cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4676_o1_26614
    );
  inst_cortexm0_u_logic_Gha3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y91",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gha3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gha3z4_IN,
      O => inst_cortexm0_u_logic_Gha3z4_25631,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Iazwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y91",
      INIT => X"03333333F3333333"
    )
    port map (
      ADR0 => '1',
      ADR5 => inst_cortexm0_u_logic_Dks2z4_25755,
      ADR1 => inst_cortexm0_u_logic_Lns2z4_26109,
      ADR3 => inst_cortexm0_u_logic_Tqc3z4_26302,
      ADR2 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR4 => inst_cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4676_o1_26614,
      O => inst_cortexm0_u_logic_Iazwx4
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"EAFFAAFFC0FF00FF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zxvwx4_3(12),
      ADR2 => inst_cortexm0_u_logic_Dpc3z4_28343,
      ADR1 => inst_cortexm0_u_logic_Oar2z4_28356,
      ADR3 => inst_cortexm0_u_logic_V6zwx4,
      ADR0 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR5 => inst_cortexm0_u_logic_Wuq2z4_27182,
      O => N775
    );
  inst_cortexm0_u_logic_Oar2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Oar2z4_CLK,
      I => inst_cortexm0_u_logic_Nzhvx4,
      O => inst_cortexm0_u_logic_Oar2z4_28356,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Nzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"33FF135F30F00000"
    )
    port map (
      ADR2 => HWDATA(12),
      ADR0 => inst_cortexm0_u_logic_Yz4wx4,
      ADR4 => inst_cortexm0_u_logic_D9ovx4,
      ADR5 => inst_cortexm0_u_logic_Oar2z4_28356,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR3 => inst_cortexm0_u_logic_Kwa2z4,
      O => inst_cortexm0_u_logic_Nzhvx4
    );
  inst_cortexm0_u_logic_Kzqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"F0FFF0FFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Pazwx4,
      ADR2 => inst_cortexm0_u_logic_Viuwx4,
      ADR3 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      O => inst_cortexm0_u_logic_Kzqvx41_29454
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"CC888888CCCCCC88"
    )
    port map (
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR5 => inst_cortexm0_u_logic_A6zwx4,
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      ADR0 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR4 => inst_cortexm0_u_logic_H6zwx4,
      O => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o
    );
  inst_cortexm0_u_logic_Qjuwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"CCDDCFDDFFDDCFDD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR4 => inst_cortexm0_u_logic_U5pwx4,
      ADR2 => inst_cortexm0_u_logic_Cjuwx4,
      ADR5 => inst_cortexm0_u_logic_Jjuwx4,
      ADR0 => inst_cortexm0_u_logic_Kzqvx41_29454,
      ADR1 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N921
    );
  inst_cortexm0_u_logic_Kzqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"0D0F040F050F000F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR4 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR3 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => N90,
      ADR1 => inst_cortexm0_u_logic_Vzywx4,
      ADR2 => N921,
      O => inst_cortexm0_u_logic_Kzqvx42_26371
    );
  inst_cortexm0_u_logic_H2f3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_H2f3z4_CLK,
      I => inst_cortexm0_u_logic_B2nvx4,
      O => inst_cortexm0_u_logic_H2f3z4_28211,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_B2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => X"DFFFDF5F10001050"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_P12wx4,
      ADR3 => inst_cortexm0_u_logic_Wq5wx4,
      ADR1 => inst_cortexm0_u_logic_Zhyvx4,
      ADR5 => inst_cortexm0_u_logic_H2f3z4_28211,
      ADR2 => inst_cortexm0_u_logic_Zyovx4,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_B2nvx4
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => X"0013005F13135F5F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Xdb3z4_0,
      ADR1 => inst_cortexm0_u_logic_Fed3z4_25588,
      ADR3 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR4 => inst_cortexm0_u_logic_Gua2z4,
      ADR5 => inst_cortexm0_u_logic_K9ovx4,
      ADR0 => inst_cortexm0_u_logic_Oxuvx4,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o1_28742
    );
  inst_cortexm0_u_logic_Dks2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dks2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Dks2z4_IN,
      O => inst_cortexm0_u_logic_Dks2z4_25755,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_K9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => X"0000000000010000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR2 => inst_cortexm0_u_logic_R1w2z4_25988,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR4 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR1 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR0 => inst_cortexm0_u_logic_Tdp2z4_26231,
      O => inst_cortexm0_u_logic_K9ovx4
    );
  inst_cortexm0_u_logic_Mis2z4_inst_cortexm0_u_logic_Mis2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N524,
      O => N524_0
    );
  inst_cortexm0_u_logic_Mis2z4_inst_cortexm0_u_logic_Mis2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Tib3z4_pack_3,
      O => inst_cortexm0_u_logic_Tib3z4_26120
    );
  inst_cortexm0_u_logic_Pazwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"FFFF0701FFFFFF05"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR0 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR4 => inst_cortexm0_u_logic_V6zwx4,
      ADR3 => inst_cortexm0_u_logic_Kizwx4,
      ADR5 => inst_cortexm0_u_logic_Iazwx4,
      ADR2 => inst_cortexm0_u_logic_Zxvwx4,
      O => inst_cortexm0_u_logic_Pazwx42_28538
    );
  inst_cortexm0_u_logic_Mis2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mis2z4_CLK,
      I => HWDATA(14),
      O => inst_cortexm0_u_logic_Mis2z4_26058,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_hwdata_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"0033CCFF0033CCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR3 => inst_cortexm0_u_logic_S71wx4,
      ADR4 => inst_cortexm0_u_logic_Uvzvx4,
      ADR5 => '1',
      O => HWDATA(14)
    );
  inst_cortexm0_u_logic_X61wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_Xd8wx4,
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_S71wx4,
      ADR4 => '1',
      O => N524
    );
  inst_cortexm0_u_logic_Vgs2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vgs2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vgs2z4_IN,
      O => inst_cortexm0_u_logic_Vgs2z4_26226,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Zxvwx4_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"AFFFFFFF2FBFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Pab3z4_25920,
      ADR5 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR3 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR0 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR2 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR4 => inst_cortexm0_u_logic_Wuq2z4_27182,
      O => inst_cortexm0_u_logic_Zxvwx4_3(12)
    );
  inst_cortexm0_u_logic_Pab3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pab3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pab3z4_IN,
      O => inst_cortexm0_u_logic_Pab3z4_25920,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Zxvwx4_12_2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"AA000000AA000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Dpc3z4_28343,
      ADR3 => inst_cortexm0_u_logic_Oar2z4_28356,
      ADR4 => inst_cortexm0_u_logic_Zxvwx4_3(12),
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Zxvwx4
    );
  HWDATA_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => HWDATA_7_0,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => HWDATA_7_rt_22191
    );
  inst_cortexm0_u_logic_Tib3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tib3z4_CLK,
      I => HWDATA_7_rt_22191,
      O => inst_cortexm0_u_logic_Tib3z4_pack_3,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"7707F7F7F7F7F7F7"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR0 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR4 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR1 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR2 => N264,
      ADR3 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      O => N458
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"AAAAAAAAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR5 => inst_cortexm0_u_logic_A6zwx4,
      O => N955
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => N633,
      ADR0 => inst_cortexm0_u_logic_Pazwx41_26907,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR2 => inst_cortexm0_u_logic_A6zwx4,
      ADR3 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      O => N954
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"043707078CBF8F8F"
    )
    port map (
      ADR2 => N892,
      ADR0 => N955,
      ADR1 => inst_cortexm0_u_logic_H6zwx4,
      ADR4 => N954,
      ADR3 => N890_0,
      ADR5 => N891_0,
      O => N695
    );
  inst_cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6454_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"00005F135F135F13"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ra1wx4,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_14_0,
      ADR4 => inst_cortexm0_u_logic_n16534_11_0,
      O => inst_cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6454_o
    );
  inst_cortexm0_u_logic_Slr2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Slr2z4_CLK,
      I => inst_cortexm0_u_logic_A9jvx4,
      O => inst_cortexm0_u_logic_Slr2z4_26587,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_A9jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"5F0FDFCF5000DCCC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tme3z4_27979,
      ADR0 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Slr2z4_26587,
      ADR1 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6454_o,
      O => inst_cortexm0_u_logic_A9jvx4
    );
  inst_cortexm0_u_logic_Gm1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"C000F500C0C0F5F5"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Q6e3z4_27441,
      ADR0 => inst_cortexm0_u_logic_B5e3z4_27318,
      ADR5 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR3 => inst_cortexm0_u_logic_Gl52z4_Cc52z4_OR_1198_o,
      ADR1 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Gm1wx41_29467
    );
  inst_cortexm0_u_logic_Gm1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"0A02AA2200000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_U9e3z4_25879,
      ADR1 => inst_cortexm0_u_logic_Tyd3z4_25880,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      ADR4 => inst_cortexm0_u_logic_C51xx4,
      ADR0 => inst_cortexm0_u_logic_SF27911,
      ADR5 => inst_cortexm0_u_logic_Gm1wx41_29467,
      O => inst_cortexm0_u_logic_Gm1wx43_27218
    );
  inst_cortexm0_u_logic_Gm1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"1100010033000300"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_U9e3z4_25879,
      ADR2 => inst_cortexm0_u_logic_Tyd3z4_25880,
      ADR1 => inst_cortexm0_u_logic_Wce3z4_25881,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      ADR0 => inst_cortexm0_u_logic_C51xx4,
      ADR3 => inst_cortexm0_u_logic_SF27911,
      O => inst_cortexm0_u_logic_Gm1wx47_25878
    );
  inst_cortexm0_u_logic_B5e3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B5e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_B5e3z4_IN,
      O => inst_cortexm0_u_logic_B5e3z4_27318,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_SF279111 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"33FF33FF33FF135F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o1,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Wqd3z4_25876,
      ADR1 => inst_cortexm0_u_logic_Ibe3z4_25633,
      ADR3 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_SF27911
    );
  inst_cortexm0_u_logic_E153z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_E153z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_E153z4_IN,
      O => inst_cortexm0_u_logic_E153z4_26921,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Z62wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => X"DFFFCFFFDFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Mi23z4_27259,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_E153z4_26921,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Z62wx46_27258
    );
  inst_cortexm0_u_logic_Jwf3z4_inst_cortexm0_u_logic_Jwf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N647_pack_9,
      O => N647
    );
  inst_cortexm0_u_logic_U72wx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y119"
    )
    port map (
      IA => N1341,
      IB => N1342,
      O => N647_pack_9,
      SEL => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o
    );
  inst_cortexm0_u_logic_U72wx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"CCAACAAAAAAAAAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR3 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR5 => N24,
      ADR1 => N382,
      ADR0 => N381,
      O => N1341
    );
  inst_cortexm0_u_logic_U72wx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"F0F0F5A0FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR0 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR5 => N24,
      ADR2 => N382,
      ADR3 => N381,
      O => N1342
    );
  inst_cortexm0_u_logic_Sdhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"CCCCCC0ACCCCCCFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jwf3z4_26715,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_16_0,
      O => N381
    );
  inst_cortexm0_u_logic_Jwf3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jwf3z4_CLK,
      I => inst_cortexm0_u_logic_Sdhvx4_22602,
      O => inst_cortexm0_u_logic_Jwf3z4_26715,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"FAFEFFFFFAFEAAEE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Roh2z4_14_0,
      ADR3 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR2 => N381,
      ADR0 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR5 => N647,
      ADR4 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Sdhvx4_22602
    );
  inst_cortexm0_u_logic_Fhx2z4_inst_cortexm0_u_logic_Fhx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1108_pack_8,
      O => N1108
    );
  inst_cortexm0_u_logic_Uf1wx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y116"
    )
    port map (
      IA => N1419,
      IB => N1420,
      O => N1108_pack_8,
      SEL => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o
    );
  inst_cortexm0_u_logic_Uf1wx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"ACFFAAFFACACAAAA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Roh2z4_11_0,
      ADR2 => inst_cortexm0_u_logic_Pmnwx4,
      ADR3 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR4 => N22,
      ADR1 => N370,
      ADR0 => N369,
      O => N1419
    );
  inst_cortexm0_u_logic_Uf1wx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"FFAEFFAE5D0C5D0C"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR1 => inst_cortexm0_u_logic_Roh2z4_11_0,
      ADR0 => N22,
      ADR5 => N370,
      ADR3 => N369,
      O => N1420
    );
  inst_cortexm0_u_logic_Ekhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"CCC5CCC5CCCFCCC5"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fhx2z4_28034,
      ADR3 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR0 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR2 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_13_0,
      O => N369
    );
  inst_cortexm0_u_logic_Fhx2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fhx2z4_CLK,
      I => inst_cortexm0_u_logic_Ekhvx4_22525,
      O => inst_cortexm0_u_logic_Fhx2z4_28034,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ekhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"FEFEF2F2FEFFF2F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR2 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR4 => N1107,
      ADR0 => N1108,
      ADR5 => inst_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4208_o,
      ADR1 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Ekhvx4_22525
    );
  inst_cortexm0_u_logic_Lf0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => X"C0F0CCFF40504455"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Sr53z4_25929,
      ADR4 => inst_cortexm0_u_logic_A933z4_27453,
      ADR0 => inst_cortexm0_u_logic_Ji43z4_27268,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Lf0wx41_29459
    );
  inst_cortexm0_u_logic_Ticvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => X"1555150010551000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Llq2z4_26862,
      ADR4 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR1 => inst_cortexm0_u_logic_Lf0wx44_29458,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR2 => inst_cortexm0_u_logic_Kuc2z4,
      ADR0 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Ticvx4
    );
  inst_cortexm0_u_logic_Lf0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => X"F0F000FF333300FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Llq2z4_26862,
      ADR3 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR2 => inst_cortexm0_u_logic_Lf0wx44_29458,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Lf0wx4
    );
  inst_cortexm0_u_logic_Ebh3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ebh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ebh3z4_IN,
      O => inst_cortexm0_u_logic_Ebh3z4_27244,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lf0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => X"20000000A0000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lf0wx42_27454,
      ADR1 => inst_cortexm0_u_logic_Bf9wx4,
      ADR4 => inst_cortexm0_u_logic_Lf0wx43_27461,
      ADR5 => inst_cortexm0_u_logic_Ebh3z4_27244,
      ADR2 => inst_cortexm0_u_logic_Lf0wx41_29459,
      ADR3 => inst_cortexm0_u_logic_D9uwx4,
      O => inst_cortexm0_u_logic_Lf0wx44_29458
    );
  inst_cortexm0_u_logic_Z523z4_inst_cortexm0_u_logic_Z523z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ac8wx4_pack_4,
      O => inst_cortexm0_u_logic_Ac8wx4
    );
  inst_cortexm0_u_logic_Mmux_Cd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"FFFF0FFF00FF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_M9awx4_B19wx4_XOR_72_o,
      ADR5 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Cd8wx4
    );
  inst_cortexm0_u_logic_Mmux_Bn8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"C5C5FFFFC5C5FFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Mgawx4_B19wx4_XOR_77_o,
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Bn8wx4
    );
  inst_cortexm0_u_logic_Mmux_Ac8wx411 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"CC55FFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o,
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR0 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      O => inst_cortexm0_u_logic_Ac8wx4_pack_4
    );
  inst_cortexm0_u_logic_Z523z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z523z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z523z4_IN,
      O => inst_cortexm0_u_logic_Z523z4_26471,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4130 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"33F300F0BBFBAAFA"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fj0wx4,
      ADR1 => inst_cortexm0_u_logic_C61wx4,
      ADR3 => inst_cortexm0_u_logic_U11wx4,
      ADR2 => inst_cortexm0_u_logic_Ac8wx4,
      ADR0 => inst_cortexm0_u_logic_Cd8wx4,
      ADR4 => inst_cortexm0_u_logic_Bn8wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4129_27860
    );
  inst_cortexm0_u_logic_P9h3z4_inst_cortexm0_u_logic_P9h3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Arh3z4_pack_6,
      O => inst_cortexm0_u_logic_Arh3z4_25671
    );
  inst_cortexm0_u_logic_Lf0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => X"F531F5310000F531"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Rz13z4_25972,
      ADR0 => inst_cortexm0_u_logic_P9h3z4_27462,
      ADR4 => inst_cortexm0_u_logic_A8h3z4_27269,
      ADR5 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR2 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_Lf0wx43_27461
    );
  inst_cortexm0_u_logic_P82wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => X"FF4FFF444F4F4444"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Mi23z4_27259,
      ADR1 => inst_cortexm0_u_logic_Arh3z4_25671,
      ADR5 => inst_cortexm0_u_logic_Euh3z4_25935,
      ADR0 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => N1237
    );
  inst_cortexm0_u_logic_P9h3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_P9h3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_P9h3z4_IN,
      O => inst_cortexm0_u_logic_P9h3z4_27462,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_F32wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => X"F222F222FFFFF222"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yg23z4_25915,
      ADR4 => inst_cortexm0_u_logic_E913z4_26800,
      ADR2 => inst_cortexm0_u_logic_Eyr2z4_26042,
      ADR5 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR1 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      O => N1290
    );
  inst_cortexm0_u_logic_E913z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_E913z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_E913z4_IN,
      O => inst_cortexm0_u_logic_E913z4_26800,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => X"F3FFFFFFF3FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o
    );
  inst_cortexm0_u_logic_Q52wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Q52wx4_25672,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => inst_cortexm0_u_logic_Q52wx4_rt_22442
    );
  inst_cortexm0_u_logic_Arh3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Arh3z4_CLK,
      I => inst_cortexm0_u_logic_Q52wx4_rt_22442,
      O => inst_cortexm0_u_logic_Arh3z4_pack_6,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ra1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"03CF030347474747"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Slr2z4_26587,
      ADR2 => inst_cortexm0_u_logic_Dkr2z4_27506,
      ADR4 => inst_cortexm0_u_logic_Ra1wx41_29457,
      ADR3 => N974,
      ADR1 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_Ra1wx4
    );
  inst_cortexm0_u_logic_Ra1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"22AA22AA020A020A"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Vxf3z4_0,
      ADR1 => inst_cortexm0_u_logic_O2g3z4_27392,
      ADR5 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      ADR0 => inst_cortexm0_u_logic_Zkuwx4,
      O => inst_cortexm0_u_logic_Ra1wx41_29457
    );
  inst_cortexm0_u_logic_Zkuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"101AB0BA151FB5BF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Wnv2z4_26193,
      ADR1 => inst_cortexm0_u_logic_Neu2z4_26040,
      ADR4 => inst_cortexm0_u_logic_Lqr2z4_26117,
      ADR3 => inst_cortexm0_u_logic_Wor2z4_26194,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N964
    );
  inst_cortexm0_u_logic_Neu2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Neu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Neu2z4_IN,
      O => inst_cortexm0_u_logic_Neu2z4_26040,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zkuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"FFFFFF33FFCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR1 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => N963,
      ADR4 => N964,
      O => inst_cortexm0_u_logic_Zkuwx4
    );
  inst_cortexm0_u_logic_P12wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"0535FF350535FF35"
    )
    port map (
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Ii73z4_26806,
      ADR0 => inst_cortexm0_u_logic_Qyc3z4_26228,
      ADR1 => inst_cortexm0_u_logic_Rr83z4_25917,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => inst_cortexm0_u_logic_P12wx42_29455
    );
  inst_cortexm0_u_logic_Rr83z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rr83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rr83z4_IN,
      O => inst_cortexm0_u_logic_Rr83z4_25917,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P12wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"0101ABABFF00FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Z863z4_26627,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Hq33z4_26626,
      ADR3 => inst_cortexm0_u_logic_P12wx42_29455,
      O => inst_cortexm0_u_logic_P12wx43_26798
    );
  inst_cortexm0_u_logic_Wnv2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wnv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wnv2z4_IN,
      O => inst_cortexm0_u_logic_Wnv2z4_26193,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O42wx4_V42wx4_AND_1282_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"003100F53131F5F5"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_P82wx4,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_16_0,
      ADR3 => inst_cortexm0_u_logic_n16534_13_0,
      O => inst_cortexm0_u_logic_O42wx4_V42wx4_AND_1282_o
    );
  inst_cortexm0_u_logic_Y8q2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y8q2z4_CLK,
      I => inst_cortexm0_u_logic_Zcivx4,
      O => inst_cortexm0_u_logic_Y8q2z4_26933,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zcivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"5F55DFDD0A00CECC"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Jwf3z4_26715,
      ADR2 => inst_cortexm0_u_logic_Pxyvx4,
      ADR0 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Y8q2z4_26933,
      ADR1 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_O42wx4_V42wx4_AND_1282_o,
      O => inst_cortexm0_u_logic_Zcivx4
    );
  inst_cortexm0_u_logic_Xg33z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xg33z4_CLK,
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => inst_cortexm0_u_logic_Xg33z4_25852,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_M41wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"FFFFFFFFEFEFFFEF"
    )
    port map (
      ADR1 => N524_0,
      ADR4 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR0 => N345,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_15_0,
      ADR2 => inst_cortexm0_u_logic_X61wx43_27163,
      ADR5 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_M41wx4_25662
    );
  inst_cortexm0_u_logic_I1h3z4_inst_cortexm0_u_logic_I1h3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(4),
      O => HWDATA_4_0
    );
  inst_cortexm0_u_logic_C5ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"0000000002000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR4 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR2 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR5 => inst_cortexm0_u_logic_Ffs2z4_26029,
      O => inst_cortexm0_u_logic_C5ovx4
    );
  inst_cortexm0_u_logic_I1h3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I1h3z4_CLK,
      I => HWDATA(20),
      O => inst_cortexm0_u_logic_I1h3z4_27849,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_20_11 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"0F0F47470F0F4747"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR4 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_Hk0wx4,
      ADR5 => '1',
      O => HWDATA(20)
    );
  inst_cortexm0_u_logic_hwdata_o_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => '1',
      O => HWDATA(4)
    );
  inst_cortexm0_u_logic_Iuuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y89",
      INIT => X"0000000000004000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR5 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR0 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Iuuvx4
    );
  inst_cortexm0_u_logic_SF20521 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y89",
      INIT => X"0111055503330FFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Usl2z4_26324,
      ADR4 => inst_cortexm0_u_logic_Uls2z4_26263,
      ADR2 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR1 => inst_cortexm0_u_logic_Txa2z4,
      ADR3 => inst_cortexm0_u_logic_Wva2z4,
      ADR5 => inst_cortexm0_u_logic_Iuuvx4,
      O => inst_cortexm0_u_logic_SF2052
    );
  inst_cortexm0_u_logic_Wva2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y89",
      INIT => X"0000000000080000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR3 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR1 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR0 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR4 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR5 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Wva2z4
    );
  inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y89",
      INIT => X"0013005F13135F5F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Axm2z4_25850,
      ADR5 => inst_cortexm0_u_logic_Gcb3z4_27248,
      ADR1 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR3 => inst_cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6615_o,
      ADR2 => inst_cortexm0_u_logic_Iuuvx4,
      ADR4 => inst_cortexm0_u_logic_Wva2z4,
      O => inst_cortexm0_u_logic_Cza2z4_Jza2z4_AND_6559_o3_28591
    );
  inst_cortexm0_u_logic_Pazwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"B0F0A0B0F0F0B0B0"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pab3z4_25920,
      ADR1 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR0 => inst_cortexm0_u_logic_V6zwx4,
      ADR4 => inst_cortexm0_u_logic_Kizwx4,
      ADR3 => inst_cortexm0_u_logic_Iazwx4,
      ADR2 => inst_cortexm0_u_logic_Zxvwx4,
      O => inst_cortexm0_u_logic_Pazwx41_26907
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"337F332033FF3300"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR2 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR4 => inst_cortexm0_u_logic_Iazwx4,
      ADR1 => inst_cortexm0_u_logic_Ngzwx4,
      ADR5 => inst_cortexm0_u_logic_Pazwx42_28538,
      ADR3 => inst_cortexm0_u_logic_Pazwx41_26907,
      O => N884
    );
  inst_cortexm0_u_logic_D4g3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_D4g3z4_CLK,
      I => inst_cortexm0_u_logic_K3nvx4,
      O => inst_cortexm0_u_logic_D4g3z4_27184,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_K3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"B0F480F7F0F0F0F0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Hc1wx4,
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR0 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR2 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR5 => inst_cortexm0_u_logic_Zyovx4,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_K3nvx4
    );
  inst_cortexm0_u_logic_Zyovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"0002000200000000"
    )
    port map (
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR1 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR2 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_Zyovx4
    );
  inst_cortexm0_u_logic_Y1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"5F50FF005F50FF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Hub3z4_25842,
      ADR2 => inst_cortexm0_u_logic_Ts5wx4,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => N48
    );
  inst_cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4626_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"FFA0A0A0FFA0A0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Bec3z4_25837,
      ADR2 => inst_cortexm0_u_logic_Qfc3z4_25841,
      ADR3 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR0 => inst_cortexm0_u_logic_Hub3z4_25842,
      O => N435
    );
  inst_cortexm0_u_logic_Hub3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hub3z4_CLK,
      I => inst_cortexm0_u_logic_Y1ivx4_28353,
      O => inst_cortexm0_u_logic_Hub3z4_25842,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Y1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"55004540FF00CFC0"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_R40wx4,
      ADR5 => inst_cortexm0_u_logic_Fsyvx4,
      ADR0 => inst_cortexm0_u_logic_Pguvx4,
      ADR3 => inst_cortexm0_u_logic_Hub3z4_25842,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => N48,
      O => inst_cortexm0_u_logic_Y1ivx4_28353
    );
  inst_cortexm0_u_logic_Qfc3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qfc3z4_CLK,
      I => inst_cortexm0_u_logic_S0nvx4,
      O => inst_cortexm0_u_logic_Qfc3z4_25841,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_S0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"FFFF7FFF00000080"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR2 => inst_cortexm0_u_logic_M5tvx4,
      ADR1 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR5 => inst_cortexm0_u_logic_Qfc3z4_25841,
      ADR4 => inst_cortexm0_u_logic_R40wx4,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_S0nvx4
    );
  inst_cortexm0_u_logic_Mmux_B90xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => X"0808FF7F08087F7F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Vfd3z4_26139,
      ADR0 => inst_cortexm0_u_logic_Bec3z4_25837,
      ADR5 => inst_cortexm0_u_logic_Qfc3z4_25841,
      ADR4 => inst_cortexm0_u_logic_Bjd3z4_27107,
      ADR1 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR3 => inst_cortexm0_u_logic_Hub3z4_25842,
      O => inst_cortexm0_u_logic_B90xx4
    );
  inst_cortexm0_u_logic_Bec3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bec3z4_CLK,
      I => inst_cortexm0_u_logic_L0nvx4,
      O => inst_cortexm0_u_logic_Bec3z4_25837,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_L0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => X"D0F0F0F0F2F0F0F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_M5tvx4,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR2 => inst_cortexm0_u_logic_Bec3z4_25837,
      ADR1 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR5 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_L0nvx4
    );
  inst_cortexm0_u_logic_Gua2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => X"0000000000000008"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Uaj2z4_26230,
      ADR4 => inst_cortexm0_u_logic_Tdp2z4_26231,
      ADR0 => inst_cortexm0_u_logic_G0w2z4_26232,
      ADR1 => inst_cortexm0_u_logic_Trq2z4_25792,
      ADR5 => inst_cortexm0_u_logic_Cam2z4_26233,
      ADR2 => inst_cortexm0_u_logic_R1w2z4_25988,
      O => inst_cortexm0_u_logic_Gua2z4
    );
  inst_cortexm0_u_logic_Pxb3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pxb3z4_CLK,
      I => inst_cortexm0_u_logic_F2ivx4,
      O => inst_cortexm0_u_logic_Pxb3z4_25838,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_F2ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => X"0000F7C0F7C0F7C0"
    )
    port map (
      ADR1 => HWDATA_2_0,
      ADR0 => inst_cortexm0_u_logic_Yz4wx4,
      ADR2 => inst_cortexm0_u_logic_D9ovx4,
      ADR3 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR5 => inst_cortexm0_u_logic_Fsyvx4,
      ADR4 => inst_cortexm0_u_logic_Gua2z4,
      O => inst_cortexm0_u_logic_F2ivx4
    );
  inst_cortexm0_u_logic_C9a3z4_inst_cortexm0_u_logic_C9a3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o,
      O => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_0
    );
  inst_cortexm0_u_logic_C9a3z4_inst_cortexm0_u_logic_C9a3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_12_pack_1,
      O => HWDATA(12)
    );
  inst_cortexm0_u_logic_C9a3z4_inst_cortexm0_u_logic_C9a3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Taa3z4_22878,
      O => inst_cortexm0_u_logic_Taa3z4_0
    );
  inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"0105010501050105"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Adt2z4_27563,
      ADR0 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR1 => inst_cortexm0_u_logic_Ipb3z4_27294,
      ADR3 => inst_cortexm0_u_logic_Ts5wx4,
      ADR5 => '1',
      O => inst_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4270_o7
    );
  inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_4_2 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"88880000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_4_Q,
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR1 => inst_cortexm0_u_logic_Ipb3z4_27294,
      ADR2 => '1',
      O => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o
    );
  inst_cortexm0_u_logic_C9a3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_C9a3z4_CLK,
      I => HWDATA(10),
      O => inst_cortexm0_u_logic_C9a3z4_27771,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_10_11 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"505F505F505F505F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Wq5wx4,
      ADR3 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      ADR0 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR5 => '1',
      O => HWDATA(10)
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_12_11 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"30303F3F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ze1wx4,
      ADR1 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR2 => inst_cortexm0_u_logic_Wq5wx4,
      ADR3 => '1',
      ADR0 => '1',
      O => HWDATA_12_pack_1
    );
  inst_cortexm0_u_logic_L7a3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L7a3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_L7a3z4_IN,
      O => inst_cortexm0_u_logic_L7a3z4_27826,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Ihzwx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"0CFF0F3F0CFF0F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Jxs2z4_0,
      ADR2 => inst_cortexm0_u_logic_Bus2z4_25928,
      ADR4 => inst_cortexm0_u_logic_Svs2z4_26201,
      ADR1 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR5 => '1',
      O => N856
    );
  HWDATA_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR0 => HWDATA_4_0,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => HWDATA_4_rt_22890
    );
  inst_cortexm0_u_logic_Taa3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Taa3z4_CLK,
      I => HWDATA_4_rt_22890,
      O => inst_cortexm0_u_logic_Taa3z4_22878,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Exd3z4_inst_cortexm0_u_logic_Exd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Gm1wx414,
      O => inst_cortexm0_u_logic_Gm1wx414_0
    );
  inst_cortexm0_u_logic_Gm1wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y123"
    )
    port map (
      IA => N1679,
      IB => N1680,
      O => inst_cortexm0_u_logic_Gm1wx414,
      SEL => inst_cortexm0_u_logic_T1d3z4_25873
    );
  inst_cortexm0_u_logic_Gm1wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"BFBFA5F5BFBFAFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_I0e3z4_27317,
      ADR1 => inst_cortexm0_u_logic_Lsd3z4_26067,
      ADR3 => inst_cortexm0_u_logic_Hpd3z4_25919,
      O => N1679
    );
  inst_cortexm0_u_logic_Gm1wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"FFFFA0F0FFFFAAFA"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Exd3z4_29468,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Pvd3z4_26181,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1680
    );
  inst_cortexm0_u_logic_Qk1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"AFFFFFFFBFFFBFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_F8e3z4_27444,
      ADR1 => inst_cortexm0_u_logic_Exd3z4_29468,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR0 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Qk1wx43_27786
    );
  inst_cortexm0_u_logic_Exd3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Exd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Exd3z4_IN,
      O => inst_cortexm0_u_logic_Exd3z4_29468,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Gm1wx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"0000000000000033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Lsd3z4_26067,
      ADR5 => inst_cortexm0_u_logic_Exd3z4_29468,
      ADR1 => inst_cortexm0_u_logic_Pvd3z4_26181,
      ADR3 => inst_cortexm0_u_logic_I0e3z4_27317,
      O => inst_cortexm0_u_logic_Gm1wx451
    );
  inst_cortexm0_u_logic_Vfd3z4_inst_cortexm0_u_logic_Vfd3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fed3z4_pack_1,
      O => inst_cortexm0_u_logic_Fed3z4_25588
    );
  inst_cortexm0_u_logic_D0wwx4_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => X"8FFFAFFFEFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Lhd3z4_25836,
      ADR4 => inst_cortexm0_u_logic_Fed3z4_25588,
      ADR5 => inst_cortexm0_u_logic_Vfd3z4_26139,
      ADR2 => inst_cortexm0_u_logic_Qfc3z4_25841,
      ADR0 => inst_cortexm0_u_logic_Bjd3z4_27107,
      ADR3 => inst_cortexm0_u_logic_Hub3z4_25842,
      O => inst_cortexm0_u_logic_D0wwx4_0(2)
    );
  inst_cortexm0_u_logic_D0wwx4_2_2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Bec3z4_25837,
      ADR4 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR5 => inst_cortexm0_u_logic_D0wwx4_0(2),
      O => inst_cortexm0_u_logic_D0wwx4
    );
  inst_cortexm0_u_logic_Vfd3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vfd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vfd3z4_IN,
      O => inst_cortexm0_u_logic_Vfd3z4_26139,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_K0wwx4_0_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR3 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR5 => '1',
      O => N756
    );
  HWDATA_22_rt : X_LUT5
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => HWDATA(22),
      ADR3 => '1',
      ADR2 => '1',
      O => HWDATA_22_rt_22693
    );
  inst_cortexm0_u_logic_Fed3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fed3z4_CLK,
      I => HWDATA_22_rt_22693,
      O => inst_cortexm0_u_logic_Fed3z4_pack_1,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => X"FEEEFAAAFCCCF000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR4 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR0 => inst_cortexm0_u_logic_Lul2z4_26616,
      ADR5 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR3 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR2 => inst_cortexm0_u_logic_Tqc3z4_26302,
      O => N633
    );
  inst_cortexm0_u_logic_Lul2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lul2z4_CLK,
      I => inst_cortexm0_u_logic_Syhvx4,
      O => inst_cortexm0_u_logic_Lul2z4_26616,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Syhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => X"0000D8F8D8F8D8F8"
    )
    port map (
      ADR0 => HWDATA(15),
      ADR3 => inst_cortexm0_u_logic_Yz4wx4,
      ADR1 => inst_cortexm0_u_logic_D9ovx4,
      ADR2 => inst_cortexm0_u_logic_Lul2z4_26616,
      ADR5 => inst_cortexm0_u_logic_Fsyvx4,
      ADR4 => inst_cortexm0_u_logic_Jsa2z4,
      O => inst_cortexm0_u_logic_Syhvx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx417 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => X"7530FFFF75307530"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_M2ivx4_27899,
      ADR1 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR5 => inst_cortexm0_u_logic_Zyhvx4,
      ADR4 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR3 => inst_cortexm0_u_logic_Syhvx4,
      ADR0 => inst_cortexm0_u_logic_Lul2z4_26616,
      O => inst_cortexm0_u_logic_Mmux_H3ivx417_28369
    );
  inst_cortexm0_u_logic_Ipn2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ipn2z4_CLK,
      I => inst_cortexm0_u_logic_B0ivx4,
      O => inst_cortexm0_u_logic_Ipn2z4_26642,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_B0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y92",
      INIT => X"55154400FF3FCC00"
    )
    port map (
      ADR1 => HWDATA(10),
      ADR2 => inst_cortexm0_u_logic_Yz4wx4,
      ADR3 => inst_cortexm0_u_logic_D9ovx4,
      ADR4 => inst_cortexm0_u_logic_Ipn2z4_26642,
      ADR5 => inst_cortexm0_u_logic_Fsyvx4,
      ADR0 => inst_cortexm0_u_logic_Wva2z4,
      O => inst_cortexm0_u_logic_B0ivx4
    );
  inst_cortexm0_u_logic_Mmux_H3ivx416 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y92",
      INIT => X"77553300F7F5F3F0"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_F2ivx4,
      ADR5 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR3 => inst_cortexm0_u_logic_Owgvx4,
      ADR1 => inst_cortexm0_u_logic_Ywi2z4_26830,
      ADR4 => inst_cortexm0_u_logic_B0ivx4,
      ADR0 => inst_cortexm0_u_logic_Ipn2z4_26642,
      O => inst_cortexm0_u_logic_Mmux_H3ivx416_28361
    );
  inst_cortexm0_u_logic_Rdq2z4_inst_cortexm0_u_logic_Rdq2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N786,
      O => N786_0
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => N785
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW3 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"AF0FFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Fvovx4_26249,
      ADR4 => inst_cortexm0_u_logic_S4qvx4,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N786
    );
  inst_cortexm0_u_logic_S4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_8_0,
      ADR3 => inst_cortexm0_u_logic_n16534_5_0,
      O => inst_cortexm0_u_logic_S4qvx4
    );
  inst_cortexm0_u_logic_Fvovx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"A50FA50FA50FA50F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Fcj2z4_26256,
      ADR2 => inst_cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_42_o,
      ADR0 => inst_cortexm0_u_logic_Hlsvx4,
      O => N108
    );
  inst_cortexm0_u_logic_Rdq2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rdq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rdq2z4_IN,
      O => inst_cortexm0_u_logic_Rdq2z4_26112,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fvovx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"0A0F0203AAFF2233"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_3_0,
      ADR4 => N108,
      O => inst_cortexm0_u_logic_Fvovx4_26249
    );
  inst_cortexm0_u_logic_Asr2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Asr2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Asr2z4_IN,
      O => inst_cortexm0_u_logic_Asr2z4_25777,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lr9wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => X"03F3050503F3F5F5"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qyc3z4_26228,
      ADR1 => inst_cortexm0_u_logic_Rr83z4_25917,
      ADR3 => inst_cortexm0_u_logic_Ii73z4_26806,
      ADR5 => inst_cortexm0_u_logic_Asr2z4_25777,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1270
    );
  inst_cortexm0_u_logic_Hc1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Wj83z4_29474,
      ADR1 => inst_cortexm0_u_logic_E163z4_27397,
      ADR2 => inst_cortexm0_u_logic_Mi33z4_27398,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Zk52z4_OR_1197_o,
      ADR3 => inst_cortexm0_u_logic_Sk52z4_Bm52z4_OR_1201_o,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      O => inst_cortexm0_u_logic_Hc1wx46_27396
    );
  inst_cortexm0_u_logic_Wj83z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wj83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wj83z4_IN,
      O => inst_cortexm0_u_logic_Wj83z4_29474,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Zkuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => X"3030505F3F3F505F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Cq93z4_26189,
      ADR1 => inst_cortexm0_u_logic_Na73z4_26190,
      ADR0 => inst_cortexm0_u_logic_Hnr2z4_25979,
      ADR5 => inst_cortexm0_u_logic_Wj83z4_29474,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N963
    );
  inst_cortexm0_u_logic_Qyc3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Qyc3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Qyc3z4_IN,
      O => inst_cortexm0_u_logic_Qyc3z4_26228,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_18_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_n16534_16_0,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_Qs0wx4,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_19_0,
      O => HADDR(18)
    );
  inst_cortexm0_u_logic_Facvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"000000000FAACCCC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_J7q2z4_26588,
      ADR0 => inst_cortexm0_u_logic_Y8q2z4_26933,
      ADR2 => inst_cortexm0_u_logic_P82wx44_26930,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR3 => inst_cortexm0_u_logic_Kuc2z4,
      ADR5 => inst_cortexm0_u_logic_H67wx4_O67wx4_AND_1710_o,
      O => inst_cortexm0_u_logic_Facvx4
    );
  inst_cortexm0_u_logic_Vpovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => X"003F00153F3F1515"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U11wx4,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_17_0,
      ADR1 => inst_cortexm0_u_logic_n16534_14_0,
      O => inst_cortexm0_u_logic_Vpovx4
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hszvx4,
      ADR1 => inst_cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6454_o,
      ADR0 => inst_cortexm0_u_logic_O42wx4_V42wx4_AND_1282_o,
      ADR2 => inst_cortexm0_u_logic_Fq0wx4,
      ADR5 => inst_cortexm0_u_logic_Bv0wx4,
      ADR4 => inst_cortexm0_u_logic_Vpovx4,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o2_28673
    );
  inst_cortexm0_u_logic_Fq0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => X"020A030F22AA33FF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Qs0wx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_19_0,
      ADR3 => inst_cortexm0_u_logic_n16534_16_0,
      O => inst_cortexm0_u_logic_Fq0wx4
    );
  inst_cortexm0_u_logic_W5p2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_W5p2z4_CLK,
      I => inst_cortexm0_u_logic_Irjvx4,
      O => inst_cortexm0_u_logic_W5p2z4_26819,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Irjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => X"0AFFCEFF0A0ACE0A"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Bnx2z4_27450,
      ADR4 => inst_cortexm0_u_logic_Pxyvx4,
      ADR3 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_W5p2z4_26819,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR2 => inst_cortexm0_u_logic_Fq0wx4,
      O => inst_cortexm0_u_logic_Irjvx4
    );
  inst_cortexm0_u_logic_U72wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"F500F500F5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4438_o,
      ADR5 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR2 => inst_cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4340_o,
      ADR0 => inst_cortexm0_u_logic_Pmnwx4,
      O => N24
    );
  inst_cortexm0_u_logic_Naq2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Naq2z4_CLK,
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => inst_cortexm0_u_logic_Naq2z4_25947,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Q52wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"EEEEFEFEEEFFFEFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Pri3z4_16_0,
      ADR4 => inst_cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2249_o,
      ADR0 => N645,
      ADR3 => inst_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4398_o,
      ADR5 => inst_cortexm0_u_logic_Tanwx4_D8vwx4_AND_4147_o_25802,
      ADR1 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Q52wx4_25672
    );
  inst_cortexm0_u_logic_Q52wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"DDCCDDDDEFCDFFDD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_P82wx4,
      ADR5 => inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o,
      ADR3 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR4 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR1 => inst_cortexm0_u_logic_Bpzvx4,
      O => N335
    );
  inst_cortexm0_u_logic_U72wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"FFFF03FFFFFFABFF"
    )
    port map (
      ADR3 => N24,
      ADR1 => inst_cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4169_o,
      ADR2 => inst_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4372_o,
      ADR0 => inst_cortexm0_u_logic_Xd8wx4,
      ADR5 => inst_cortexm0_u_logic_Z62wx4,
      ADR4 => N335,
      O => N645
    );
  inst_cortexm0_u_logic_hwdata_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"44004F0074007F00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_Rtpvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR1 => inst_cortexm0_u_logic_Oq42z4,
      ADR5 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR0 => inst_cortexm0_u_logic_Hc1wx4,
      O => HWDATA(29)
    );
  inst_cortexm0_u_logic_hwdata_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"03005300AB00FB00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_Kqzvx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR0 => inst_cortexm0_u_logic_Oq42z4,
      ADR4 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR5 => inst_cortexm0_u_logic_Js32z4_Qs32z4_AND_5576_o,
      O => HWDATA(25)
    );
  inst_cortexm0_u_logic_hwdata_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y98",
      INIT => X"000C404C888CC8CC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR3 => inst_cortexm0_u_logic_Nd3wx4,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR0 => inst_cortexm0_u_logic_Oq42z4,
      ADR4 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR5 => inst_cortexm0_u_logic_Z62wx4,
      O => HWDATA(31)
    );
  inst_cortexm0_u_logic_Lk9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"FFA0A0A0A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_I2t2z4_26277,
      ADR4 => inst_cortexm0_u_logic_Aok2z4_25680,
      ADR3 => inst_cortexm0_u_logic_Sgj2z4_25679,
      ADR5 => inst_cortexm0_u_logic_Lk9wx41_27592,
      ADR2 => inst_cortexm0_u_logic_H1cwx4,
      O => inst_cortexm0_u_logic_Lk9wx42_29473
    );
  inst_cortexm0_u_logic_Mxor_Lk9wx4_B19wx4_XOR_67_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"FF00FF00B34CA05F"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_W7z2z4_26103,
      ADR5 => inst_cortexm0_u_logic_Lk9wx42_29473,
      ADR2 => inst_cortexm0_u_logic_Ul9wx4,
      ADR1 => inst_cortexm0_u_logic_P12wx4,
      ADR4 => inst_cortexm0_u_logic_W19wx4,
      ADR3 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Lk9wx4_B19wx4_XOR_67_o
    );
  inst_cortexm0_u_logic_P12wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"CF004500CFCF4545"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_E913z4_26800,
      ADR2 => inst_cortexm0_u_logic_Asr2z4_25777,
      ADR0 => inst_cortexm0_u_logic_Yg23z4_25915,
      ADR4 => inst_cortexm0_u_logic_Sk52z4_Gl52z4_OR_1200_o,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      ADR3 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_P12wx41_29472
    );
  inst_cortexm0_u_logic_Yg23z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Yg23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Yg23z4_IN,
      O => inst_cortexm0_u_logic_Yg23z4_25915,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P12wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"F5EC0000A0EC0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR5 => inst_cortexm0_u_logic_P12wx44_26797,
      ADR1 => inst_cortexm0_u_logic_P12wx43_26798,
      ADR2 => inst_cortexm0_u_logic_P12wx47_0,
      ADR4 => inst_cortexm0_u_logic_P12wx41_29472,
      O => inst_cortexm0_u_logic_P12wx4
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4144 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ze1wx4,
      ADR5 => inst_cortexm0_u_logic_O7zvx4,
      ADR0 => inst_cortexm0_u_logic_Z62wx4,
      ADR1 => inst_cortexm0_u_logic_S71wx4,
      ADR2 => inst_cortexm0_u_logic_P12wx4,
      ADR4 => inst_cortexm0_u_logic_Nn0wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4145_28794
    );
  inst_cortexm0_u_logic_Mxor_Ns9wx4_B19wx4_XOR_68_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"FBFABBAA04054455"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Cyq2z4_25827,
      ADR0 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR4 => inst_cortexm0_u_logic_Y29wx4,
      ADR1 => inst_cortexm0_u_logic_Z62wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Ns9wx4_B19wx4_XOR_68_o
    );
  inst_cortexm0_u_logic_Z62wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"F030FF3350105511"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Wnu2z4_26364,
      ADR4 => inst_cortexm0_u_logic_Rdq2z4_26112,
      ADR0 => inst_cortexm0_u_logic_Lph3z4_26053,
      ADR5 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_Z62wx47_29475
    );
  inst_cortexm0_u_logic_Lph3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lph3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lph3z4_IN,
      O => inst_cortexm0_u_logic_Lph3z4_26053,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Z62wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"CC00000080000000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Z62wx46_27258,
      ADR1 => N1239,
      ADR2 => inst_cortexm0_u_logic_Z62wx45_27256,
      ADR5 => inst_cortexm0_u_logic_Z62wx43_0,
      ADR4 => inst_cortexm0_u_logic_Z62wx47_29475,
      O => inst_cortexm0_u_logic_Z62wx4
    );
  inst_cortexm0_u_logic_Z863z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z863z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z863z4_IN,
      O => inst_cortexm0_u_logic_Z863z4_26627,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_O2g3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_O2g3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_O2g3z4_IN,
      O => inst_cortexm0_u_logic_O2g3z4_27392,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => X"EFEECFCCAFAA0F00"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_n16534_5_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_Qi62z4_Xi62z4_AND_5942_o,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_8_0,
      O => HADDR(7)
    );
  inst_cortexm0_u_logic_Wnu2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wnu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wnu2z4_IN,
      O => inst_cortexm0_u_logic_Wnu2z4_26364,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => X"FFF2F2F2FF222222"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_n16534_3_0,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_Ov62z4_Vv62z4_AND_5994_o,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_6_0,
      O => HADDR(5)
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => X"3F3FBBBF3F3FBFBF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fvovx4_26249,
      ADR2 => inst_cortexm0_u_logic_Rxzvx4,
      ADR5 => inst_cortexm0_u_logic_Yuovx4,
      ADR1 => inst_cortexm0_u_logic_Cqovx4,
      ADR0 => inst_cortexm0_u_logic_Z6ovx4,
      ADR4 => inst_cortexm0_u_logic_Owovx4,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o8_29477
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => X"FFFFFFFF7777FFF7"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR4 => inst_cortexm0_u_logic_Lma2z4_Sma2z4_AND_6535_o,
      ADR0 => inst_cortexm0_u_logic_C70wx4,
      ADR1 => inst_cortexm0_u_logic_Y92wx4,
      ADR5 => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o8_29477,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o9_28322
    );
  inst_cortexm0_u_logic_Cqovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pg1wx4,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_13_0,
      ADR0 => inst_cortexm0_u_logic_n16534_10_0,
      O => inst_cortexm0_u_logic_Cqovx4
    );
  inst_cortexm0_u_logic_Dkr2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dkr2z4_CLK,
      I => inst_cortexm0_u_logic_L4jvx4,
      O => inst_cortexm0_u_logic_Dkr2z4_27506,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_L4jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => X"3F0FBFAF3000BAAA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Fhx2z4_28034,
      ADR1 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Dkr2z4_27506,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Cqovx4,
      O => inst_cortexm0_u_logic_L4jvx4
    );
  inst_cortexm0_u_logic_M41wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"FFFFFFFF44558DDD"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_C61wx4,
      ADR4 => inst_cortexm0_u_logic_Mgawx4_B19wx4_XOR_77_o,
      ADR1 => inst_cortexm0_u_logic_X8zvx4,
      ADR2 => inst_cortexm0_u_logic_Muawx4,
      ADR3 => inst_cortexm0_u_logic_Fuawx4_25978,
      ADR5 => inst_cortexm0_u_logic_Bpzvx4,
      O => N345
    );
  inst_cortexm0_u_logic_D603z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_D603z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_D603z4_IN,
      O => inst_cortexm0_u_logic_D603z4_27074,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Sdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"AA8BAA8BAA88AA88"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Jwf3z4_26715,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR2 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_16_0,
      O => N382
    );
  inst_cortexm0_u_logic_Mmux_Z78wx4134 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"FFFF550055005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Dih2z4,
      ADR0 => inst_cortexm0_u_logic_Mgawx4_B19wx4_XOR_77_o,
      ADR4 => inst_cortexm0_u_logic_Q8zvx4,
      ADR3 => inst_cortexm0_u_logic_C61wx4,
      O => inst_cortexm0_u_logic_Mmux_Z78wx4133_26590
    );
  inst_cortexm0_u_logic_C61wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"C0005500C0FF55FF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Slr2z4_26587,
      ADR0 => inst_cortexm0_u_logic_J7q2z4_26588,
      ADR1 => N1177,
      ADR2 => inst_cortexm0_u_logic_C61wx44_29481,
      ADR3 => inst_cortexm0_u_logic_Duc2z4,
      ADR4 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_C61wx4
    );
  inst_cortexm0_u_logic_C61wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"A200A2A2F300F3F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Gq43z4_26583,
      ADR5 => inst_cortexm0_u_logic_Xg33z4_25852,
      ADR4 => inst_cortexm0_u_logic_Pz53z4_25939,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_C61wx42_29482
    );
  inst_cortexm0_u_logic_Pz53z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pz53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pz53z4_IN,
      O => inst_cortexm0_u_logic_Pz53z4_25939,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_C61wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"B0BB0000F0FF0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_X213z4_26581,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR1 => N837_0,
      ADR5 => inst_cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6782_o,
      ADR2 => inst_cortexm0_u_logic_Erc2z4_Tja2z4_OR_1349_o,
      ADR4 => inst_cortexm0_u_logic_C61wx42_29482,
      O => inst_cortexm0_u_logic_C61wx44_29481
    );
  inst_cortexm0_u_logic_Gm1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => X"3333333323233333"
    )
    port map (
      ADR3 => '1',
      ADR1 => inst_cortexm0_u_logic_B5e3z4_27318,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Gm1wx44
    );
  inst_cortexm0_u_logic_Q6e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q6e3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Q6e3z4_IN,
      O => inst_cortexm0_u_logic_Q6e3z4_27441,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_X213z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_X213z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_X213z4_IN,
      O => inst_cortexm0_u_logic_X213z4_26581,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fc0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y115",
      INIT => X"0023232300AFAFAF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lf0wx4,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_n16534_19_0,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_22_0,
      O => inst_cortexm0_u_logic_Fc0wx4
    );
  inst_cortexm0_u_logic_Llq2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Llq2z4_CLK,
      I => inst_cortexm0_u_logic_B5kvx4,
      O => inst_cortexm0_u_logic_Llq2z4_26862,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B5kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y115",
      INIT => X"55F5DDFD00A0CCEC"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Foe3z4_27304,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR0 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Llq2z4_26862,
      ADR1 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Fc0wx4,
      O => inst_cortexm0_u_logic_B5kvx4
    );
  inst_cortexm0_u_logic_L0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y87",
      INIT => X"2000000000000000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR1 => inst_cortexm0_u_logic_Kop2z4_26949,
      ADR2 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR3 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR4 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      O => inst_cortexm0_u_logic_L0uvx4
    );
  inst_cortexm0_u_logic_Gxk2z4_inst_cortexm0_u_logic_Gxk2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N46_pack_7,
      O => N46
    );
  inst_cortexm0_u_logic_D1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y88",
      INIT => X"7272F0F07272F0F0"
    )
    port map (
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR4 => inst_cortexm0_u_logic_Ts5wx4,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => '1',
      O => N44
    );
  inst_cortexm0_u_logic_T2ivx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y88",
      INIT => X"7722FF00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Ts5wx4,
      ADR0 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => N46_pack_7
    );
  inst_cortexm0_u_logic_Cjuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y88",
      INIT => X"FF88FF007700FF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR5 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR1 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR3 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR4 => inst_cortexm0_u_logic_K0wwx4_1(0),
      O => N929
    );
  inst_cortexm0_u_logic_Gxk2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y88",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gxk2z4_CLK,
      I => inst_cortexm0_u_logic_T2ivx4_29494,
      O => inst_cortexm0_u_logic_Gxk2z4_26448,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_T2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y88",
      INIT => X"5F5F00004C5F4C00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Zhyvx4,
      ADR0 => inst_cortexm0_u_logic_Fsyvx4,
      ADR2 => inst_cortexm0_u_logic_K9ovx4,
      ADR4 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => N46,
      O => inst_cortexm0_u_logic_T2ivx4_29494
    );
  inst_cortexm0_u_logic_Mmux_H3ivx418 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y88",
      INIT => X"7777333355550000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_T2ivx4_29494,
      ADR0 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR5 => inst_cortexm0_u_logic_D1ivx4_28317,
      ADR1 => inst_cortexm0_u_logic_F4c3z4_27250,
      O => inst_cortexm0_u_logic_Mmux_H3ivx418_28332
    );
  inst_cortexm0_u_logic_No93z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_No93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_No93z4_IN,
      O => inst_cortexm0_u_logic_No93z4_25661,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hmqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"335533550F000FFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Hi83z4_26947,
      ADR1 => inst_cortexm0_u_logic_Y873z4_26948,
      ADR0 => inst_cortexm0_u_logic_Mzp2z4_26214,
      ADR4 => inst_cortexm0_u_logic_No93z4_25661,
      ADR3 => inst_cortexm0_u_logic_Fgm2z4_2_26191,
      ADR5 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1161
    );
  inst_cortexm0_u_logic_W21wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"F053F053F053FFFF"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Ay53z4_27031,
      ADR1 => inst_cortexm0_u_logic_Sg83z4_29491,
      ADR0 => inst_cortexm0_u_logic_J773z4_26926,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_W21wx43_27112
    );
  inst_cortexm0_u_logic_Sg83z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sg83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Sg83z4_IN,
      O => inst_cortexm0_u_logic_Sg83z4_29491,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nrvwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"0505F5F503F303F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Jl93z4_26925,
      ADR4 => inst_cortexm0_u_logic_J773z4_26926,
      ADR3 => inst_cortexm0_u_logic_J5o2z4_26927,
      ADR0 => inst_cortexm0_u_logic_Sg83z4_29491,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1204
    );
  inst_cortexm0_u_logic_Tch3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tch3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tch3z4_IN,
      O => inst_cortexm0_u_logic_Tch3z4_26108,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lf0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y114",
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR5 => inst_cortexm0_u_logic_Tch3z4_26108,
      ADR0 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Lf0wx42_27454
    );
  inst_cortexm0_u_logic_Aeg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"BBBBF3C08888F3C0"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Fzl2z4_25832,
      ADR4 => inst_cortexm0_u_logic_Qzq2z4_25831,
      ADR2 => inst_cortexm0_u_logic_Hmqwx4,
      ADR0 => inst_cortexm0_u_logic_Zkuwx4,
      ADR5 => inst_cortexm0_u_logic_Ey9wx4,
      ADR3 => inst_cortexm0_u_logic_Nrvwx4,
      O => inst_cortexm0_u_logic_Aeg2z4
    );
  inst_cortexm0_u_logic_C61wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"AAAAAAAA0022A2A2"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_U5q2z4_27072,
      ADR1 => inst_cortexm0_u_logic_O723z4_27071,
      ADR5 => inst_cortexm0_u_logic_C61wx4111,
      ADR2 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      ADR0 => inst_cortexm0_u_logic_Hmqwx4,
      O => N1177
    );
  inst_cortexm0_u_logic_Hmqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"50505F5F03F303F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Hmv2z4_25994,
      ADR4 => inst_cortexm0_u_logic_Ycu2z4_26260,
      ADR0 => inst_cortexm0_u_logic_Q2q2z4_26953,
      ADR3 => inst_cortexm0_u_logic_B1q2z4_26954,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1162
    );
  inst_cortexm0_u_logic_Hmv2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hmv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hmv2z4_IN,
      O => inst_cortexm0_u_logic_Hmv2z4_25994,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hmqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"FFFFFF00FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR1 => N1161,
      ADR4 => N1162,
      O => inst_cortexm0_u_logic_Hmqwx4
    );
  inst_cortexm0_u_logic_S71wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"0000DD0DDD0DDD0D"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_D603z4_27074,
      ADR2 => inst_cortexm0_u_logic_Ycu2z4_26260,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_Bm52z4_Cc52z4_OR_1199_o,
      ADR4 => N1260,
      ADR3 => inst_cortexm0_u_logic_Vp52z4_Zk52z4_OR_1205_o,
      O => inst_cortexm0_u_logic_S71wx46_29492
    );
  inst_cortexm0_u_logic_S71wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"FF3355110F030501"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_No93z4_25661,
      ADR1 => inst_cortexm0_u_logic_X213z4_26581,
      ADR0 => inst_cortexm0_u_logic_Q2q2z4_26953,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR4 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      ADR3 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_S71wx41_29493
    );
  inst_cortexm0_u_logic_Mxor_Mgawx4_B19wx4_XOR_77_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"F8F8FFF807070007"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Uup2z4_25830,
      ADR2 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR0 => inst_cortexm0_u_logic_Y29wx4,
      ADR4 => inst_cortexm0_u_logic_S71wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Mgawx4_B19wx4_XOR_77_o
    );
  inst_cortexm0_u_logic_Ycu2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ycu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ycu2z4_IN,
      O => inst_cortexm0_u_logic_Ycu2z4_26260,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S71wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"0000000080800080"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Hi83z4_26947,
      ADR4 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      ADR5 => N1294,
      ADR2 => inst_cortexm0_u_logic_S71wx46_29492,
      ADR1 => inst_cortexm0_u_logic_S71wx47_27077,
      ADR0 => inst_cortexm0_u_logic_S71wx41_29493,
      O => inst_cortexm0_u_logic_S71wx4
    );
  inst_cortexm0_u_logic_Z0g3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Z0g3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Z0g3z4_IN,
      O => inst_cortexm0_u_logic_Z0g3z4_27393,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y117",
      INIT => X"FFFFBA30BA30BA30"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR4 => inst_cortexm0_u_logic_Pri3z4_32_0,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_F872z4_M872z4_AND_6046_o,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_n16534_29_0,
      O => HADDR(31)
    );
  inst_cortexm0_u_logic_haddr_o_15_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y117",
      INIT => X"FFF4FF44F4F44444"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_n16534_13_0,
      ADR2 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_P82wx4,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_16_0,
      O => HADDR(15)
    );
  inst_cortexm0_u_logic_E163z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_E163z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_E163z4_IN,
      O => inst_cortexm0_u_logic_E163z4_27397,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y116",
      INIT => X"FBFABBAAF3F03300"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_15_0,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_C61wx4,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_n16534_12_0,
      O => HADDR(14)
    );
  inst_cortexm0_u_logic_haddr_o_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y116",
      INIT => X"FFAEAEAEFF0C0C0C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_n16534_8_0,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o,
      ADR5 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_11_0,
      O => HADDR(10)
    );
  inst_cortexm0_u_logic_Euh3z4_inst_cortexm0_u_logic_Euh3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z62wx43_23588,
      O => inst_cortexm0_u_logic_Z62wx43_0
    );
  inst_cortexm0_u_logic_Z62wx43 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y113"
    )
    port map (
      IA => N1677,
      IB => N1678,
      O => inst_cortexm0_u_logic_Z62wx43_23588,
      SEL => inst_cortexm0_u_logic_Yaz2z4_26094
    );
  inst_cortexm0_u_logic_Z62wx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"05053333FFFF000F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_Wj73z4_25936,
      ADR3 => inst_cortexm0_u_logic_E0d3z4_26435,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_Naq2z4_25947,
      O => N1677
    );
  inst_cortexm0_u_logic_Z62wx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"3300FF0F0000FF55"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_Fxv2z4_26100,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Ccq2z4_26437,
      ADR1 => inst_cortexm0_u_logic_Y8q2z4_26933,
      O => N1678
    );
  inst_cortexm0_u_logic_Z62wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"0000330F0000330F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Euh3z4_25935,
      ADR2 => inst_cortexm0_u_logic_Psh3z4_26177,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      O => inst_cortexm0_u_logic_Z62wx44_29489
    );
  inst_cortexm0_u_logic_Euh3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Euh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Euh3z4_IN,
      O => inst_cortexm0_u_logic_Euh3z4_25935,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Z62wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"F3F503F5FFF50FF5"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Arh3z4_25671,
      ADR0 => inst_cortexm0_u_logic_Na63z4_26922,
      ADR4 => inst_cortexm0_u_logic_Z62wx44_29489,
      O => inst_cortexm0_u_logic_Z62wx45_27256
    );
  inst_cortexm0_u_logic_Na73z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Na73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Na73z4_IN,
      O => inst_cortexm0_u_logic_Na73z4_26190,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hc1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y111",
      INIT => X"135F135F0000135F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O2g3z4_27392,
      ADR1 => inst_cortexm0_u_logic_Z0g3z4_27393,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Gl52z4_OR_1210_o,
      ADR4 => inst_cortexm0_u_logic_Na73z4_26190,
      ADR3 => inst_cortexm0_u_logic_C51xx4,
      ADR0 => inst_cortexm0_u_logic_Y21xx4,
      O => inst_cortexm0_u_logic_Hc1wx44_27391
    );
  inst_cortexm0_u_logic_Ce0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"F3FFF3FF00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Eqq2z4_29488,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_Ce0wx44_27245
    );
  inst_cortexm0_u_logic_Eqq2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Eqq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Eqq2z4_IN,
      O => inst_cortexm0_u_logic_Eqq2z4_29488,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D9uwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"5757000003F30000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Poq2z4_26180,
      ADR1 => inst_cortexm0_u_logic_Kev2z4_25963,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_2_27119,
      ADR0 => inst_cortexm0_u_logic_Eqq2z4_29488,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_3_27120,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_D9uwx43_27140
    );
  inst_cortexm0_u_logic_D923z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y108",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_D923z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_D923z4_IN,
      O => inst_cortexm0_u_logic_D923z4_27395,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kkb3z4_inst_cortexm0_u_logic_Kkb3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Jxs2z4_23868,
      O => inst_cortexm0_u_logic_Jxs2z4_0
    );
  inst_cortexm0_u_logic_Kkb3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kkb3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kkb3z4_IN,
      O => inst_cortexm0_u_logic_Kkb3z4_25923,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Gcb3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gcb3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gcb3z4_IN,
      O => inst_cortexm0_u_logic_Gcb3z4_27248,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Kkb3z4_HWDATA_30_rt : X_LUT5
    generic map(
      LOC => "SLICE_X39Y92",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => HWDATA(30),
      O => inst_cortexm0_u_logic_Kkb3z4_HWDATA_30_rt_23870
    );
  inst_cortexm0_u_logic_Jxs2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y92",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jxs2z4_CLK,
      I => inst_cortexm0_u_logic_Kkb3z4_HWDATA_30_rt_23870,
      O => inst_cortexm0_u_logic_Jxs2z4_23868,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Nyvwx4_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => X"BF23FFFFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Vve3z4_27821,
      ADR5 => inst_cortexm0_u_logic_Y9l2z4_27822,
      ADR2 => inst_cortexm0_u_logic_Gcb3z4_27248,
      ADR0 => inst_cortexm0_u_logic_Kss2z4_26130,
      ADR1 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR3 => inst_cortexm0_u_logic_Tqs2z4_26322,
      O => inst_cortexm0_u_logic_Nyvwx4_2(8)
    );
  inst_cortexm0_u_logic_Azs2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Azs2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Azs2z4_IN,
      O => inst_cortexm0_u_logic_Azs2z4_25948,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Nyvwx4_8_2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_H2f3z4_28211,
      ADR2 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR4 => inst_cortexm0_u_logic_Nyvwx4_2(8),
      O => inst_cortexm0_u_logic_Nyvwx4
    );
  inst_cortexm0_u_logic_U5pwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => X"F0555055F0555055"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_N10xx4,
      ADR3 => inst_cortexm0_u_logic_Jjuwx41_28170,
      ADR4 => inst_cortexm0_u_logic_Jjuwx42_28171,
      ADR0 => inst_cortexm0_u_logic_F40xx4,
      O => N456
    );
  inst_cortexm0_u_logic_Lns2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lns2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lns2z4_IN,
      O => inst_cortexm0_u_logic_Lns2z4_26109,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U5pwx43_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y89",
      INIT => X"FFCDA0807F052000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR0 => inst_cortexm0_u_logic_Tb0xx4,
      ADR2 => inst_cortexm0_u_logic_F40xx4,
      ADR5 => inst_cortexm0_u_logic_Jzzwx4,
      ADR3 => inst_cortexm0_u_logic_Qzzwx4,
      ADR1 => inst_cortexm0_u_logic_Jjuwx4,
      O => N679
    );
  inst_cortexm0_u_logic_U5pwx43_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y89",
      INIT => X"BFFFAB0380C08000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR2 => inst_cortexm0_u_logic_Tb0xx4,
      ADR1 => inst_cortexm0_u_logic_F40xx4,
      ADR0 => inst_cortexm0_u_logic_Jzzwx4,
      ADR4 => inst_cortexm0_u_logic_Qzzwx4,
      ADR3 => inst_cortexm0_u_logic_Jjuwx4,
      O => N678
    );
  inst_cortexm0_u_logic_Jjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y89",
      INIT => X"BB00AB00FF00BF00"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Jjuwx42_28171,
      ADR3 => inst_cortexm0_u_logic_Jjuwx41_28170,
      ADR1 => inst_cortexm0_u_logic_N10xx4,
      ADR2 => inst_cortexm0_u_logic_Jzzwx4,
      ADR4 => inst_cortexm0_u_logic_Qzzwx4,
      ADR5 => inst_cortexm0_u_logic_F40xx4,
      O => inst_cortexm0_u_logic_Jjuwx4
    );
  inst_cortexm0_u_logic_Zad3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Zad3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Zad3z4_IN,
      O => inst_cortexm0_u_logic_Zad3z4_26178,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_F40xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y89",
      INIT => X"0333F33333333333"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_H8l2z4_27286,
      ADR4 => inst_cortexm0_u_logic_Z4l2z4_26464,
      ADR2 => inst_cortexm0_u_logic_Jkc3z4_27254,
      ADR5 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR3 => inst_cortexm0_u_logic_Ayzwx41_27481,
      O => inst_cortexm0_u_logic_F40xx4
    );
  inst_cortexm0_u_logic_Viuwx46_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y94",
      INIT => X"E8C0E8C0E8C00000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Gcb3z4_27248,
      ADR1 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR4 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR2 => inst_cortexm0_u_logic_Yizwx4,
      ADR3 => inst_cortexm0_u_logic_Ihzwx4,
      ADR5 => inst_cortexm0_u_logic_Gyvwx4,
      O => N495
    );
  inst_cortexm0_u_logic_E132z4_L132z4_AND_5470_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"BBB0FFFF88B0FFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Djzvx4,
      ADR3 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR0 => inst_cortexm0_u_logic_S132z4_Z132z4_AND_5472_o,
      ADR1 => inst_cortexm0_u_logic_Oq42z4,
      ADR5 => inst_cortexm0_u_logic_Wa32z4_Db32z4_AND_5507_o,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      O => inst_cortexm0_u_logic_E132z4_L132z4_AND_5470_o
    );
  inst_cortexm0_u_logic_Mmux_H3ivx419 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"5000500054445444"
    )
    port map (
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR1 => inst_cortexm0_u_logic_Pmvvx4,
      ADR5 => inst_cortexm0_u_logic_E132z4_L132z4_AND_5470_o,
      ADR3 => inst_cortexm0_u_logic_Rbmvx42,
      ADR2 => inst_cortexm0_u_logic_S5b3z4_28366,
      O => inst_cortexm0_u_logic_Mmux_H3ivx419_28333
    );
  inst_cortexm0_u_logic_Mmux_H3ivx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"5555555500000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Wbk2z4_27081,
      ADR5 => inst_cortexm0_u_logic_Pmvvx4,
      O => inst_cortexm0_u_logic_Mmux_H3ivx4113_28511
    );
  inst_cortexm0_u_logic_S5b3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_T5tvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_S5b3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_S5b3z4_IN,
      O => inst_cortexm0_u_logic_S5b3z4_28366,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Pmvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"0400000000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR3 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR5 => inst_cortexm0_u_logic_Lz93z4_26951,
      ADR0 => inst_cortexm0_u_logic_Kop2z4_26949,
      O => inst_cortexm0_u_logic_Pmvvx4
    );
  inst_cortexm0_u_logic_Mi33z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y107",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mi33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mi33z4_IN,
      O => inst_cortexm0_u_logic_Mi33z4_27398,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kzf3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y109",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kzf3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kzf3z4_IN,
      O => inst_cortexm0_u_logic_Kzf3z4_26137,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ra1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y109",
      INIT => X"F35FFFFFFFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_D923z4_27395,
      ADR2 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR4 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR0 => inst_cortexm0_u_logic_Kzf3z4_26137,
      ADR5 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_Ra1wx42_27593
    );
  inst_cortexm0_u_logic_Vac3z4_inst_cortexm0_u_logic_Vac3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1481_pack_3,
      O => N1481
    );
  inst_cortexm0_u_logic_Cjuwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y90",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR0 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR5 => '1',
      O => N906
    );
  inst_cortexm0_u_logic_M2ivx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y90",
      INIT => X"3AAA3AAA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Ts5wx4,
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_J6i2z4_26297,
      ADR4 => '1',
      ADR0 => inst_cortexm0_u_logic_Vac3z4_27553,
      O => N1481_pack_3
    );
  inst_cortexm0_u_logic_Vac3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vac3z4_CLK,
      I => inst_cortexm0_u_logic_M2ivx4_27899,
      O => inst_cortexm0_u_logic_Vac3z4_27553,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_M2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y90",
      INIT => X"5F5F5F1300004C00"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR2 => inst_cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6586_o,
      ADR0 => inst_cortexm0_u_logic_Fsyvx4,
      ADR5 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR1 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR3 => N1481,
      O => inst_cortexm0_u_logic_M2ivx4_27899
    );
  inst_cortexm0_u_logic_Hc1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y110",
      INIT => X"FFFF2F7FFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Vr43z4_29498,
      ADR1 => inst_cortexm0_u_logic_D923z4_27395,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Hc1wx45_27394
    );
  inst_cortexm0_u_logic_Ra1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y110",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_E163z4_27397,
      ADR0 => inst_cortexm0_u_logic_Mi33z4_27398,
      ADR2 => inst_cortexm0_u_logic_Vr43z4_29498,
      ADR5 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_Ra1wx43_29497
    );
  inst_cortexm0_u_logic_Vr43z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vr43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vr43z4_IN,
      O => inst_cortexm0_u_logic_Vr43z4_29498,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ra1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y110",
      INIT => X"AFFF0FFFAFFF0FFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Z0g3z4_27393,
      ADR2 => inst_cortexm0_u_logic_Ra1wx42_27593,
      ADR4 => inst_cortexm0_u_logic_Bf9wx4,
      ADR3 => inst_cortexm0_u_logic_Ra1wx43_29497,
      O => N974
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"CCCCEEEE00000000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => N90,
      ADR4 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N947
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"555F555F55555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => N90,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => N946
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"0055005504554555"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR0 => N448,
      ADR1 => inst_cortexm0_u_logic_A6zwx4,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR2 => inst_cortexm0_u_logic_H6zwx4,
      O => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"0003030355535353"
    )
    port map (
      ADR1 => N775,
      ADR0 => N776,
      ADR3 => inst_cortexm0_u_logic_Fczwx4,
      ADR5 => inst_cortexm0_u_logic_Viuwx4,
      ADR4 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR2 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      O => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689
    );
  inst_cortexm0_u_logic_Mxor_U6awx4_B19wx4_XOR_71_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => X"EAEAFFEA15150015"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_K1z2z4_25714,
      ADR0 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR2 => inst_cortexm0_u_logic_Y29wx4,
      ADR3 => inst_cortexm0_u_logic_W19wx4,
      ADR5 => inst_cortexm0_u_logic_Wzawx4,
      ADR4 => inst_cortexm0_u_logic_Ce0wx4,
      O => inst_cortexm0_u_logic_U6awx4_B19wx4_XOR_71_o
    );
  inst_cortexm0_u_logic_Ce0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => X"FF8C000000000000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Kev2z4_25963,
      ADR0 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR5 => inst_cortexm0_u_logic_Ce0wx41_0,
      ADR3 => inst_cortexm0_u_logic_Ce0wx410,
      ADR1 => inst_cortexm0_u_logic_Ce0wx48_29499,
      ADR4 => N722,
      O => inst_cortexm0_u_logic_Ce0wx4
    );
  inst_cortexm0_u_logic_Ce0wx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => X"F0FAF0FAF050F050"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Ji43z4_27268,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR2 => N1264,
      O => N1537
    );
  inst_cortexm0_u_logic_Ji43z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ji43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ji43z4_IN,
      O => inst_cortexm0_u_logic_Ji43z4_27268,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ce0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => X"FCCC0CCC54440444"
    )
    port map (
      ADR1 => N1264,
      ADR0 => inst_cortexm0_u_logic_Ka83z4_27145,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR3 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Zk52z4_OR_1204_o,
      ADR4 => N1537,
      O => inst_cortexm0_u_logic_Ce0wx48_29499
    );
  inst_cortexm0_u_logic_Ieh3z4_inst_cortexm0_u_logic_Ieh3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_5_pack_1,
      O => HWDATA(5)
    );
  inst_cortexm0_u_logic_Ieh3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ieh3z4_CLK,
      I => HWDATA(21),
      O => inst_cortexm0_u_logic_Ieh3z4_25730,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_21_11 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"0500F5FF0500F5FF"
    )
    port map (
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR2 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR0 => inst_cortexm0_u_logic_Ce0wx4,
      ADR5 => '1',
      O => HWDATA(21)
    );
  inst_cortexm0_u_logic_hwdata_o_5_1 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5196_o,
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => '1',
      O => HWDATA_5_pack_1
    );
  inst_cortexm0_u_logic_Mka3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mka3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mka3z4_IN,
      O => inst_cortexm0_u_logic_Mka3z4_27858,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lhd3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y87",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Lhd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Lhd3z4_IN,
      O => inst_cortexm0_u_logic_Lhd3z4_25836,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Cjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y88",
      INIT => X"053705FF5F7F5FFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Qfc3z4_25841,
      ADR4 => inst_cortexm0_u_logic_Hub3z4_25842,
      ADR2 => inst_cortexm0_u_logic_B90xx4,
      ADR0 => inst_cortexm0_u_logic_Tb0xx4,
      ADR3 => inst_cortexm0_u_logic_D0wwx4,
      ADR5 => inst_cortexm0_u_logic_S00xx4,
      O => inst_cortexm0_u_logic_Cjuwx43_25840
    );
  inst_cortexm0_u_logic_T7d3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y88",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_T7d3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_T7d3z4_IN,
      O => inst_cortexm0_u_logic_T7d3z4_27551,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_S00xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y88",
      INIT => X"000080807F7FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => inst_cortexm0_u_logic_Lhd3z4_25836,
      ADR4 => inst_cortexm0_u_logic_Fed3z4_25588,
      ADR0 => inst_cortexm0_u_logic_Bec3z4_25837,
      ADR1 => inst_cortexm0_u_logic_Pxb3z4_25838,
      ADR2 => inst_cortexm0_u_logic_D0wwx4_0(2),
      O => inst_cortexm0_u_logic_S00xx4
    );
  inst_cortexm0_u_logic_B1q2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B1q2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_B1q2z4_IN,
      O => inst_cortexm0_u_logic_B1q2z4_26954,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U5pwx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y90",
      INIT => X"0000EFCFA0C0AECC"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_B90xx4,
      ADR4 => inst_cortexm0_u_logic_S00xx4,
      ADR2 => inst_cortexm0_u_logic_F40xx4,
      ADR0 => inst_cortexm0_u_logic_Jzzwx4,
      ADR1 => inst_cortexm0_u_logic_Qzzwx4,
      ADR3 => inst_cortexm0_u_logic_Jjuwx4,
      O => N677
    );
  inst_cortexm0_u_logic_U5pwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y90",
      INIT => X"030003FFCF00CFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Cjuwx4,
      ADR1 => inst_cortexm0_u_logic_K0wwx4,
      ADR2 => N678,
      ADR5 => N679,
      ADR4 => N677,
      O => N452
    );
  inst_cortexm0_u_logic_Cjuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y90",
      INIT => X"FFFFFFFFFAF00000"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR0 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR2 => inst_cortexm0_u_logic_K0wwx4,
      ADR5 => inst_cortexm0_u_logic_Cjuwx42_27547,
      ADR4 => inst_cortexm0_u_logic_Cjuwx43_25840,
      O => inst_cortexm0_u_logic_Cjuwx4
    );
  inst_cortexm0_u_logic_U5pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y90",
      INIT => X"FFFFFFFF44440C0C"
    )
    port map (
      ADR3 => '1',
      ADR2 => N662,
      ADR0 => N663,
      ADR1 => inst_cortexm0_u_logic_Jjuwx4,
      ADR5 => inst_cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4626_o,
      ADR4 => inst_cortexm0_u_logic_Cjuwx4,
      O => inst_cortexm0_u_logic_U5pwx41_27176
    );
  inst_cortexm0_u_logic_Q2q2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Q2q2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Q2q2z4_IN,
      O => inst_cortexm0_u_logic_Q2q2z4_26953,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U11wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"2A003F0000000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Z523z4_26471,
      ADR1 => inst_cortexm0_u_logic_Cao2z4_27033,
      ADR5 => inst_cortexm0_u_logic_U11wx41_29506,
      ADR3 => inst_cortexm0_u_logic_U11wx42_27030,
      ADR2 => inst_cortexm0_u_logic_Bf9wx4,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1351_o,
      O => inst_cortexm0_u_logic_U11wx43_27032
    );
  inst_cortexm0_u_logic_I113z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_I113z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_I113z4_IN,
      O => inst_cortexm0_u_logic_I113z4_27023,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U11wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"F7F7F7FFFFF7FFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      ADR4 => inst_cortexm0_u_logic_If33z4_27024,
      ADR5 => inst_cortexm0_u_logic_I113z4_27023,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      O => inst_cortexm0_u_logic_U11wx41_29506
    );
  inst_cortexm0_u_logic_Z62wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"FFDCFFDFFFFFFFFF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ft83z4_26436,
      ADR0 => inst_cortexm0_u_logic_Vr33z4_29501,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1239
    );
  inst_cortexm0_u_logic_Vr33z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vr33z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Vr33z4_IN,
      O => inst_cortexm0_u_logic_Vr33z4_29501,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P82wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"AA220A02FF330F03"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_E153z4_26921,
      ADR1 => inst_cortexm0_u_logic_Na63z4_26922,
      ADR0 => inst_cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1352_o,
      ADR5 => inst_cortexm0_u_logic_Vr33z4_29501,
      ADR3 => inst_cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1354_o,
      ADR4 => inst_cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1353_o,
      O => inst_cortexm0_u_logic_P82wx41_26920
    );
  inst_cortexm0_u_logic_Owovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => X"153F0000153F153F"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Qk1wx4,
      ADR1 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_12_0,
      ADR2 => inst_cortexm0_u_logic_n16534_9_0,
      O => inst_cortexm0_u_logic_Owovx4
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => X"3FFFFFFF0E0EFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fvovx4_26249,
      ADR2 => inst_cortexm0_u_logic_Ekovx4,
      ADR3 => inst_cortexm0_u_logic_Yuovx4,
      ADR4 => inst_cortexm0_u_logic_Xxovx4,
      ADR1 => inst_cortexm0_u_logic_Jxovx4,
      ADR5 => inst_cortexm0_u_logic_Owovx4,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o1_28643
    );
  inst_cortexm0_u_logic_Xxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => X"005F5F5F00131313"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_10_0,
      ADR3 => inst_cortexm0_u_logic_n16534_7_0,
      O => inst_cortexm0_u_logic_Xxovx4
    );
  inst_cortexm0_u_logic_G1s2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_G1s2z4_CLK,
      I => inst_cortexm0_u_logic_Dmivx4_24126,
      O => inst_cortexm0_u_logic_G1s2z4_28630,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Dmivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => X"CCFFEEFFCC00EEAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => N132,
      ADR3 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_G1s2z4_28630,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Xxovx4,
      O => inst_cortexm0_u_logic_Dmivx4_24126
    );
  inst_cortexm0_u_logic_Jxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6510_o,
      ADR0 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR3 => inst_cortexm0_u_logic_Pri3z4_11_0,
      ADR4 => inst_cortexm0_u_logic_n16534_8_0,
      O => inst_cortexm0_u_logic_Jxovx4
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"FF07FF77FF0FFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ekovx4,
      ADR0 => inst_cortexm0_u_logic_Yuovx4,
      ADR4 => inst_cortexm0_u_logic_S4qvx4,
      ADR2 => inst_cortexm0_u_logic_Xxovx4,
      ADR3 => inst_cortexm0_u_logic_Gv92z4_Nv92z4_AND_6428_o,
      ADR5 => inst_cortexm0_u_logic_Jxovx4,
      O => inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o5_28585
    );
  inst_cortexm0_u_logic_Gv92z4_Nv92z4_AND_6428_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"13005F0013135F5F"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_C61wx4,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR5 => inst_cortexm0_u_logic_Gzvvx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR0 => inst_cortexm0_u_logic_Pri3z4_15_0,
      ADR1 => inst_cortexm0_u_logic_n16534_12_0,
      O => inst_cortexm0_u_logic_Gv92z4_Nv92z4_AND_6428_o
    );
  inst_cortexm0_u_logic_J7q2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J7q2z4_CLK,
      I => inst_cortexm0_u_logic_Pdjvx4,
      O => inst_cortexm0_u_logic_J7q2z4_26588,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Pdjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"3F0FBFAF3000BAAA"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Rix2z4_27895,
      ADR1 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_J7q2z4_26588,
      ADR0 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Gv92z4_Nv92z4_AND_6428_o,
      O => inst_cortexm0_u_logic_Pdjvx4
    );
  inst_cortexm0_u_logic_Gq43z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Gq43z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Gq43z4_IN,
      O => inst_cortexm0_u_logic_Gq43z4_26583,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S71wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"050500000A000A00"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_B1q2z4_26954,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR4 => inst_cortexm0_u_logic_Gq43z4_26583,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR0 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1260
    );
  inst_cortexm0_u_logic_U5pwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y89",
      INIT => X"FAFAFAFAE8E8E8E8"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_B90xx4,
      ADR0 => inst_cortexm0_u_logic_N10xx4,
      ADR1 => inst_cortexm0_u_logic_S00xx4,
      ADR5 => inst_cortexm0_u_logic_Jzzwx4,
      O => N662
    );
  inst_cortexm0_u_logic_Ylc3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y89",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ylc3z4_CLK,
      I => inst_cortexm0_u_logic_U1nvx4,
      O => inst_cortexm0_u_logic_Ylc3z4_27479,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y89",
      INIT => X"FF7FFFFF00400000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR1 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_Ylc3z4_27479,
      ADR3 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_U1nvx4
    );
  inst_cortexm0_u_logic_Wj73z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wj73z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wj73z4_IN,
      O => inst_cortexm0_u_logic_Wj73z4_25936,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ey9wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"010B515BA1ABF1FB"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_E0d3z4_26435,
      ADR3 => inst_cortexm0_u_logic_Ft83z4_26436,
      ADR4 => inst_cortexm0_u_logic_Naq2z4_25947,
      ADR5 => inst_cortexm0_u_logic_Wj73z4_25936,
      ADR0 => inst_cortexm0_u_logic_Fgm2z4_1_26195,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1201
    );
  inst_cortexm0_u_logic_haddr_o_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"BAFFBABA30FF3030"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_3_0,
      ADR3 => N108,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2098_o,
      ADR2 => inst_cortexm0_u_logic_Gzvvx4,
      O => HADDR(2)
    );
  inst_cortexm0_u_logic_P82wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"FF000F0F33330F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => inst_cortexm0_u_logic_J7q2z4_26588,
      ADR1 => inst_cortexm0_u_logic_Y8q2z4_26933,
      ADR3 => inst_cortexm0_u_logic_P82wx44_26930,
      ADR4 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_P82wx4
    );
  inst_cortexm0_u_logic_P82wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"0000C00000004000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Lph3z4_26053,
      ADR3 => inst_cortexm0_u_logic_P82wx42_26923,
      ADR5 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR1 => inst_cortexm0_u_logic_Ey9wx4,
      ADR4 => N1237,
      ADR2 => inst_cortexm0_u_logic_P82wx41_26920,
      O => inst_cortexm0_u_logic_P82wx44_26930
    );
  inst_cortexm0_u_logic_Ey9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"0033FF330F550F55"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Fxv2z4_26100,
      ADR1 => inst_cortexm0_u_logic_Wnu2z4_26364,
      ADR4 => inst_cortexm0_u_logic_Rdq2z4_26112,
      ADR2 => inst_cortexm0_u_logic_Ccq2z4_26437,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR3 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1202
    );
  inst_cortexm0_u_logic_Fxv2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fxv2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Fxv2z4_IN,
      O => inst_cortexm0_u_logic_Fxv2z4_26100,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ey9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"FFFFFF00FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => N1201,
      ADR4 => N1202,
      O => inst_cortexm0_u_logic_Ey9wx4
    );
  inst_cortexm0_u_logic_Ug0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => X"005F5F5F00131313"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Fj0wx4,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_21_0,
      ADR3 => inst_cortexm0_u_logic_n16534_18_0,
      O => inst_cortexm0_u_logic_Ug0wx4
    );
  inst_cortexm0_u_logic_Tzg3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tzg3z4_CLK,
      I => inst_cortexm0_u_logic_M0kvx4,
      O => inst_cortexm0_u_logic_Tzg3z4_27192,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_M0kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => X"2F20FFFF2F202F20"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_B9g3z4_28038,
      ADR1 => inst_cortexm0_u_logic_Pxyvx4,
      ADR2 => inst_cortexm0_u_logic_Df3wx4,
      ADR3 => inst_cortexm0_u_logic_Tzg3z4_27192,
      ADR5 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR4 => inst_cortexm0_u_logic_Ug0wx4,
      O => inst_cortexm0_u_logic_M0kvx4
    );
  inst_cortexm0_u_logic_W21wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"D0DDD0DD0000D0DD"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_N8o2z4_26928,
      ADR0 => inst_cortexm0_u_logic_Skv2z4_26215,
      ADR4 => inst_cortexm0_u_logic_Y6o2z4_26929,
      ADR1 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Vb52z4_OR_1206_o,
      ADR2 => inst_cortexm0_u_logic_Vp52z4_Gl52z4_OR_1212_o,
      O => inst_cortexm0_u_logic_W21wx45_29505
    );
  inst_cortexm0_u_logic_W21wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"F5F0F0F055000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Rbo2z4_26068,
      ADR4 => inst_cortexm0_u_logic_Z523z4_26471,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR0 => inst_cortexm0_u_logic_SF1101,
      ADR5 => inst_cortexm0_u_logic_Y21xx4,
      O => N1296
    );
  inst_cortexm0_u_logic_Mxor_Kfawx4_B19wx4_XOR_76_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"F0C3F00FF0E1F0A5"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_I6z2z4_26276,
      ADR3 => inst_cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2237_o,
      ADR1 => inst_cortexm0_u_logic_Y29wx4,
      ADR5 => inst_cortexm0_u_logic_W21wx4,
      ADR0 => inst_cortexm0_u_logic_W19wx4,
      ADR2 => inst_cortexm0_u_logic_Wzawx4,
      O => inst_cortexm0_u_logic_Kfawx4_B19wx4_XOR_76_o
    );
  inst_cortexm0_u_logic_Rbo2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rbo2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Rbo2z4_IN,
      O => inst_cortexm0_u_logic_Rbo2z4_26068,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W21wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"0000000010300000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Cao2z4_27033,
      ADR0 => inst_cortexm0_u_logic_C51xx4,
      ADR5 => N1189,
      ADR1 => N1296,
      ADR2 => inst_cortexm0_u_logic_W21wx47_27114,
      ADR4 => inst_cortexm0_u_logic_W21wx45_29505,
      O => inst_cortexm0_u_logic_W21wx4
    );
  inst_cortexm0_u_logic_Ft83z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ft83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ft83z4_IN,
      O => inst_cortexm0_u_logic_Ft83z4_26436,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U5pwx43_SW2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"80C08080AA8AAAAA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR0 => inst_cortexm0_u_logic_Tb0xx4,
      ADR1 => inst_cortexm0_u_logic_N10xx4,
      ADR5 => inst_cortexm0_u_logic_F40xx4,
      ADR3 => inst_cortexm0_u_logic_Qzzwx4,
      ADR2 => inst_cortexm0_u_logic_Jjuwx4,
      O => N779
    );
  inst_cortexm0_u_logic_U5pwx43_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"000000808F8F8F8D"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_B90xx4,
      ADR1 => inst_cortexm0_u_logic_N10xx4,
      ADR4 => inst_cortexm0_u_logic_S00xx4,
      ADR2 => inst_cortexm0_u_logic_F40xx4,
      ADR3 => inst_cortexm0_u_logic_Qzzwx4,
      ADR0 => inst_cortexm0_u_logic_Jjuwx4,
      O => N778
    );
  inst_cortexm0_u_logic_Mmux_A6zwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"F000F303FF0FF303"
    )
    port map (
      ADR0 => '1',
      ADR3 => N456,
      ADR1 => inst_cortexm0_u_logic_Hdzwx4,
      ADR4 => inst_cortexm0_u_logic_U5pwx42_27175,
      ADR2 => inst_cortexm0_u_logic_U5pwx41_27176,
      ADR5 => N455,
      O => inst_cortexm0_u_logic_A6zwx4
    );
  inst_cortexm0_u_logic_Uls2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Uls2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Uls2z4_IN,
      O => inst_cortexm0_u_logic_Uls2z4_26263,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U5pwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"03CF555503CF5555"
    )
    port map (
      ADR5 => '1',
      ADR4 => inst_cortexm0_u_logic_Cjuwx4,
      ADR1 => inst_cortexm0_u_logic_K0wwx4,
      ADR2 => N779,
      ADR3 => N780,
      ADR0 => N778,
      O => N455
    );
  inst_cortexm0_u_logic_Kkrvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"EEEEFFFF2222FFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => inst_cortexm0_u_logic_Kkrvx42_28517,
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o,
      ADR5 => inst_cortexm0_u_logic_Kkrvx44_27485,
      ADR4 => inst_cortexm0_u_logic_Qjuwx4,
      O => inst_cortexm0_u_logic_Kkrvx45_28518
    );
  inst_cortexm0_u_logic_Qjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"0000F77300007373"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR2 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => N90,
      ADR3 => inst_cortexm0_u_logic_Vzywx4,
      ADR4 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o,
      O => inst_cortexm0_u_logic_Qjuwx4
    );
  inst_cortexm0_u_logic_Vzywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"CCCCCCCCCAAACCCA"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_A6zwx4,
      ADR0 => inst_cortexm0_u_logic_Vzywx42_28718,
      ADR3 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR2 => inst_cortexm0_u_logic_H6zwx4,
      ADR1 => N450_0,
      O => inst_cortexm0_u_logic_Vzywx4
    );
  inst_cortexm0_u_logic_Mmux_Ozywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"CCAFCCFFCCA0CC00"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR1 => N698,
      ADR3 => inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_26784,
      ADR0 => N699,
      ADR5 => N697,
      ADR4 => inst_cortexm0_u_logic_Vzywx4,
      O => inst_cortexm0_u_logic_Ozywx4
    );
  inst_cortexm0_u_logic_Svs2z4_inst_cortexm0_u_logic_Svs2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N450,
      O => N450_0
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o4_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y93"
    )
    port map (
      IA => N1665,
      IB => N1666,
      O => N450,
      SEL => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o4_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"F0F0F0CCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      ADR1 => N884,
      ADR3 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR5 => inst_cortexm0_u_logic_Fczwx4,
      ADR2 => N702,
      O => N1665
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o4_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"0EFE0EFE02F202F2"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_U5pwx41_27176,
      ADR1 => inst_cortexm0_u_logic_U5pwx42_27175,
      ADR0 => inst_cortexm0_u_logic_Kbzwx4,
      ADR5 => N659,
      ADR3 => N453,
      O => N1666
    );
  inst_cortexm0_u_logic_U5pwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"CEC0CCC4FF00FF00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Jjuwx41_28170,
      ADR2 => inst_cortexm0_u_logic_Jjuwx42_28171,
      ADR0 => inst_cortexm0_u_logic_N10xx4,
      ADR1 => inst_cortexm0_u_logic_Jzzwx4,
      ADR3 => inst_cortexm0_u_logic_Qzzwx4,
      ADR4 => inst_cortexm0_u_logic_F40xx4,
      O => N453
    );
  inst_cortexm0_u_logic_Svs2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Svs2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Svs2z4_IN,
      O => inst_cortexm0_u_logic_Svs2z4_26201,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_U5pwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"0E0C0A000C0C0000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Ylc3z4_27479,
      ADR1 => inst_cortexm0_u_logic_X0c3z4_27480,
      ADR0 => inst_cortexm0_u_logic_Jkc3z4_27254,
      ADR5 => inst_cortexm0_u_logic_F4c3z4_27250,
      ADR3 => inst_cortexm0_u_logic_Ayzwx41_27481,
      ADR2 => inst_cortexm0_u_logic_Jjuwx4,
      O => inst_cortexm0_u_logic_U5pwx42_27175
    );
  N118_N118_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N891,
      O => N891_0
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y95"
    )
    port map (
      IA => N1371,
      IB => N1372,
      O => N891,
      SEL => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"FDFFDDDDFFFFFFFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR1 => N448,
      ADR3 => inst_cortexm0_u_logic_A6zwx4,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684,
      O => N1371
    );
  inst_cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4567_o1_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"FAFFFAFFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Aqp2z4_25744,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR0 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR2 => N448,
      O => N1372
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"AAAAAAAA03CF03CF"
    )
    port map (
      ADR4 => '1',
      ADR0 => N453,
      ADR2 => inst_cortexm0_u_logic_Kbzwx4,
      ADR1 => inst_cortexm0_u_logic_U5pwx42_27175,
      ADR5 => inst_cortexm0_u_logic_U5pwx41_27176,
      ADR3 => N452,
      O => N118
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"0015FFFFEAFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Fczwx4,
      ADR3 => N884,
      ADR1 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR5 => N885_0,
      ADR0 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      ADR4 => N118,
      O => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o3_26684
    );
  inst_cortexm0_u_logic_B173z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_B173z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_B173z4_IN,
      O => inst_cortexm0_u_logic_B173z4_27143,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ce0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"FFF3FFFFFFFF5FFF"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_A8h3z4_27269,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR1 => inst_cortexm0_u_logic_B173z4_27143,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR3 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => N1264
    );
  inst_cortexm0_u_logic_Ka83z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ka83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ka83z4_IN,
      O => inst_cortexm0_u_logic_Ka83z4_27145,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lkhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y116",
      INIT => X"CCCCCC50CCCCCCFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ufx2z4_27381,
      ADR4 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR0 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR5 => inst_cortexm0_u_logic_Keqvx4_Ync2z4_AND_6760_o,
      ADR3 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_11_0,
      O => N363
    );
  inst_cortexm0_u_logic_Lkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y116",
      INIT => X"EE00EE00FE10FE10"
    )
    port map (
      ADR4 => '1',
      ADR3 => inst_cortexm0_u_logic_Ufx2z4_27381,
      ADR1 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => inst_cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6706_o,
      ADR0 => inst_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6710_o,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_11_0,
      O => N364
    );
  inst_cortexm0_u_logic_Wn1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y116",
      INIT => X"FF00AFA0FF00AAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Imnwx4_26171,
      ADR3 => N364,
      ADR0 => N363,
      ADR5 => inst_cortexm0_u_logic_Wn1wx43_26744,
      ADR4 => inst_cortexm0_u_logic_Wn1wx42_26745,
      O => N526
    );
  inst_cortexm0_u_logic_Ufx2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ufx2z4_CLK,
      I => inst_cortexm0_u_logic_Lkhvx4_24573,
      O => inst_cortexm0_u_logic_Ufx2z4_27381,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Lkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y116",
      INIT => X"FFFFFFF2FFFF2F22"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Roh2z4_9_0,
      ADR1 => inst_cortexm0_u_logic_S5pvx4_Qaiwx4_OR_992_o,
      ADR5 => N363,
      ADR4 => inst_cortexm0_u_logic_G6pvx4_Alywx4_AND_4516_o,
      ADR3 => N526,
      ADR2 => inst_cortexm0_u_logic_B8nwx4_Havwx4_AND_4156_o_25803,
      O => inst_cortexm0_u_logic_Lkhvx4_24573
    );
  inst_cortexm0_u_logic_haddr_o_21_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y115",
      INIT => X"FFFFF222F222F222"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_n16534_19_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR1 => inst_cortexm0_u_logic_Lf0wx4,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR2 => inst_cortexm0_u_logic_Pri3z4_22_0,
      O => HADDR(21)
    );
  inst_cortexm0_u_logic_Anq2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Anq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Anq2z4_IN,
      O => inst_cortexm0_u_logic_Anq2z4_25674,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ce0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"00050C0D00050F0D"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Bf93z4_27142,
      ADR4 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_Anq2z4_25674,
      ADR2 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Ce0wx45
    );
  inst_cortexm0_u_logic_Fczwx4_inst_cortexm0_u_logic_Fczwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N702_pack_8,
      O => N702
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y94"
    )
    port map (
      IA => N1351,
      IB => N1352,
      O => N702_pack_8,
      SEL => inst_cortexm0_u_logic_T5zwx4_0
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => X"0000001300000010"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR5 => inst_cortexm0_u_logic_Iazwx4,
      ADR0 => inst_cortexm0_u_logic_Ngzwx4,
      ADR4 => inst_cortexm0_u_logic_Gyvwx4,
      ADR2 => inst_cortexm0_u_logic_Pazwx4,
      ADR3 => inst_cortexm0_u_logic_Viuwx4,
      O => N1351
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => X"FFFFFFFFFFFFF2FE"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR0 => inst_cortexm0_u_logic_Iazwx4,
      ADR3 => inst_cortexm0_u_logic_Ngzwx4,
      ADR2 => inst_cortexm0_u_logic_Gyvwx4,
      ADR1 => inst_cortexm0_u_logic_Pazwx4,
      ADR5 => inst_cortexm0_u_logic_Viuwx4,
      O => N1352
    );
  inst_cortexm0_u_logic_Mmux_Fczwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => X"EE22FC30AA22A820"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR2 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR4 => N1235_0,
      ADR5 => inst_cortexm0_u_logic_V6zwx4,
      ADR0 => inst_cortexm0_u_logic_Kizwx4,
      ADR1 => inst_cortexm0_u_logic_Zxvwx4,
      O => inst_cortexm0_u_logic_Fczwx4
    );
  inst_cortexm0_u_logic_Vzywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => X"CCCCCCCCDD88FF00"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Fczwx4,
      ADR3 => N884,
      ADR0 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR1 => N702,
      ADR5 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      O => inst_cortexm0_u_logic_Vzywx42_28718
    );
  N698_N698_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_H6zwx4_pack_9,
      O => inst_cortexm0_u_logic_H6zwx4
    );
  inst_cortexm0_u_logic_Mmux_H6zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y96"
    )
    port map (
      IA => N1323,
      IB => N1324,
      O => inst_cortexm0_u_logic_H6zwx4_pack_9,
      SEL => inst_cortexm0_u_logic_Viuwx4
    );
  inst_cortexm0_u_logic_Mmux_H6zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"000CFFCC444CEECC"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR4 => inst_cortexm0_u_logic_Yizwx4,
      ADR5 => inst_cortexm0_u_logic_Gyvwx4,
      ADR1 => inst_cortexm0_u_logic_Fczwx4,
      ADR2 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR3 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      O => N1323
    );
  inst_cortexm0_u_logic_Mmux_H6zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"FFF03730CDC00500"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Tqs2z4_26322,
      ADR4 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR1 => inst_cortexm0_u_logic_Nyvwx4,
      ADR3 => inst_cortexm0_u_logic_Fczwx4,
      ADR0 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o2_28176,
      ADR2 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174,
      O => N1324
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"EF23EF23EC20CC00"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR1 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR0 => inst_cortexm0_u_logic_A6zwx4,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR5 => inst_cortexm0_u_logic_H6zwx4,
      O => N698
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"FF00FF00F000B000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR5 => N448,
      ADR1 => inst_cortexm0_u_logic_A6zwx4,
      ADR4 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR0 => inst_cortexm0_u_logic_H6zwx4,
      O => N1100
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW5_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"AA000202AA00A2A2"
    )
    port map (
      ADR3 => N456,
      ADR1 => inst_cortexm0_u_logic_Hdzwx4,
      ADR2 => inst_cortexm0_u_logic_U5pwx42_27175,
      ADR4 => inst_cortexm0_u_logic_U5pwx41_27176,
      ADR0 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR5 => N455,
      O => N936
    );
  inst_cortexm0_u_logic_Mcc3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mcc3z4_CLK,
      I => inst_cortexm0_u_logic_E0nvx4,
      O => inst_cortexm0_u_logic_Mcc3z4_27552,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_E0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"FF7F0008FFFF0000"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR4 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR3 => inst_cortexm0_u_logic_N142z4_U142z4_AND_5611_o,
      ADR2 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_E0nvx4
    );
  inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"FFEEEEEEFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Ylc3z4_27479,
      ADR3 => inst_cortexm0_u_logic_X0c3z4_27480,
      ADR0 => inst_cortexm0_u_logic_Ayzwx4,
      ADR1 => inst_cortexm0_u_logic_Jjuwx4,
      ADR5 => inst_cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4626_o,
      O => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687
    );
  inst_cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4626_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"0000111100001555"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Cjuwx42_27547,
      ADR0 => N435,
      ADR5 => inst_cortexm0_u_logic_K0wwx4,
      ADR2 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR3 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR1 => inst_cortexm0_u_logic_Cjuwx43_25840,
      O => inst_cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4626_o
    );
  inst_cortexm0_u_logic_S71wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"0305F3F5FFFFFFFF"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_U5q2z4_27072,
      ADR0 => inst_cortexm0_u_logic_F4q2z4_27073,
      ADR4 => inst_cortexm0_u_logic_J7q2z4_26588,
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR2 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      O => inst_cortexm0_u_logic_S71wx43_29514
    );
  inst_cortexm0_u_logic_S71wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"0F0FFFFF2F7F2F7F"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y873z4_26948,
      ADR3 => inst_cortexm0_u_logic_Mzp2z4_26214,
      ADR0 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR5 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_S71wx42_29515
    );
  inst_cortexm0_u_logic_Mzp2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mzp2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mzp2z4_IN,
      O => inst_cortexm0_u_logic_Mzp2z4_26214,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_S71wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"0077F0F700770077"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_O723z4_27071,
      ADR5 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_SF1101,
      ADR0 => inst_cortexm0_u_logic_S71wx43_29514,
      ADR3 => inst_cortexm0_u_logic_S71wx42_29515,
      O => N1294
    );
  inst_cortexm0_u_logic_haddr_o_20_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y117",
      INIT => X"FCFECCEEF0FA00AA"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_n16534_18_0,
      ADR4 => inst_cortexm0_u_logic_Mrsvx4,
      ADR0 => inst_cortexm0_u_logic_Gzvvx4,
      ADR3 => inst_cortexm0_u_logic_Fj0wx4,
      ADR1 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_21_0,
      O => HADDR(20)
    );
  inst_cortexm0_u_logic_F4q2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_F4q2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_F4q2z4_IN,
      O => inst_cortexm0_u_logic_F4q2z4_27073,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_Hdzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => X"333F373F33303230"
    )
    port map (
      ADR0 => N906,
      ADR5 => inst_cortexm0_u_logic_B90xx4,
      ADR1 => inst_cortexm0_u_logic_Tb0xx4,
      ADR4 => inst_cortexm0_u_logic_K0wwx4,
      ADR2 => inst_cortexm0_u_logic_Cjuwx42_27547,
      ADR3 => inst_cortexm0_u_logic_Cjuwx43_25840,
      O => inst_cortexm0_u_logic_Hdzwx4
    );
  inst_cortexm0_u_logic_Cjuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => X"FF00FF008080BFBF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR0 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR2 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR1 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR4 => inst_cortexm0_u_logic_S00xx4,
      ADR5 => inst_cortexm0_u_logic_K0wwx4,
      O => N930
    );
  inst_cortexm0_u_logic_U5pwx43_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => X"DDDFFDFF000B20BB"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Jzzwx4,
      ADR3 => inst_cortexm0_u_logic_Qzzwx4,
      ADR0 => inst_cortexm0_u_logic_F40xx4,
      ADR2 => inst_cortexm0_u_logic_Jjuwx4,
      ADR1 => inst_cortexm0_u_logic_Hdzwx4,
      ADR5 => inst_cortexm0_u_logic_Kbzwx4,
      O => N659
    );
  inst_cortexm0_u_logic_Axm2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Axm2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Axm2z4_IN,
      O => inst_cortexm0_u_logic_Axm2z4_25850,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_Kbzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => X"555555553333FF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => N929,
      ADR3 => inst_cortexm0_u_logic_S00xx4,
      ADR5 => inst_cortexm0_u_logic_Cjuwx42_27547,
      ADR1 => N930,
      ADR4 => inst_cortexm0_u_logic_Cjuwx43_25840,
      O => inst_cortexm0_u_logic_Kbzwx4
    );
  inst_cortexm0_u_logic_Mmux_Kizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => X"BBBBFFFF08880000"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Cps2z4_25804,
      ADR0 => inst_cortexm0_u_logic_Uls2z4_26263,
      ADR2 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR3 => inst_cortexm0_u_logic_Lul2z4_26616,
      ADR1 => inst_cortexm0_u_logic_Tqc3z4_26302,
      ADR4 => inst_cortexm0_u_logic_Rym2z4_26304,
      O => inst_cortexm0_u_logic_Kizwx4
    );
  inst_cortexm0_u_logic_Tqs2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tqs2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Tqs2z4_IN,
      O => inst_cortexm0_u_logic_Tqs2z4_26322,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Pazwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => X"FFFF153FFFFFFFFF"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR3 => inst_cortexm0_u_logic_Tqc3z4_26302,
      ADR1 => inst_cortexm0_u_logic_Lul2z4_26616,
      ADR0 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR5 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR4 => inst_cortexm0_u_logic_Kizwx4,
      O => N1312
    );
  inst_cortexm0_u_logic_O723z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_O723z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_O723z4_IN,
      O => inst_cortexm0_u_logic_O723z4_27071,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_U5pwx43_SW2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => X"D0D0C8D050505050"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR2 => inst_cortexm0_u_logic_Tb0xx4,
      ADR1 => inst_cortexm0_u_logic_N10xx4,
      ADR0 => inst_cortexm0_u_logic_F40xx4,
      ADR4 => inst_cortexm0_u_logic_Qzzwx4,
      ADR5 => inst_cortexm0_u_logic_Jjuwx4,
      O => N780
    );
  inst_cortexm0_u_logic_Pazwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => X"8AAA0000888A0000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR2 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR4 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR0 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR5 => inst_cortexm0_u_logic_Kizwx4,
      ADR1 => inst_cortexm0_u_logic_V6zwx4,
      O => N1311
    );
  inst_cortexm0_u_logic_J773z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J773z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J773z4_IN,
      O => inst_cortexm0_u_logic_J773z4_26926,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Jsc3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jsc3z4_CLK,
      I => inst_cortexm0_u_logic_Y3nvx4,
      O => inst_cortexm0_u_logic_Jsc3z4_26615,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Y3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => X"F7D5FFFF04150000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Z62wx4,
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR2 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR5 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR4 => inst_cortexm0_u_logic_Zyovx4,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_Y3nvx4
    );
  inst_cortexm0_u_logic_Tqc3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Tqc3z4_CLK,
      I => inst_cortexm0_u_logic_R3nvx4,
      O => inst_cortexm0_u_logic_Tqc3z4_26302,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_R3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => X"F0D1F0F07455F0F0"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_S71wx4,
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR5 => inst_cortexm0_u_logic_Uvzvx4,
      ADR2 => inst_cortexm0_u_logic_Tqc3z4_26302,
      ADR4 => inst_cortexm0_u_logic_Zyovx4,
      ADR0 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_R3nvx4
    );
  inst_cortexm0_u_logic_V6zwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => X"050555550F0FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => inst_cortexm0_u_logic_Lul2z4_26616,
      ADR2 => inst_cortexm0_u_logic_Jsc3z4_26615,
      ADR5 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR0 => inst_cortexm0_u_logic_Tqc3z4_26302,
      O => inst_cortexm0_u_logic_V6zwx4
    );
  inst_cortexm0_u_logic_Pazwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => X"AA00AA00AA000A00"
    )
    port map (
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_D4g3z4_27184,
      ADR0 => inst_cortexm0_u_logic_Wuq2z4_27182,
      ADR2 => inst_cortexm0_u_logic_Vgs2z4_26226,
      ADR5 => inst_cortexm0_u_logic_Kizwx4,
      ADR4 => inst_cortexm0_u_logic_V6zwx4,
      O => N1310
    );
  inst_cortexm0_u_logic_N8o2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_N8o2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_N8o2z4_IN,
      O => inst_cortexm0_u_logic_N8o2z4_26928,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_23_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y118",
      INIT => X"FDFCF5F0DDCC5500"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_n16534_21_0,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_Za82z4_Gb82z4_AND_6202_o,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_24_0,
      O => HADDR(23)
    );
  inst_cortexm0_u_logic_L8m2z4_inst_cortexm0_u_logic_L8m2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_3_pack_2,
      O => HWDATA(3)
    );
  inst_cortexm0_u_logic_L8m2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_L8m2z4_CLK,
      I => HWDATA(19),
      O => inst_cortexm0_u_logic_L8m2z4_25869,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_19_11 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"03CF00FF03CF00FF"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_R40wx4,
      ADR1 => inst_cortexm0_u_logic_Qr42z4_26733,
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR2 => inst_cortexm0_u_logic_Nn0wx4,
      ADR5 => '1',
      O => HWDATA(19)
    );
  inst_cortexm0_u_logic_hwdata_o_3_1 : X_LUT5
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_R40wx4,
      ADR2 => '1',
      ADR4 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR1 => '1',
      O => HWDATA_3_pack_2
    );
  inst_cortexm0_u_logic_Wia3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Wia3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Wia3z4_IN,
      O => inst_cortexm0_u_logic_Wia3z4_27918,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Kkrvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"5555FF003333FF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => inst_cortexm0_u_logic_Nyvwx4,
      ADR1 => inst_cortexm0_u_logic_Gyvwx4,
      ADR5 => inst_cortexm0_u_logic_Viuwx4,
      ADR3 => inst_cortexm0_u_logic_Kkrvx41_29517,
      ADR4 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      O => inst_cortexm0_u_logic_Kkrvx42_28517
    );
  inst_cortexm0_u_logic_Kkrvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"050F0F0FF5FFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Pazwx4,
      ADR0 => inst_cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4676_o1_26614,
      ADR3 => inst_cortexm0_u_logic_Rym2z4_26304,
      ADR4 => inst_cortexm0_u_logic_Tqc3z4_26302,
      ADR5 => inst_cortexm0_u_logic_Zxvwx4,
      O => inst_cortexm0_u_logic_Kkrvx41_29517
    );
  inst_cortexm0_u_logic_Mmux_Tb0xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y88",
      INIT => X"FFFF0FFF70000000"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_Zad3z4_26178,
      ADR5 => inst_cortexm0_u_logic_T7d3z4_27551,
      ADR2 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR3 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR1 => inst_cortexm0_u_logic_Mcc3z4_27552,
      ADR0 => inst_cortexm0_u_logic_Vac3z4_27553,
      O => inst_cortexm0_u_logic_Tb0xx4
    );
  inst_cortexm0_u_logic_Cjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y88",
      INIT => X"0F00FF0007047744"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR5 => N756,
      ADR3 => inst_cortexm0_u_logic_Cjuwx41_27549,
      ADR1 => inst_cortexm0_u_logic_K0wwx4_1(0),
      ADR2 => inst_cortexm0_u_logic_B90xx4,
      ADR4 => inst_cortexm0_u_logic_Tb0xx4,
      O => inst_cortexm0_u_logic_Cjuwx42_27547
    );
  inst_cortexm0_u_logic_Pcd3z4_inst_cortexm0_u_logic_Pcd3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J9d3z4_pack_6,
      O => inst_cortexm0_u_logic_J9d3z4_26753
    );
  inst_cortexm0_u_logic_U5pwx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => X"F3F7FFF730313331"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR4 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR1 => inst_cortexm0_u_logic_Tb0xx4,
      ADR5 => inst_cortexm0_u_logic_N10xx4,
      ADR2 => inst_cortexm0_u_logic_Jzzwx4,
      ADR3 => inst_cortexm0_u_logic_K0wwx4,
      O => N663
    );
  inst_cortexm0_u_logic_Cjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => X"0808080808080808"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR1 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR0 => inst_cortexm0_u_logic_Mcc3z4_27552,
      O => inst_cortexm0_u_logic_Cjuwx41_27549
    );
  inst_cortexm0_u_logic_K0wwx4_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => X"DF0FFFDFFFFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_T7d3z4_27551,
      ADR4 => inst_cortexm0_u_logic_Zad3z4_26178,
      ADR1 => inst_cortexm0_u_logic_Pcd3z4_25945,
      ADR0 => inst_cortexm0_u_logic_J9d3z4_26753,
      ADR5 => inst_cortexm0_u_logic_Vac3z4_27553,
      ADR2 => inst_cortexm0_u_logic_Mcc3z4_27552,
      O => inst_cortexm0_u_logic_K0wwx4_1(0)
    );
  inst_cortexm0_u_logic_Pcd3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Pcd3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Pcd3z4_IN,
      O => inst_cortexm0_u_logic_Pcd3z4_25945,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_K0wwx4_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => X"A0A00000A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Ztc3z4_26447,
      ADR0 => inst_cortexm0_u_logic_Gxk2z4_26448,
      ADR4 => inst_cortexm0_u_logic_K0wwx4_1(0),
      ADR5 => '1',
      O => inst_cortexm0_u_logic_K0wwx4
    );
  HWDATA_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => HWDATA_6_0,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => HWDATA_6_rt_24678
    );
  inst_cortexm0_u_logic_J9d3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J9d3z4_CLK,
      I => HWDATA_6_rt_24678,
      O => inst_cortexm0_u_logic_J9d3z4_pack_6,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Y873z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y122",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y873z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Y873z4_IN,
      O => inst_cortexm0_u_logic_Y873z4_26948,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Fhc3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Fhc3z4_CLK,
      I => inst_cortexm0_u_logic_Z0nvx4,
      O => inst_cortexm0_u_logic_Fhc3z4_27293,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Z0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y95",
      INIT => X"F7FFFFFF00080000"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR4 => inst_cortexm0_u_logic_K3l2z4_26225,
      ADR0 => inst_cortexm0_u_logic_M5tvx4,
      ADR5 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR2 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR3 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_Z0nvx4
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW3_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"C000C000CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR5 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR1 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR3 => inst_cortexm0_u_logic_A6zwx4,
      O => N940
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW3_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"DD0DDD0DDD0DDD0D"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR0 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR2 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR3 => inst_cortexm0_u_logic_A6zwx4,
      O => N941
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW3_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"0000200000000000"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Qrp2z4_26216,
      ADR2 => inst_cortexm0_u_logic_Hzj2z4_26372,
      ADR4 => N633,
      ADR1 => inst_cortexm0_u_logic_Pazwx41_26907,
      ADR0 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o1_26687,
      ADR5 => inst_cortexm0_u_logic_A6zwx4,
      O => N939
    );
  inst_cortexm0_u_logic_R3hvx4_N2zwx4_AND_4558_o_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"CFC0CFC0C5C5C0C0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o,
      ADR5 => inst_cortexm0_u_logic_C7zwx4_J7zwx4_AND_4569_o2_26689,
      ADR1 => N941,
      ADR3 => N940,
      ADR2 => inst_cortexm0_u_logic_H6zwx4,
      ADR4 => N939,
      O => N697
    );
  inst_cortexm0_u_logic_J5o2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_J5o2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_J5o2z4_IN,
      O => inst_cortexm0_u_logic_J5o2z4_26927,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N788_N788_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N793,
      O => N793_0
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y109",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => inst_cortexm0_u_logic_Ffs2z4_26029,
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      ADR5 => '1',
      O => N788
    );
  inst_cortexm0_u_logic_S6ovx4_Nlovx4_AND_83_o10_SW7 : X_LUT5
    generic map(
      LOC => "SLICE_X41Y109",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_Mjl2z4_26950,
      ADR3 => '1',
      ADR0 => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_25793,
      O => N793
    );
  inst_cortexm0_u_logic_Usl2z4_inst_cortexm0_u_logic_Usl2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => HWDATA_7_0
    );
  inst_cortexm0_u_logic_Usl2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Usl2z4_CLK,
      I => HWDATA(15),
      O => inst_cortexm0_u_logic_Usl2z4_26324,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mmux_hwdata_o_15_11 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"0033CCFF0033CCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => inst_cortexm0_u_logic_Wq5wx4,
      ADR3 => inst_cortexm0_u_logic_Z62wx4,
      ADR4 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      ADR5 => '1',
      O => HWDATA(15)
    );
  inst_cortexm0_u_logic_hwdata_o_7_1 : X_LUT5
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"0000AAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_Y9t2z4_25983,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => inst_cortexm0_u_logic_K952z4_R952z4_AND_5780_o,
      O => HWDATA(7)
    );
  inst_cortexm0_u_logic_Kev2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Kev2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Kev2z4_IN,
      O => inst_cortexm0_u_logic_Kev2z4_25963,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ce0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => X"0000000500000001"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ji43z4_27268,
      ADR2 => inst_cortexm0_u_logic_Ka83z4_27145,
      ADR4 => inst_cortexm0_u_logic_B173z4_27143,
      ADR1 => inst_cortexm0_u_logic_Kev2z4_25963,
      ADR3 => inst_cortexm0_u_logic_A8h3z4_27269,
      ADR5 => inst_cortexm0_u_logic_Vp52z4_Bm52z4_OR_1207_o,
      O => inst_cortexm0_u_logic_Ce0wx410
    );
  inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"D5DDFFFFFDFFFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_Xdb3z4_0,
      ADR2 => inst_cortexm0_u_logic_Axm2z4_25850,
      ADR1 => inst_cortexm0_u_logic_Usl2z4_26324,
      ADR4 => inst_cortexm0_u_logic_Uic3z4_27296,
      ADR5 => inst_cortexm0_u_logic_Bmb3z4_27297,
      ADR0 => inst_cortexm0_u_logic_N7c3z4_26656,
      O => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_4_Q
    );
  inst_cortexm0_u_logic_Mmux_Jzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"FC30F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => inst_cortexm0_u_logic_Xdb3z4_0,
      ADR2 => inst_cortexm0_u_logic_Axm2z4_25850,
      ADR5 => inst_cortexm0_u_logic_Fhc3z4_27293,
      ADR1 => inst_cortexm0_u_logic_Ipb3z4_27294,
      ADR4 => inst_cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4645_o_4_Q,
      O => inst_cortexm0_u_logic_Jzzwx4
    );
  inst_cortexm0_u_logic_A8h3z4_inst_cortexm0_u_logic_A8h3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Vxf3z4_24870,
      O => inst_cortexm0_u_logic_Vxf3z4_0
    );
  inst_cortexm0_u_logic_A8h3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_A8h3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_A8h3z4_IN,
      O => inst_cortexm0_u_logic_A8h3z4_27269,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_B91wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X41Y110",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_B91wx4_25938,
      O => inst_cortexm0_u_logic_B91wx4_rt_24869
    );
  inst_cortexm0_u_logic_Vxf3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y110",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Vxf3z4_CLK,
      I => inst_cortexm0_u_logic_B91wx4_rt_24869,
      O => inst_cortexm0_u_logic_Vxf3z4_24870,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_haddr_o_9_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y115",
      INIT => X"FDF5FCF0DD55CC00"
    )
    port map (
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR2 => inst_cortexm0_u_logic_n16534_7_0,
      ADR4 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2143_o,
      ADR3 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_10_0,
      O => HADDR(9)
    );
  inst_cortexm0_u_logic_haddr_o_13_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y115",
      INIT => X"EAEAFFEAC0C0FFC0"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_n16534_11_0,
      ADR5 => inst_cortexm0_u_logic_Mrsvx4,
      ADR3 => inst_cortexm0_u_logic_Gzvvx4,
      ADR4 => inst_cortexm0_u_logic_Ra1wx4,
      ADR2 => inst_cortexm0_u_logic_K1wvx4,
      ADR1 => inst_cortexm0_u_logic_Pri3z4_14_0,
      O => HADDR(13)
    );
  inst_cortexm0_u_logic_Ccq2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y114",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ccq2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Ccq2z4_IN,
      O => inst_cortexm0_u_logic_Ccq2z4_26437,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hi83z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Hi83z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Hi83z4_IN,
      O => inst_cortexm0_u_logic_Hi83z4_26947,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_SF1532111 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_SF153211
    );
  inst_cortexm0_u_logic_Ce0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"222F000F772F550F"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Sr53z4_25929,
      ADR5 => inst_cortexm0_u_logic_Ebh3z4_27244,
      ADR1 => inst_cortexm0_u_logic_Tch3z4_26108,
      ADR0 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR3 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR4 => inst_cortexm0_u_logic_Yaz2z4_26094,
      O => inst_cortexm0_u_logic_Ce0wx42_29522
    );
  inst_cortexm0_u_logic_Ce0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"FFFFFFFFFFBFBFBF"
    )
    port map (
      ADR4 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR2 => inst_cortexm0_u_logic_SF1101,
      ADR3 => inst_cortexm0_u_logic_Ce0wx42_29522,
      ADR1 => inst_cortexm0_u_logic_SF153211,
      ADR0 => inst_cortexm0_u_logic_Ce0wx44_27245,
      ADR5 => inst_cortexm0_u_logic_Ce0wx45,
      O => inst_cortexm0_u_logic_Ce0wx46_29521
    );
  inst_cortexm0_u_logic_Sr53z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Sr53z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Sr53z4_IN,
      O => inst_cortexm0_u_logic_Sr53z4_25929,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ce0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"FFBF0000FFFF0000"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_Poq2z4_26180,
      ADR3 => inst_cortexm0_u_logic_H3d3z4_26091,
      ADR5 => inst_cortexm0_u_logic_Svk2z4_25875,
      ADR0 => inst_cortexm0_u_logic_T1d3z4_25873,
      ADR1 => inst_cortexm0_u_logic_Yaz2z4_26094,
      ADR4 => inst_cortexm0_u_logic_Ce0wx46_29521,
      O => N722
    );
  inst_cortexm0_u_logic_Dpc3z4_inst_cortexm0_u_logic_Dpc3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N885,
      O => N885_0
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y94"
    )
    port map (
      IA => N1367,
      IB => N1368,
      O => N885,
      SEL => inst_cortexm0_u_logic_T5zwx4_0
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"000000050000000C"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR1 => inst_cortexm0_u_logic_Iazwx4,
      ADR0 => inst_cortexm0_u_logic_Ngzwx4,
      ADR4 => inst_cortexm0_u_logic_Gyvwx4,
      ADR5 => inst_cortexm0_u_logic_Pazwx4,
      ADR2 => inst_cortexm0_u_logic_Viuwx4,
      O => N1367
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"FEFFFFFFFEFFFEFE"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4601_o,
      ADR5 => inst_cortexm0_u_logic_Iazwx4,
      ADR3 => inst_cortexm0_u_logic_Ngzwx4,
      ADR0 => inst_cortexm0_u_logic_Gyvwx4,
      ADR4 => inst_cortexm0_u_logic_Pazwx4,
      ADR2 => inst_cortexm0_u_logic_Viuwx4,
      O => N1368
    );
  inst_cortexm0_u_logic_Mmux_Ngzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"FFFFC0003FFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => inst_cortexm0_u_logic_Dpc3z4_28343,
      ADR5 => inst_cortexm0_u_logic_Pab3z4_25920,
      ADR2 => inst_cortexm0_u_logic_Oar2z4_28356,
      ADR4 => inst_cortexm0_u_logic_Mis2z4_26058,
      ADR3 => inst_cortexm0_u_logic_Zxvwx4_3(12),
      O => inst_cortexm0_u_logic_Ngzwx4
    );
  inst_cortexm0_u_logic_Dpc3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Dpc3z4_CLK,
      I => inst_cortexm0_u_logic_D3nvx4,
      O => inst_cortexm0_u_logic_Dpc3z4_28343,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_D3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"FF5FDFDF000A0202"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ze1wx4,
      ADR4 => inst_cortexm0_u_logic_Wq5wx4,
      ADR3 => inst_cortexm0_u_logic_K55xx4_R55xx4_AND_5300_o,
      ADR5 => inst_cortexm0_u_logic_Dpc3z4_28343,
      ADR0 => inst_cortexm0_u_logic_Zyovx4,
      ADR2 => inst_cortexm0_u_logic_J6i2z4_26297,
      O => inst_cortexm0_u_logic_D3nvx4
    );
  inst_cortexm0_u_logic_haddr_o_19_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y117",
      INIT => X"FFFFF444F444F444"
    )
    port map (
      ADR2 => inst_cortexm0_u_logic_n16534_17_0,
      ADR3 => inst_cortexm0_u_logic_Mrsvx4,
      ADR1 => inst_cortexm0_u_logic_Gzvvx4,
      ADR0 => inst_cortexm0_u_logic_Wo0wx4,
      ADR4 => inst_cortexm0_u_logic_K1wvx4,
      ADR5 => inst_cortexm0_u_logic_Pri3z4_20_0,
      O => HADDR(19)
    );
  inst_cortexm0_u_logic_Jl93z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y119",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jl93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jl93z4_IN,
      O => inst_cortexm0_u_logic_Jl93z4_26925,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_W21wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y119",
      INIT => X"CC44FF550C040F05"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_I113z4_27023,
      ADR2 => inst_cortexm0_u_logic_J5o2z4_26927,
      ADR1 => inst_cortexm0_u_logic_Op52z4_Bm52z4_OR_1209_o,
      ADR4 => inst_cortexm0_u_logic_Jl93z4_26925,
      ADR5 => inst_cortexm0_u_logic_Op52z4_Vb52z4_OR_1208_o,
      ADR3 => inst_cortexm0_u_logic_Zk52z4_Cc52z4_OR_1203_o,
      O => inst_cortexm0_u_logic_W21wx47_27114
    );
  inst_cortexm0_u_logic_U5q2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y121",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_U5q2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_U5q2z4_IN,
      O => inst_cortexm0_u_logic_U5q2z4_27072,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Na63z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Na63z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Na63z4_IN,
      O => inst_cortexm0_u_logic_Na63z4_26922,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mczwx4_pack_3,
      O => inst_cortexm0_u_logic_Mczwx4
    );
  inst_cortexm0_u_logic_Mmux_Mczwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y93"
    )
    port map (
      IA => N1375,
      IB => N1376,
      O => inst_cortexm0_u_logic_Mczwx4_pack_3,
      SEL => inst_cortexm0_u_logic_Viuwx4
    );
  inst_cortexm0_u_logic_Mmux_Mczwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"7535555535355555"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Azs2z4_25948,
      ADR2 => inst_cortexm0_u_logic_Ipn2z4_26642,
      ADR3 => inst_cortexm0_u_logic_Lee3z4_26662,
      ADR5 => inst_cortexm0_u_logic_Ble3z4_27768,
      ADR4 => inst_cortexm0_u_logic_Nnc3z4_26641,
      ADR1 => inst_cortexm0_u_logic_Svs2z4_26201,
      O => N1375
    );
  inst_cortexm0_u_logic_Mmux_Mczwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"0000A0005FFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => inst_cortexm0_u_logic_H2f3z4_28211,
      ADR2 => inst_cortexm0_u_logic_T8f3z4_28212,
      ADR4 => inst_cortexm0_u_logic_Kkb3z4_25923,
      ADR5 => inst_cortexm0_u_logic_Tqs2z4_26322,
      ADR3 => inst_cortexm0_u_logic_Nyvwx4_2(8),
      O => N1376
    );
  inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"FFFFF0DD00CC00CC"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_V6zwx4,
      ADR0 => inst_cortexm0_u_logic_Iazwx4,
      ADR2 => inst_cortexm0_u_logic_Ngzwx4,
      ADR3 => inst_cortexm0_u_logic_Pazwx4,
      ADR5 => inst_cortexm0_u_logic_Mczwx4,
      ADR4 => inst_cortexm0_u_logic_T5zwx4_0,
      O => inst_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4579_o1_28174
    );
  inst_cortexm0_u_logic_Pazwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"FF33CC00E2E2E2E2"
    )
    port map (
      ADR4 => N1312,
      ADR5 => inst_cortexm0_u_logic_Zxvwx4,
      ADR1 => inst_cortexm0_u_logic_Iazwx4,
      ADR0 => N1310,
      ADR2 => N1311,
      ADR3 => N1313,
      O => inst_cortexm0_u_logic_Pazwx4
    );
  inst_cortexm0_u_logic_U11wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y118",
      INIT => X"F505050535353535"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Ym93z4_26749,
      ADR0 => inst_cortexm0_u_logic_Y8q2z4_26933,
      ADR3 => inst_cortexm0_u_logic_U11wx43_27032,
      ADR4 => N957,
      ADR2 => inst_cortexm0_u_logic_Duc2z4,
      ADR5 => inst_cortexm0_u_logic_Kuc2z4,
      O => inst_cortexm0_u_logic_U11wx4
    );
  inst_cortexm0_u_logic_U11wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y118",
      INIT => X"22AA22AA020A020A"
    )
    port map (
      ADR4 => '1',
      ADR2 => inst_cortexm0_u_logic_O403z4_27111,
      ADR1 => inst_cortexm0_u_logic_Rbo2z4_26068,
      ADR5 => inst_cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1350_o,
      ADR3 => inst_cortexm0_u_logic_Ue9wx4,
      ADR0 => inst_cortexm0_u_logic_Nrvwx4,
      O => N957
    );
  inst_cortexm0_u_logic_Nrvwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y118",
      INIT => X"50505F5F03F303F3"
    )
    port map (
      ADR1 => inst_cortexm0_u_logic_Skv2z4_26215,
      ADR4 => inst_cortexm0_u_logic_Jbu2z4_25848,
      ADR0 => inst_cortexm0_u_logic_N8o2z4_26928,
      ADR3 => inst_cortexm0_u_logic_Y6o2z4_26929,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => N1205
    );
  inst_cortexm0_u_logic_Jbu2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Jbu2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Jbu2z4_IN,
      O => inst_cortexm0_u_logic_Jbu2z4_25848,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Nrvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y118",
      INIT => X"FFFFFF00FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR5 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR2 => N1204,
      ADR4 => N1205,
      O => inst_cortexm0_u_logic_Nrvwx4
    );
  inst_cortexm0_u_logic_Bf93z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bf93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bf93z4_IN,
      O => inst_cortexm0_u_logic_Bf93z4_27142,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_D9uwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y111",
      INIT => X"0505055500000055"
    )
    port map (
      ADR1 => '1',
      ADR2 => inst_cortexm0_u_logic_B173z4_27143,
      ADR0 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR3 => inst_cortexm0_u_logic_Bf93z4_27142,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR4 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_D9uwx44_27141
    );
  inst_cortexm0_u_logic_Y6o2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y118",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Y6o2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Y6o2z4_IN,
      O => inst_cortexm0_u_logic_Y6o2z4_26929,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Ipb3z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Ipb3z4_CLK,
      I => inst_cortexm0_u_logic_R1ivx4,
      O => inst_cortexm0_u_logic_Ipb3z4_27294,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_R1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y90",
      INIT => X"7777707007770000"
    )
    port map (
      ADR2 => HWDATA_4_0,
      ADR3 => inst_cortexm0_u_logic_Yz4wx4,
      ADR5 => inst_cortexm0_u_logic_D9ovx4,
      ADR4 => inst_cortexm0_u_logic_Ipb3z4_27294,
      ADR1 => inst_cortexm0_u_logic_Fsyvx4,
      ADR0 => inst_cortexm0_u_logic_Oxuvx4,
      O => inst_cortexm0_u_logic_R1ivx4
    );
  inst_cortexm0_u_logic_Pazwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y93",
      INIT => X"F3F0FFF3F3F0FFF3"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => inst_cortexm0_u_logic_Pab3z4_25920,
      ADR4 => inst_cortexm0_u_logic_Tib3z4_26120,
      ADR3 => inst_cortexm0_u_logic_Kizwx4,
      ADR2 => inst_cortexm0_u_logic_V6zwx4,
      O => N1313
    );
  inst_cortexm0_u_logic_Bus2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y93",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bus2z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bus2z4_IN,
      O => inst_cortexm0_u_logic_Bus2z4_25928,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Cq93z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y111",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Cq93z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Cq93z4_IN,
      O => inst_cortexm0_u_logic_Cq93z4_26189,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Bmb3z4_inst_cortexm0_u_logic_Bmb3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xdb3z4_25098,
      O => inst_cortexm0_u_logic_Xdb3z4_0
    );
  inst_cortexm0_u_logic_Bmb3z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Bmb3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Bmb3z4_IN,
      O => inst_cortexm0_u_logic_Bmb3z4_27297,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Bmb3z4_HWDATA_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X43Y89",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => HWDATA_6_0,
      O => inst_cortexm0_u_logic_Bmb3z4_HWDATA_6_rt_25100
    );
  inst_cortexm0_u_logic_Xdb3z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y89",
      INIT => '0'
    )
    port map (
      CE => inst_cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Xdb3z4_CLK,
      I => inst_cortexm0_u_logic_Bmb3z4_HWDATA_6_rt_25100,
      O => inst_cortexm0_u_logic_Xdb3z4_25098,
      RST => inst_cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  inst_cortexm0_u_logic_Mi23z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y112",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Mi23z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Mi23z4_IN,
      O => inst_cortexm0_u_logic_Mi23z4_27259,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Psh3z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Psh3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_Psh3z4_IN,
      O => inst_cortexm0_u_logic_Psh3z4_26177,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_P82wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y113",
      INIT => X"FFFFFFFFFF7FFFFF"
    )
    port map (
      ADR3 => inst_cortexm0_u_logic_M1j2z4_26519,
      ADR1 => inst_cortexm0_u_logic_Rni2z4_25711,
      ADR4 => inst_cortexm0_u_logic_Wzy2z4_25715,
      ADR0 => inst_cortexm0_u_logic_Psh3z4_26177,
      ADR5 => inst_cortexm0_u_logic_Fgm2z4_25686,
      ADR2 => inst_cortexm0_u_logic_Sjj2z4_25951,
      O => inst_cortexm0_u_logic_P82wx42_26923
    );
  inst_cortexm0_u_logic_Rkd3z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_Rkd3z4_CLK,
      I => inst_cortexm0_u_logic_Hvivx4,
      O => inst_cortexm0_u_logic_Rkd3z4_27200,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  inst_cortexm0_u_logic_Hvivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y116",
      INIT => X"3FBF33BB0F8F0088"
    )
    port map (
      ADR0 => inst_cortexm0_u_logic_Ufx2z4_27381,
      ADR3 => inst_cortexm0_u_logic_Pxyvx4,
      ADR1 => inst_cortexm0_u_logic_Df3wx4,
      ADR5 => inst_cortexm0_u_logic_Rkd3z4_27200,
      ADR4 => inst_cortexm0_u_logic_H3wvx4_26603,
      ADR2 => inst_cortexm0_u_logic_Jxovx4,
      O => inst_cortexm0_u_logic_Hvivx4
    );
  inst_cortexm0_u_logic_E0d3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y113",
      INIT => '1'
    )
    port map (
      CE => inst_cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_inst_cortexm0_u_logic_E0d3z4_CLK,
      I => NlwBufferSignal_inst_cortexm0_u_logic_E0d3z4_IN,
      O => inst_cortexm0_u_logic_E0d3z4_26435,
      SET => inst_cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_n16585_1_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I0cvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_N4cvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Y5cvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Facvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ewbvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oxbvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yybvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mecvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Gpbvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Asbvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ktbvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ihcvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ticvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ekcvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Plcvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Locvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Wpcvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Hrcvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ducvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zwcvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q
    );
  NlwBufferBlock_ahbmo_hsize_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE_0_0,
      O => NlwBufferSignal_ahbmo_hsize_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hsize_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE(1),
      O => NlwBufferSignal_ahbmo_hsize_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_7_0,
      O => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(8),
      O => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(0),
      O => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(3),
      O => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwrite_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWRITE,
      O => NlwBufferSignal_ahbmo_hwrite_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(5),
      O => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(20),
      O => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(9),
      O => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(13),
      O => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(11),
      O => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(10),
      O => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(12),
      O => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(31),
      O => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(16),
      O => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(17),
      O => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(29),
      O => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(28),
      O => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_htrans_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmo_htrans_1_OBUF_27612,
      O => NlwBufferSignal_ahbmo_htrans_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(26),
      O => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(27),
      O => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(21),
      O => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(24),
      O => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(18),
      O => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(19),
      O => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(25),
      O => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(23),
      O => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I
    );
  NlwBufferBlock_cm0_led_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => LED_28146,
      O => NlwBufferSignal_cm0_led_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(15),
      O => NlwBufferSignal_ahbmo_haddr_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(31),
      O => NlwBufferSignal_ahbmo_haddr_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(16),
      O => NlwBufferSignal_ahbmo_haddr_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(20),
      O => NlwBufferSignal_ahbmo_haddr_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(21),
      O => NlwBufferSignal_ahbmo_haddr_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(30),
      O => NlwBufferSignal_ahbmo_haddr_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(23),
      O => NlwBufferSignal_ahbmo_haddr_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(11),
      O => NlwBufferSignal_ahbmo_haddr_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(22),
      O => NlwBufferSignal_ahbmo_haddr_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(14),
      O => NlwBufferSignal_ahbmo_haddr_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(13),
      O => NlwBufferSignal_ahbmo_haddr_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(10),
      O => NlwBufferSignal_ahbmo_haddr_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(12),
      O => NlwBufferSignal_ahbmo_haddr_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(2),
      O => NlwBufferSignal_ahbmo_haddr_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(1),
      O => NlwBufferSignal_ahbmo_haddr_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(9),
      O => NlwBufferSignal_ahbmo_haddr_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(26),
      O => NlwBufferSignal_ahbmo_haddr_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(27),
      O => NlwBufferSignal_ahbmo_haddr_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(28),
      O => NlwBufferSignal_ahbmo_haddr_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(18),
      O => NlwBufferSignal_ahbmo_haddr_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR_0_0,
      O => NlwBufferSignal_ahbmo_haddr_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(3),
      O => NlwBufferSignal_ahbmo_haddr_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(4),
      O => NlwBufferSignal_ahbmo_haddr_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(25),
      O => NlwBufferSignal_ahbmo_haddr_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(5),
      O => NlwBufferSignal_ahbmo_haddr_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(24),
      O => NlwBufferSignal_ahbmo_haddr_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(8),
      O => NlwBufferSignal_ahbmo_haddr_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(7),
      O => NlwBufferSignal_ahbmo_haddr_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(29),
      O => NlwBufferSignal_ahbmo_haddr_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(17),
      O => NlwBufferSignal_ahbmo_haddr_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(19),
      O => NlwBufferSignal_ahbmo_haddr_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(6),
      O => NlwBufferSignal_ahbmo_haddr_6_OBUF_I
    );
  NlwBufferBlock_LED_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => LED_INV_LEDCLK,
      O => NlwBufferSignal_LED_CLK
    );
  NlwBufferBlock_LED_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => GND_12_o_HRDATA_31_equal_1_o,
      O => NlwBufferSignal_LED_IN
    );
  NlwBufferBlock_ahbmo_hbusreq_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_27615,
      O => NlwBufferSignal_ahbmo_hbusreq_OBUF_I
    );
  NlwBufferBlock_clkm_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clkm_BUFGP_BUFG_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Emi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Emi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Swy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Swy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ffj2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ffj2z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mfw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mfw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ark2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ark2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yuhvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ffj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ffj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fij2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fij2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Itw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Itw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qlw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qlw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Npk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Npk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K9z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K9z2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W7z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W7z2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C3z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C3z2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Auk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Auk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dvy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dvy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uup2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uup2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rxl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rxl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I2t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I2t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K1z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K1z2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lny2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lny2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fzl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fzl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bn53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bn53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bn53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bn53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aok2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aok2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U4z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U4z2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_It63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_It63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G9w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G9w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jky2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jky2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zcn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zcn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xuw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xuw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xly2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xly2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Oiw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Oiw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cyq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cyq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ark2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ark2z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sow2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sow2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R6v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R6v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R6v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R6v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qzw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qzw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bsy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bsy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nqy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nqy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qzq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qzq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I6z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I6z2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gqw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gqw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ckw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ckw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vaw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vaw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hyy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hyy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H133z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H133z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H133z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H133z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mww2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mww2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y7y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y7y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qcy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qcy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ahw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ahw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nsk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nsk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Viy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Viy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T9v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T9v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T9v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T9v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L8t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L8t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O5t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O5t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S4w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S4w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sgj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sgj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bby2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bby2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W4y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W4y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K6y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K6y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U2x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U2x2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y6t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y6t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zj53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zj53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zj53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zj53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ka93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ka93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ka93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ka93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Urw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Urw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pty2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pty2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wai2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wai2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lq03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lq03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lq03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lq03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H9i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H9i2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zoy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zoy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ufy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ufy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fey2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fey2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F1x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F1x2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svk2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svk2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_1_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T583z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T583z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T583z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T583z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Av13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Av13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Av13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Av13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svk2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svk2z4_2_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cmn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cmn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cmn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cmn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yaz2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_2_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yaz2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_2_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yaz2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kw63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kw63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kw63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kw63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M4j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M4j2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M4j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M4j2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M9y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M9y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F0y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F0y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jhy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jhy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ytm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ytm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ytm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ytm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Owq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Owq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cn43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cn43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cn43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cn43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Enw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Enw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qa43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qa43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qa43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qa43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R0t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R0t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R0t2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R0t2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lpv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lpv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lpv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lpv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ukt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ukt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ukt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ukt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E1r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E1r2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E1r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E1r2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ixt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ixt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ixt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ixt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qem2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qem2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G4r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G4r2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G4r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G4r2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mvm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mvm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mvm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mvm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gju2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gju2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gju2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gju2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M413z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M413z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M413z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M413z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Byw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Byw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I6w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I6w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ruj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ruj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ruj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ruj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jcw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jcw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Skm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Skm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Skm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Skm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Iwp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Iwp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vu93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vu93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vu93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vu93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rvu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rvu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rvu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rvu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5x2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J433z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J433z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J433z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J433z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gcr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gcr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gcr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gcr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ey03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ey03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ey03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ey03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hyz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hyz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hyz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hyz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I3y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I3y2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bdm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bdm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ksm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ksm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ksm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ksm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yr13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yr13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yr13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yr13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Thm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Thm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ipm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ipm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ipm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ipm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Txj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Txj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Txj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Txj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z853z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z853z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z853z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z853z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aff3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aff3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aff3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aff3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xmf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xmf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xmf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xmf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rr93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rr93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rr93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rr93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ydw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ydw2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yfn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yfn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yfn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yfn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yzi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yzi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dq73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dq73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dq73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dq73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R283z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R283z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R283z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R283z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S2r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S2r2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S2r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S2r2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wqm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wqm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wqm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wqm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ejm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ejm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ejm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ejm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H3d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I7r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I7r2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I7r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I7r2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X6m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X6m2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ajn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ajn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ajn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ajn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bk33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bk33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bk33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bk33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cc73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cc73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cc73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cc73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tjf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tjf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tjf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tjf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rr73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rr73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1d3z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_2_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1d3z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_2_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T1d3z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T1d3z4_1_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mhn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mhn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mhn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mhn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wxp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wxp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Twz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Twz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Twz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Twz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ug63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ug63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ug63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ug63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gf73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gf73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gf73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gf73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qdj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qdj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nl43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nl43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nl43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nl43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wbf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wbf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wbf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wbf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hq23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hq23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hq23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hq23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cgu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cgu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cgu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cgu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vgq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vgq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vgq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vgq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I443z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I443z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I443z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I443z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_An63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_An63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_An63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_An63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jw73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jw73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jw73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jw73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K0u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K0u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K0u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K0u2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D1p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D1p2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D1p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D1p2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G6d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G6d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gmm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gmm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gmm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gmm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wzy2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_2_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wzy2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wzy2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Herwx4_25893,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_1_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nt03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nt03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nt03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nt03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dtj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dtj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dtj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dtj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G493z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G493z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G493z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G493z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rtz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rtz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rtz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Oszvx4_25997,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rtz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vdr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vdr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vdr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vdr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ii63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ii63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ii63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ii63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5r2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5r2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fwj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fwj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fwj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fwj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Duu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Duu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Duu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Duu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fn33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fn33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fn33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fn33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yx83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yx83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yx83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yx83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J0v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J0v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J0v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J0v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ldf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ldf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ldf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ldf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Okn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Okn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Okn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Okn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bqf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bqf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bqf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bqf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gfq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gfq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gfq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gfq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kiq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kiq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kiq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kiq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fpi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fpi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fpi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fpi2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q713z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q713z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q713z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q713z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X563z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X563z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X563z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X563z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wu63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wu63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wu63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wu63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ujp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ujp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ujp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ujp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H2m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H2m2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H2m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H2m2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ek03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ek03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ek03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ek03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H3d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H3d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H3d3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yaz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yaz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fvz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fvz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fvz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fvz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kwo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kwo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kwo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kwo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zr03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zr03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zr03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zr03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_3_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_3_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_2_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_2_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ozo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ozo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ozo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ozo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hxx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hxx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Oir2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Oir2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Oir2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Oir2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ll83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ll83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ll83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ll83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pa33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pa33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pa33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pa33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uuf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uuf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uuf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uuf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ftf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ftf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ftf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ftf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yg13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yg13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yg13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yg13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zu23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zu23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zu23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zu23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V223z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V223z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V223z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V223z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hmh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hmh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hmh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hmh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M3u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M3u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M3u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M3u2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J0n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J0n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J0n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J0n2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ql13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ql13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ql13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ql13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eut2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eut2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eut2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eut2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wlz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wlz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wlz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wlz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J5m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J5m2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J5m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J5m2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wa03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wa03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wa03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wa03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fi93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fi93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fi93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fi93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jw93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jw93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F473z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F473z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F473z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F473z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ilp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ilp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ilp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ilp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Orj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Orj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Orj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Orj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S703z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S703z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S703z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S703z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pgf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pgf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pgf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pgf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sd43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sd43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zei2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zei2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S2p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S2p2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S2p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S2p2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U9u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U9u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U9u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U9u2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zgr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zgr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zgr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zgr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ilf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ilf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ilf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ilf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V233z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V233z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V233z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V233z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ec33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ec33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L763z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L763z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L763z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L763z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kf13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kf13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kf13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kf13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Knz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Knz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Knz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Knz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T0m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T0m2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T0m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T0m2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Art2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Art2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Art2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Art2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Skh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Skh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Skh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Skh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F483z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F483z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F483z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F483z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Unm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Unm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Unm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Unm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N3v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N3v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N3v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N3v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yx63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yx63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yx63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yx63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wmp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wmp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wmp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wmp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Avg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Avg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Avg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Avg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Od83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Od83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wqd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wqd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wqd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wqd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Td33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Td33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Td33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Td33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uj93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uj93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uj93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uj93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K103z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K103z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K103z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K103z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mz63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mz63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mz63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mz63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T263z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T263z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T263z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T263z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rd53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rd53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zxo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zxo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zxo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zxo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ltg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ltg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ltg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ltg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tz03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tz03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tz03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tz03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tvn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tvn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tvn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tvn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tyx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tyx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Csz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Csz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Csz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Csz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hbv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hbv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hbv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hbv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V3m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V3m2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V3m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V3m2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vg53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vg53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vg53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vg53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yb93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yb93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yb93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yb93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_To23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_To23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_To23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_To23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F8v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F8v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F8v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F8v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W893z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W893z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W893z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W893z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uo13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uo13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uo13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uo13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tel2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tel2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tel2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tel2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H783z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H783z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H783z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H783z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nen2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nen2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wd23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wd23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V883z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V883z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V883z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V883z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Djh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Djh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Djh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Djh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ec43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ec43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ec43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ec43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mof3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mof3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mof3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mof3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pap2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pap2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Df83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Df83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Df83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Df83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wrg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wrg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wrg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wrg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sa23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sa23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sa23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sa23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sjj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sjj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rni2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rni2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lw53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lw53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lw53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lw53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K423z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K423z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K423z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K423z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wzy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wzy2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Herwx4_25893,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wzy2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M1j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M1j2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dq83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dq83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dq83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dq83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Arn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Arn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Arn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Arn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wu53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wu53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wu53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wu53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bk13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bk13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bk13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bk13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jlo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jlo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jlo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jlo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ecp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ecp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ecp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ecp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hqg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hqg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hqg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hqg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ehz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ehz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ehz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ehz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nag3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nag3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nag3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nag3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Plx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Plx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eyg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eyg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eyg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eyg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Md93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Md93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Md93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Md93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R6n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R6n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R6n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R6n2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xx93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xx93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hue3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hue3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hue3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hue3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N3n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N3n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N3n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N3n2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pw03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pw03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pw03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pw03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qz33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qz33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qz33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qz33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vzz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vzz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vzz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vzz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dq53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dq53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dq53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dq53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L733z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L733z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L733z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L733z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C5n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C5n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C5n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C5n2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pbl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pbl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pbl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pbl2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X543z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X543z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X543z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X543z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M743z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M743z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M743z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M743z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nbx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nbx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cy43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cy43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cy43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cy43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kf23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kf23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kf23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kf23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Imt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Imt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Imt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Imt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pet2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pet2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qi03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qi03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qi03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qi03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cxc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cxc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cxc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cxc3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dkx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dkx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pwg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pwg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pwg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pwg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gci2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gci2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y1n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y1n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y1n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y1n2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Olg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Olg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Olg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Olg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kfr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kfr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eif3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eif3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ohv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ohv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ohv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ohv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eun2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eun2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eun2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eun2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vcv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vcv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vcv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vcv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Edl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Edl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y1u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y1u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gf43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gf43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gf43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gf43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wo03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wo03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wo03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wo03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z3k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z3k2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z3k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z3k2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V0k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V0k2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V0k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V0k2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yx73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yx73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yx73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yx73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L753z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L753z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L753z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L753z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C193z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C193z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C193z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C193z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nl53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nl53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nl53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nl53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X533z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X533z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X533z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X533z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U7w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U7w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bv03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bv03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bv03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_I30wx4_25689,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bv03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U573z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U573z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U573z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U573z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I4s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I4s2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I4s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I4s2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_To33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_To33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_To33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_To33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ug73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ug73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ug73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ug73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pdi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pdi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tki2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tki2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Djv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Djv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Djv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iv0wx4_25612,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Djv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U2s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U2s2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U2s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U2s2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mt13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mt13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mt13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mt13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F8u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F8u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F8u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F8u2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A9p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A9p2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A9p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A9p2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dng3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dng3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dng3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dng3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V1l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V1l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zjg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zjg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zjg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zjg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nz83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nz83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nz83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nz83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nz73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nz73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nz73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nz73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Igl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Igl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Igl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Igl2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qrf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qrf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qrf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qrf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eq63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eq63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eq63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eq63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xhl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xhl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xhl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xhl2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dy23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dy23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dy23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xmzvx4_25598,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dy23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y1v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y1v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y1v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y1v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gji2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gji2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fcj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fcj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y9t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y9t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pst2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pst2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pst2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pst2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O5k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O5k2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O5k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O5k2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nbm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nbm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K2k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K2k2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K2k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K2k2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uku2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uku2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uku2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uku2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tse3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tse3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W5s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W5s2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W5s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W5s2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q6u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q6u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q6u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q6u2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uyv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uyv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T253z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T253z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T253z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T253z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Na53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Na53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G0w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G0w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ikz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ikz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ikz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ikz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wyt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wyt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wyt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wyt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y6i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y6i3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y6i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y6i3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ow33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ow33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pfz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pfz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pfz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pfz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cai3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cai3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cai3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cai3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dwl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dwl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kyi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kyi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vr23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vr23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vr23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vr23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gip2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gip2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gip2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gip2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kt43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kt43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kt43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qd1wx4_25604,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kt43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cy33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cy33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qg93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qg93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qg93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qg93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ccg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ccg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ccg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ccg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kig3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kig3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kig3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kig3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V4d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V4d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xsx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xsx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jw83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jw83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jw83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jw83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ujo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ujo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ujo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ujo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nqz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nqz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nqz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nqz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aru2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aru2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aru2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aru2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sl03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sl03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sl03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sl03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vuo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vuo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vuo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vuo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Isi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Isi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Isi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Isi2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yd03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yd03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yd03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yd03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Noo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Noo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Noo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Noo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kt33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kt33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kt33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kt33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q273z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q273z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q273z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q273z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dcs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dcs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dcs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dcs2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E143z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E143z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E143z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E143z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ll73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ll73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ll73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ll73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ft73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ft73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ft73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ft73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Iua3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Iua3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ch03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ch03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ch03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ch03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Grl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Grl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Grl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Grl2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lbn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lbn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D7k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D7k2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D7k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D7k2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uu83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uu83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uu83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uu83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Po73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Po73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Spl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Spl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Spl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Spl2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ixh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ixh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ixh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ixh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fgm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fgm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B613z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B613z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B613z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B613z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jux2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jux2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K7s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K7s2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K7s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K7s2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lrx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lrx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rbi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rbi3z4_CLK
    );
  NlwBufferBlock_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd2_CLK
    );
  NlwBufferBlock_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_AHB_bridge_inst_state_machine_curState_FSM_FFd1_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rdg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rdg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rdg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rdg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Igi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Igi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Idk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Idk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cy13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cy13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cy13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J70wx4_25748,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cy13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sa13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sa13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ggk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ggk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ggk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ggk2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ht53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ht53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uu73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uu73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uu73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uu73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cgt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cgt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cgt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cgt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zkk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zkk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zkk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zkk2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gto2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gto2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gto2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gto2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ql23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ql23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ql23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ql23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cc53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cc53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cc53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cc53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bk23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bk23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bk23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bk23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yoz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yoz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yoz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yoz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rro2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rro2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rro2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rro2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N8i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N8i3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N8i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N8i3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gtp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gtp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qml2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qml2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qml2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qml2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mcz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mcz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mcz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mcz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uaj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uaj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Trq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Trq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eol2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eol2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eol2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eol2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rpe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rpe3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rpe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rpe3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Duv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Duv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Duv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Duv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cll2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cll2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cll2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cll2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wd13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wd13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wd13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wd13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X553z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X553z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X553z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X553z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kaf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kaf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gfg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gfg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gfg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gfg3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J4x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J4x2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ug43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ug43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sog3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sog3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sog3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Bh0wx4_25666,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sog3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G123z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G123z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G123z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G123z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yj43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yj43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yj43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yj43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tvh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tvh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tvh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tvh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z203z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z203z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vvx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vvx2z4_CLK
    );
  NlwBufferBlock_inst_AHB_bridge_inst_ahbmst_r_active_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_1_CLK
    );
  NlwBufferBlock_inst_AHB_bridge_inst_ahbmst_r_active_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_2_CLK
    );
  NlwBufferBlock_inst_AHB_bridge_inst_ahbmst_r_active_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_AHB_bridge_inst_ahbmst_r_active_0_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nf03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nf03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nf03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nf03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vhk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vhk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vhk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vhk2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J0l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J0l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Koj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Koj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Koj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Koj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fio2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fio2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fio2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fio2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fxu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fxu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fxu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fxu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Glj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Glj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Glj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Glj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gf53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gf53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aez2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aez2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aez2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aez2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_An73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_An73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_An73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_An73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rek2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rek2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rek2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rek2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kjk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kjk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kjk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kjk2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_She3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_She3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jpa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jpa3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zva3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zva3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C4b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C4b3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ddi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ddi3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X2j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X2j2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X2j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X2j2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gjt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gjt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gjt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gjt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xti2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xti2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xti2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xti2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bge3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bge3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xeo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xeo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G7x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G7x2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zu43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zu43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zu43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zu43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K3l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K3l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rhi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rhi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lgi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lgi3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gt93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gt93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gt93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gt93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ixn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ixn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ixn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mq0wx4_25742,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ixn2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aze3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aze3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mbt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mbt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mbt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mbt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mi13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mi13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mi13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mi13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O0o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O0o2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zu33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zu33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zu33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zu33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Omk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Omk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T243z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T243z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T243z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T243z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ymo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ymo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ymo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ymo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kt23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kt23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kt23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kt23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uei3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uei3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cc63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cc63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cc63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cc63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ll63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ll63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wj63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wj63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rd63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rd63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F2o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F2o2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_V3o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_V3o2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tiz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tiz2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tiz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tiz2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I453z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I453z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I453z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I453z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gf63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gf63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qfa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qfa3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qfa3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qfa3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fn23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fn23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fn23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fn23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hc23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hc23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hc23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hc23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A4t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A4t2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vgg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vgg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L7p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L7p2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tr63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tr63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tr63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tr63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ql33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ql33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ql33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ql33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zfv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zfv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zfv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zfv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zb83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zb83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zb83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zb83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O403z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O403z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O403z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O403z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xyh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xyh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xyh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xyh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vmj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vmj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vmj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vmj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M0i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M0i3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M0i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Xl0wx4_25609,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M0i3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fn13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fn13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fn13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fn13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J5i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J5i3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J5i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J5i3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hc13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hc13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hc13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hc13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uyu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uyu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uyu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uyu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rht2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rht2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rht2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rht2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lpt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lpt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lpt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lpt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lpu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lpu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lpu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lpu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C183z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C183z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C183z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C183z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hn03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hn03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hn03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Uhzvx4_25737,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hn03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gza3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gza3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W0b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W0b3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_K7g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_K7g3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qxa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qxa3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rsa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rsa3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nox2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nox2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aud3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aud3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aud3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aud3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zjq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zjq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M5f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M5f3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dhb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dhb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ogo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ogo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Arv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Arv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Arv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Arv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xyk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xyk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Oas2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Oas2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H903z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H903z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H903z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H903z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M2b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M2b3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_An83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_An83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_An83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_An83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sgp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sgp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cma3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cma3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cma3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cma3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z2h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z2h3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jca3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jca3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jca3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jca3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U593z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U593z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rds2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rds2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rds2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rds2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I463z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I463z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I463z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I463z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eyr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eyr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eyr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eyr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F8e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F8e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F8e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F8e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N7c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N7c3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kss2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kss2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kss2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kss2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ztc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ztc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F4c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F4c3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uic3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uic3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hzj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hzj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qz43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qz43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qz43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qz43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vve3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vve3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xyn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xyn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B9g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B9g3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zfh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zfh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rix2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rix2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jq13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jq13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jq13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jq13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hpd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hpd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hpd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hpd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kxe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kxe3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W3f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W3f3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W3f3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(8),
      O => NlwBufferSignal_inst_cortexm0_u_logic_W3f3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rd73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rd73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rd73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rd73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z7i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z7i2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R1w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R1w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fre3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fre3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fre3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fre3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aea3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aea3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B943z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B943z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B943z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B943z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tdp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tdp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cax2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cax2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tyd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tyd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tyd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tyd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tna3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tna3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tna3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(0),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tna3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ycx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ycx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Foe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Foe3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X1e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X1e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X1e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X1e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q7j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q7j2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rhu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rhu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rhu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rhu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hak2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hak2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D4a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D4a3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D4a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_inst_cortexm0_u_logic_D4a3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qji3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qji3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qji3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qji3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tvt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tvt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tvt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tvt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aqp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aqp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Aqp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Aqp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ara3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ara3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wuq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wuq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uqi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uqi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uqi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uqi2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qrp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qrp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qrp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_25805,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qrp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X9n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X9n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I0e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I0e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I0e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I0e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_P2a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_P2a3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_P2a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_25805,
      O => NlwBufferSignal_inst_cortexm0_u_logic_P2a3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ii73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ii73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hq33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hq33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hq33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hq33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C3w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C3w2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ovc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ovc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tme3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tme3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zpx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zpx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bnx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bnx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S3i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S3i3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B2i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B2i3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Otr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Otr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Otr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Otr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nfb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nfb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nfb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_7_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nfb3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ywi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ywi2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jkc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jkc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X0c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X0c3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cam2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cam2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bjd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bjd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bjd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_25805,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bjd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z8b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z8b3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T8f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T8f3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kop2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kop2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mjl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mjl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R8x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R8x2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B5u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B5u2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_If33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_If33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_If33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_If33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Poq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Poq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Poq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Poq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ffs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ffs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J6i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J6i2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lz93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lz93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S8k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S8k2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cao2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cao2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ym93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ym93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_R293z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_R293z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rym2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rym2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pvd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pvd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pvd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pvd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wbk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wbk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cps2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cps2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cps2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_25805,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cps2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B1a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B1a3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Nnc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Nnc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cvr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cvr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cvr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cvr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lqr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lqr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lqr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lqr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A933z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A933z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A933z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A933z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Szr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Szr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wor2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wor2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rvv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rvv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rvv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rvv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Efp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Efp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Umi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Umi3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Umi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Umi3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ohh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ohh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zpj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zpj2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zpj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zpj2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ro43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ro43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ro43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ro43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cqo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cqo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Joi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Joi3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Joi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Joi3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ki53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ki53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ki53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ki53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C5v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C5v2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C5v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C5v2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Skv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Skv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Skv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Skv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fli3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fli3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fli3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fli3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lsd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lsd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lsd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lsd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ble3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ble3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lee3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lee3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hnr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hnr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hnr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hnr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J7b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J7b3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J7b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J7b3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qwr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qwr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qwr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qwr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y9l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y9l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jex2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jex2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gdo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gdo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gdo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(16),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gdo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Imu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Imu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Imu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Imu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5a3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5a3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T5g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T5g3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M3e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M3e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_M3e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_M3e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H4p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H4p2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z8s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z8s2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z8s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z8s2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U9e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U9e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U9e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U9e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F9j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F9j2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F9j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F9j2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B6j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B6j2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Snd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Snd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Snd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Snd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ay53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ay53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ay53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ay53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I793z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I793z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ibe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ibe3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gmd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gmd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wce3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wce3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rz13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rz13z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rz13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rz13z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Adt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Adt2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Adt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Adt2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kc03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kc03z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kc03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kc03z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sz23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sz23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sz23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sz23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H8l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H8l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H8l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_25805,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H8l2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G8n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G8n2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G8n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_inst_cortexm0_u_logic_G8n2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q6l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q6l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z4l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z4l2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z4l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z4l2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gha3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gha3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gha3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gha3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Oar2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Oar2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_H2f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_H2f3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dks2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dks2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dks2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dks2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mis2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mis2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vgs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vgs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vgs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vgs2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pab3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pab3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pab3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pab3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tib3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tib3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Slr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Slr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B5e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B5e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B5e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B5e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E153z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E153z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E153z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E153z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jwf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jwf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fhx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fhx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ebh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ebh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ebh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ebh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z523z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z523z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z523z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z523z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_P9h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_P9h3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_P9h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_P9h3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E913z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E913z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E913z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E913z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Arh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Arh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Neu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Neu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Neu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Neu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rr83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rr83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rr83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rr83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y8q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y8q2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xg33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xg33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I1h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I1h3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D4g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D4g3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hub3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hub3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qfc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qfc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bec3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bec3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pxb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pxb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_C9a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_C9a3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L7a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L7a3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L7a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(12),
      O => NlwBufferSignal_inst_cortexm0_u_logic_L7a3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Taa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Taa3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Exd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Exd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Exd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Exd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vfd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vfd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vfd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vfd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fed3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fed3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lul2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lul2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ipn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ipn2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rdq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rdq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rdq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rdq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Asr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Asr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Asr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Asr2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wj83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wj83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wj83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wj83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qyc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qyc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Qyc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Qyc3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_W5p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_W5p2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Naq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Naq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yg23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yg23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Yg23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Yg23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lph3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lph3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lph3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lph3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z863z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z863z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z863z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Zz1wx4_25778,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z863z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O2g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O2g3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O2g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O2g3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wnu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wnu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dkr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dkr2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D603z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D603z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D603z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D603z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pz53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pz53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pz53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pz53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q6e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q6e3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q6e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Aj1wx4_25634,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q6e3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X213z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X213z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_X213z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_X213z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Llq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Llq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gxk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gxk2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_No93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_No93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_No93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_No93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sg83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sg83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sg83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sg83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tch3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tch3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tch3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tch3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hmv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hmv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hmv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hmv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ycu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ycu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ycu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ycu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z0g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z0g3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Z0g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Z0g3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E163z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E163z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E163z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E163z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Euh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Euh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Euh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Euh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Na73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Na73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Na73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Na73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eqq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eqq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Eqq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Eqq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D923z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D923z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_D923z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_D923z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kkb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kkb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kkb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_7_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kkb3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gcb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gcb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gcb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gcb3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jxs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jxs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Azs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Azs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Azs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Cztvx4_25805,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Azs2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lns2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lns2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lns2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lns2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zad3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zad3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Zad3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_7_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Zad3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S5b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S5b3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_S5b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_S5b3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mi33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mi33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mi33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mi33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kzf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kzf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kzf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kzf3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vac3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vac3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vr43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vr43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vr43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vr43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ji43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ji43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ji43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ji43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ieh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ieh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mka3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mka3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mka3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(5),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mka3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lhd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lhd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Lhd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Lhd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T7d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_T7d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_T7d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_inst_cortexm0_u_logic_T7d3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B1q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B1q2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B1q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B1q2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q2q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q2q2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Q2q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Q2q2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I113z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I113z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_I113z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_I113z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vr33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vr33z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vr33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vr33z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_G1s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_G1s2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J7q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J7q2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gq43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gq43z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Gq43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Gq43z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ylc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ylc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wj73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wj73z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wj73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wj73z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fxv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fxv2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fxv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fxv2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tzg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tzg3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rbo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rbo2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rbo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rbo2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ft83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ft83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ft83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ft83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uls2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uls2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Uls2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Uls2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Svs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_V4ovx4,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Svs2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B173z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B173z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_B173z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_B173z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ka83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ka83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ka83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ka83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ufx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ufx2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Anq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Anq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Anq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Anq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mcc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mcc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mzp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mzp2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mzp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mzp2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F4q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F4q2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_F4q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_F4q2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Axm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Axm2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Axm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Axm2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tqs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tqs2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tqs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tqs2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O723z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O723z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_O723z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_O723z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J773z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J773z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J773z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J773z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jsc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jsc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Tqc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Tqc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N8o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N8o2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_N8o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_N8o2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_L8m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_L8m2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wia3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wia3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Wia3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(3),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Wia3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pcd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pcd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Pcd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Pcd3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J9d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J9d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y873z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y873z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y873z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y873z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Fhc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Fhc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J5o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J5o2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_J5o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_J5o2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Usl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Usl2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kev2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kev2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Kev2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Kev2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A8h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A8h3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_A8h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_A8h3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Vxf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Vxf3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ccq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ccq2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ccq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ccq2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hi83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hi83z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Hi83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Hi83z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sr53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sr53z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Sr53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Sr53z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Dpc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Dpc3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jl93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jl93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jl93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jl93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5q2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_U5q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_M41wx4_25662,
      O => NlwBufferSignal_inst_cortexm0_u_logic_U5q2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Na63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Na63z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Na63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Na63z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jbu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jbu2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Jbu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Jbu2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bf93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bf93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bf93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Mc0wx4_25675,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bf93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y6o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y6o2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Y6o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Qz0wx4_25681,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Y6o2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Ipb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Ipb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bus2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bus2z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bus2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bus2z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cq93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cq93z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Cq93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_B91wx4_25938,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Cq93z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bmb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bmb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Bmb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_7_0,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Bmb3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Xdb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Xdb3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mi23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mi23z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Mi23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Mi23z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psh3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Psh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Psh3z4_IN
    );
  NlwBufferBlock_inst_cortexm0_u_logic_Rkd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_Rkd3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E0d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E0d3z4_CLK
    );
  NlwBufferBlock_inst_cortexm0_u_logic_E0d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => inst_cortexm0_u_logic_Q52wx4_25672,
      O => NlwBufferSignal_inst_cortexm0_u_logic_E0d3z4_IN
    );
  NlwBlock_cm0_wrapper_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_cm0_wrapper_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

