Source Block: oh/xilibs/hdl/fifo_async_104x16.v@43:53@HdlStmAssign
   wire [AW-1:0]   wr_addr;

   reg 		   valid;
   
   
   assign wr_vec[DW/8-1:0] = {(DW/8){wr_en}};


   //Valid data at output
   always @ (posedge rd_clk or posedge rd_rst)
     if(rd_rst)

Diff Content:
- 48    assign wr_vec[DW/8-1:0] = {(DW/8){wr_en}};

Clone Blocks:
