.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD_SPIM_UDB_IntClock */
.set LCD_SPIM_UDB_IntClock__DIVIDER_MASK, 0x0000FFFF
.set LCD_SPIM_UDB_IntClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set LCD_SPIM_UDB_IntClock__ENABLE_MASK, 0x80000000
.set LCD_SPIM_UDB_IntClock__MASK, 0x80000000
.set LCD_SPIM_UDB_IntClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* LCD_SPIM_UDB_BSPIM */
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set LCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set LCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK, 0x10
.set LCD_SPIM_UDB_BSPIM_RxStsReg__4__POS, 4
.set LCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK, 0x20
.set LCD_SPIM_UDB_BSPIM_RxStsReg__5__POS, 5
.set LCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK, 0x40
.set LCD_SPIM_UDB_BSPIM_RxStsReg__6__POS, 6
.set LCD_SPIM_UDB_BSPIM_RxStsReg__MASK, 0x70
.set LCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set LCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_00
.set LCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK, 0x01
.set LCD_SPIM_UDB_BSPIM_TxStsReg__0__POS, 0
.set LCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set LCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set LCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK, 0x02
.set LCD_SPIM_UDB_BSPIM_TxStsReg__1__POS, 1
.set LCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK, 0x04
.set LCD_SPIM_UDB_BSPIM_TxStsReg__2__POS, 2
.set LCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK, 0x08
.set LCD_SPIM_UDB_BSPIM_TxStsReg__3__POS, 3
.set LCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK, 0x10
.set LCD_SPIM_UDB_BSPIM_TxStsReg__4__POS, 4
.set LCD_SPIM_UDB_BSPIM_TxStsReg__MASK, 0x1F
.set LCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_02
.set LCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set LCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG, CYREG_UDB_W8_A0_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG, CYREG_UDB_W8_A1_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG, CYREG_UDB_W8_D0_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG, CYREG_UDB_W8_D1_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG, CYREG_UDB_W8_F0_03
.set LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG, CYREG_UDB_W8_F1_03

/* P0_7_SWITCH */
.set P0_7_SWITCH__0__DM__MASK, 0xE00000
.set P0_7_SWITCH__0__DM__SHIFT, 21
.set P0_7_SWITCH__0__DR, CYREG_PRT0_DR
.set P0_7_SWITCH__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_7_SWITCH__0__HSIOM_MASK, 0xF0000000
.set P0_7_SWITCH__0__HSIOM_SHIFT, 28
.set P0_7_SWITCH__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_7_SWITCH__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_7_SWITCH__0__MASK, 0x80
.set P0_7_SWITCH__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_7_SWITCH__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_7_SWITCH__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_7_SWITCH__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_7_SWITCH__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_7_SWITCH__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_7_SWITCH__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_7_SWITCH__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_7_SWITCH__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_7_SWITCH__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_7_SWITCH__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_7_SWITCH__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_7_SWITCH__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_7_SWITCH__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_7_SWITCH__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_7_SWITCH__0__PC, CYREG_PRT0_PC
.set P0_7_SWITCH__0__PC2, CYREG_PRT0_PC2
.set P0_7_SWITCH__0__PORT, 0
.set P0_7_SWITCH__0__PS, CYREG_PRT0_PS
.set P0_7_SWITCH__0__SHIFT, 7
.set P0_7_SWITCH__DR, CYREG_PRT0_DR
.set P0_7_SWITCH__INTCFG, CYREG_PRT0_INTCFG
.set P0_7_SWITCH__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_7_SWITCH__MASK, 0x80
.set P0_7_SWITCH__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_7_SWITCH__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_7_SWITCH__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_7_SWITCH__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_7_SWITCH__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_7_SWITCH__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_7_SWITCH__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_7_SWITCH__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_7_SWITCH__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_7_SWITCH__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_7_SWITCH__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_7_SWITCH__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_7_SWITCH__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_7_SWITCH__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_7_SWITCH__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_7_SWITCH__PC, CYREG_PRT0_PC
.set P0_7_SWITCH__PC2, CYREG_PRT0_PC2
.set P0_7_SWITCH__PORT, 0
.set P0_7_SWITCH__PS, CYREG_PRT0_PS
.set P0_7_SWITCH__SHIFT, 7

/* LCD_Reset */
.set LCD_Reset__0__DM__MASK, 0x1C0000
.set LCD_Reset__0__DM__SHIFT, 18
.set LCD_Reset__0__DR, CYREG_PRT2_DR
.set LCD_Reset__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_Reset__0__HSIOM_MASK, 0x0F000000
.set LCD_Reset__0__HSIOM_SHIFT, 24
.set LCD_Reset__0__INTCFG, CYREG_PRT2_INTCFG
.set LCD_Reset__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_Reset__0__MASK, 0x40
.set LCD_Reset__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Reset__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Reset__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Reset__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Reset__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Reset__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Reset__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Reset__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Reset__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Reset__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Reset__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Reset__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Reset__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Reset__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Reset__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Reset__0__PC, CYREG_PRT2_PC
.set LCD_Reset__0__PC2, CYREG_PRT2_PC2
.set LCD_Reset__0__PORT, 2
.set LCD_Reset__0__PS, CYREG_PRT2_PS
.set LCD_Reset__0__SHIFT, 6
.set LCD_Reset__DR, CYREG_PRT2_DR
.set LCD_Reset__INTCFG, CYREG_PRT2_INTCFG
.set LCD_Reset__INTSTAT, CYREG_PRT2_INTSTAT
.set LCD_Reset__MASK, 0x40
.set LCD_Reset__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_Reset__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_Reset__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_Reset__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_Reset__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_Reset__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_Reset__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_Reset__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_Reset__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_Reset__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_Reset__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_Reset__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_Reset__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_Reset__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_Reset__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_Reset__PC, CYREG_PRT2_PC
.set LCD_Reset__PC2, CYREG_PRT2_PC2
.set LCD_Reset__PORT, 2
.set LCD_Reset__PS, CYREG_PRT2_PS
.set LCD_Reset__SHIFT, 6

/* D10_P3_4 */
.set D10_P3_4__0__DM__MASK, 0x7000
.set D10_P3_4__0__DM__SHIFT, 12
.set D10_P3_4__0__DR, CYREG_PRT3_DR
.set D10_P3_4__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set D10_P3_4__0__HSIOM_MASK, 0x000F0000
.set D10_P3_4__0__HSIOM_SHIFT, 16
.set D10_P3_4__0__INTCFG, CYREG_PRT3_INTCFG
.set D10_P3_4__0__INTSTAT, CYREG_PRT3_INTSTAT
.set D10_P3_4__0__MASK, 0x10
.set D10_P3_4__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D10_P3_4__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D10_P3_4__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D10_P3_4__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D10_P3_4__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D10_P3_4__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D10_P3_4__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D10_P3_4__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D10_P3_4__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D10_P3_4__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D10_P3_4__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D10_P3_4__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D10_P3_4__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D10_P3_4__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D10_P3_4__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D10_P3_4__0__PC, CYREG_PRT3_PC
.set D10_P3_4__0__PC2, CYREG_PRT3_PC2
.set D10_P3_4__0__PORT, 3
.set D10_P3_4__0__PS, CYREG_PRT3_PS
.set D10_P3_4__0__SHIFT, 4
.set D10_P3_4__DR, CYREG_PRT3_DR
.set D10_P3_4__INTCFG, CYREG_PRT3_INTCFG
.set D10_P3_4__INTSTAT, CYREG_PRT3_INTSTAT
.set D10_P3_4__MASK, 0x10
.set D10_P3_4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D10_P3_4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D10_P3_4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D10_P3_4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D10_P3_4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D10_P3_4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D10_P3_4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D10_P3_4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D10_P3_4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D10_P3_4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D10_P3_4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D10_P3_4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D10_P3_4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D10_P3_4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D10_P3_4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D10_P3_4__PC, CYREG_PRT3_PC
.set D10_P3_4__PC2, CYREG_PRT3_PC2
.set D10_P3_4__PORT, 3
.set D10_P3_4__PS, CYREG_PRT3_PS
.set D10_P3_4__SHIFT, 4

/* LCD_MOSI */
.set LCD_MOSI__0__DM__MASK, 0x07
.set LCD_MOSI__0__DM__SHIFT, 0
.set LCD_MOSI__0__DR, CYREG_PRT3_DR
.set LCD_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_MOSI__0__HSIOM_MASK, 0x0000000F
.set LCD_MOSI__0__HSIOM_SHIFT, 0
.set LCD_MOSI__0__INTCFG, CYREG_PRT3_INTCFG
.set LCD_MOSI__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_MOSI__0__MASK, 0x01
.set LCD_MOSI__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LCD_MOSI__0__OUT_SEL_SHIFT, 0
.set LCD_MOSI__0__OUT_SEL_VAL, 1
.set LCD_MOSI__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_MOSI__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_MOSI__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_MOSI__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_MOSI__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_MOSI__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_MOSI__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_MOSI__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_MOSI__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_MOSI__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_MOSI__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_MOSI__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_MOSI__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_MOSI__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_MOSI__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_MOSI__0__PC, CYREG_PRT3_PC
.set LCD_MOSI__0__PC2, CYREG_PRT3_PC2
.set LCD_MOSI__0__PORT, 3
.set LCD_MOSI__0__PS, CYREG_PRT3_PS
.set LCD_MOSI__0__SHIFT, 0
.set LCD_MOSI__DR, CYREG_PRT3_DR
.set LCD_MOSI__INTCFG, CYREG_PRT3_INTCFG
.set LCD_MOSI__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_MOSI__MASK, 0x01
.set LCD_MOSI__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_MOSI__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_MOSI__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_MOSI__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_MOSI__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_MOSI__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_MOSI__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_MOSI__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_MOSI__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_MOSI__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_MOSI__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_MOSI__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_MOSI__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_MOSI__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_MOSI__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_MOSI__PC, CYREG_PRT3_PC
.set LCD_MOSI__PC2, CYREG_PRT3_PC2
.set LCD_MOSI__PORT, 3
.set LCD_MOSI__PS, CYREG_PRT3_PS
.set LCD_MOSI__SHIFT, 0

/* LCD_SCLK */
.set LCD_SCLK__0__DM__MASK, 0x1C0000
.set LCD_SCLK__0__DM__SHIFT, 18
.set LCD_SCLK__0__DR, CYREG_PRT0_DR
.set LCD_SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_SCLK__0__HSIOM_MASK, 0x0F000000
.set LCD_SCLK__0__HSIOM_SHIFT, 24
.set LCD_SCLK__0__INTCFG, CYREG_PRT0_INTCFG
.set LCD_SCLK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_SCLK__0__MASK, 0x40
.set LCD_SCLK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LCD_SCLK__0__OUT_SEL_SHIFT, 12
.set LCD_SCLK__0__OUT_SEL_VAL, 2
.set LCD_SCLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_SCLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_SCLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_SCLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_SCLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_SCLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_SCLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_SCLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_SCLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_SCLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_SCLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_SCLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_SCLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_SCLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_SCLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_SCLK__0__PC, CYREG_PRT0_PC
.set LCD_SCLK__0__PC2, CYREG_PRT0_PC2
.set LCD_SCLK__0__PORT, 0
.set LCD_SCLK__0__PS, CYREG_PRT0_PS
.set LCD_SCLK__0__SHIFT, 6
.set LCD_SCLK__DR, CYREG_PRT0_DR
.set LCD_SCLK__INTCFG, CYREG_PRT0_INTCFG
.set LCD_SCLK__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_SCLK__MASK, 0x40
.set LCD_SCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_SCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_SCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_SCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_SCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_SCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_SCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_SCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_SCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_SCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_SCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_SCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_SCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_SCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_SCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_SCLK__PC, CYREG_PRT0_PC
.set LCD_SCLK__PC2, CYREG_PRT0_PC2
.set LCD_SCLK__PORT, 0
.set LCD_SCLK__PS, CYREG_PRT0_PS
.set LCD_SCLK__SHIFT, 6

/* LCD_SS */
.set LCD_SS__0__DM__MASK, 0x1C0000
.set LCD_SS__0__DM__SHIFT, 18
.set LCD_SS__0__DR, CYREG_PRT3_DR
.set LCD_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_SS__0__HSIOM_MASK, 0x0F000000
.set LCD_SS__0__HSIOM_SHIFT, 24
.set LCD_SS__0__INTCFG, CYREG_PRT3_INTCFG
.set LCD_SS__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_SS__0__MASK, 0x40
.set LCD_SS__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LCD_SS__0__OUT_SEL_SHIFT, 12
.set LCD_SS__0__OUT_SEL_VAL, 2
.set LCD_SS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_SS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_SS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_SS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_SS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_SS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_SS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_SS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_SS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_SS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_SS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_SS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_SS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_SS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_SS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_SS__0__PC, CYREG_PRT3_PC
.set LCD_SS__0__PC2, CYREG_PRT3_PC2
.set LCD_SS__0__PORT, 3
.set LCD_SS__0__PS, CYREG_PRT3_PS
.set LCD_SS__0__SHIFT, 6
.set LCD_SS__DR, CYREG_PRT3_DR
.set LCD_SS__INTCFG, CYREG_PRT3_INTCFG
.set LCD_SS__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_SS__MASK, 0x40
.set LCD_SS__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_SS__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_SS__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_SS__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_SS__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_SS__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_SS__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_SS__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_SS__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_SS__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_SS__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_SS__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_SS__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_SS__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_SS__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_SS__PC, CYREG_PRT3_PC
.set LCD_SS__PC2, CYREG_PRT3_PC2
.set LCD_SS__PORT, 3
.set LCD_SS__PS, CYREG_PRT3_PS
.set LCD_SS__SHIFT, 6

/* D3 */
.set D3__0__DM__MASK, 0xE00000
.set D3__0__DM__SHIFT, 21
.set D3__0__DR, CYREG_PRT3_DR
.set D3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set D3__0__HSIOM_MASK, 0xF0000000
.set D3__0__HSIOM_SHIFT, 28
.set D3__0__INTCFG, CYREG_PRT3_INTCFG
.set D3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set D3__0__MASK, 0x80
.set D3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D3__0__PC, CYREG_PRT3_PC
.set D3__0__PC2, CYREG_PRT3_PC2
.set D3__0__PORT, 3
.set D3__0__PS, CYREG_PRT3_PS
.set D3__0__SHIFT, 7
.set D3__DR, CYREG_PRT3_DR
.set D3__INTCFG, CYREG_PRT3_INTCFG
.set D3__INTSTAT, CYREG_PRT3_INTSTAT
.set D3__MASK, 0x80
.set D3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D3__PC, CYREG_PRT3_PC
.set D3__PC2, CYREG_PRT3_PC2
.set D3__PORT, 3
.set D3__PS, CYREG_PRT3_PS
.set D3__SHIFT, 7

/* D4 */
.set D4__0__DM__MASK, 0x07
.set D4__0__DM__SHIFT, 0
.set D4__0__DR, CYREG_PRT0_DR
.set D4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D4__0__HSIOM_MASK, 0x0000000F
.set D4__0__HSIOM_SHIFT, 0
.set D4__0__INTCFG, CYREG_PRT0_INTCFG
.set D4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set D4__0__MASK, 0x01
.set D4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D4__0__PC, CYREG_PRT0_PC
.set D4__0__PC2, CYREG_PRT0_PC2
.set D4__0__PORT, 0
.set D4__0__PS, CYREG_PRT0_PS
.set D4__0__SHIFT, 0
.set D4__DR, CYREG_PRT0_DR
.set D4__INTCFG, CYREG_PRT0_INTCFG
.set D4__INTSTAT, CYREG_PRT0_INTSTAT
.set D4__MASK, 0x01
.set D4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D4__PC, CYREG_PRT0_PC
.set D4__PC2, CYREG_PRT0_PC2
.set D4__PORT, 0
.set D4__PS, CYREG_PRT0_PS
.set D4__SHIFT, 0

/* D5 */
.set D5__0__DM__MASK, 0x38000
.set D5__0__DM__SHIFT, 15
.set D5__0__DR, CYREG_PRT3_DR
.set D5__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set D5__0__HSIOM_MASK, 0x00F00000
.set D5__0__HSIOM_SHIFT, 20
.set D5__0__INTCFG, CYREG_PRT3_INTCFG
.set D5__0__INTSTAT, CYREG_PRT3_INTSTAT
.set D5__0__MASK, 0x20
.set D5__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D5__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D5__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D5__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D5__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D5__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D5__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D5__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D5__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D5__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D5__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D5__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D5__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D5__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D5__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D5__0__PC, CYREG_PRT3_PC
.set D5__0__PC2, CYREG_PRT3_PC2
.set D5__0__PORT, 3
.set D5__0__PS, CYREG_PRT3_PS
.set D5__0__SHIFT, 5
.set D5__DR, CYREG_PRT3_DR
.set D5__INTCFG, CYREG_PRT3_INTCFG
.set D5__INTSTAT, CYREG_PRT3_INTSTAT
.set D5__MASK, 0x20
.set D5__PA__CFG0, CYREG_UDB_PA3_CFG0
.set D5__PA__CFG1, CYREG_UDB_PA3_CFG1
.set D5__PA__CFG10, CYREG_UDB_PA3_CFG10
.set D5__PA__CFG11, CYREG_UDB_PA3_CFG11
.set D5__PA__CFG12, CYREG_UDB_PA3_CFG12
.set D5__PA__CFG13, CYREG_UDB_PA3_CFG13
.set D5__PA__CFG14, CYREG_UDB_PA3_CFG14
.set D5__PA__CFG2, CYREG_UDB_PA3_CFG2
.set D5__PA__CFG3, CYREG_UDB_PA3_CFG3
.set D5__PA__CFG4, CYREG_UDB_PA3_CFG4
.set D5__PA__CFG5, CYREG_UDB_PA3_CFG5
.set D5__PA__CFG6, CYREG_UDB_PA3_CFG6
.set D5__PA__CFG7, CYREG_UDB_PA3_CFG7
.set D5__PA__CFG8, CYREG_UDB_PA3_CFG8
.set D5__PA__CFG9, CYREG_UDB_PA3_CFG9
.set D5__PC, CYREG_PRT3_PC
.set D5__PC2, CYREG_PRT3_PC2
.set D5__PORT, 3
.set D5__PS, CYREG_PRT3_PS
.set D5__SHIFT, 5

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
