{
  "files.associations": {
    "*.sv": "systemverilog",
    "queue": "cpp",
    "stack": "cpp"
  }
}
