{"position": "Digital Designer", "company": "Intel Corporation", "profiles": ["Experience Digital Designer Intel Corporation 2013  \u2013 Present (2 years) Digital Designer Intel Corporation 2013  \u2013 Present (2 years) Digital Designer Intel Corporation 2013  \u2013 Present (2 years) ", "Experience Senior Digital Designer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Leixlip, Ireland Software Engineer Intel Corporation November 2011  \u2013  August 2014  (2 years 10 months) Barcelona, Spain Senior Digital Designer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Leixlip, Ireland Senior Digital Designer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Leixlip, Ireland Software Engineer Intel Corporation November 2011  \u2013  August 2014  (2 years 10 months) Barcelona, Spain Software Engineer Intel Corporation November 2011  \u2013  August 2014  (2 years 10 months) Barcelona, Spain Languages English Full professional proficiency Spanish Full professional proficiency Serbian Native or bilingual proficiency German Elementary proficiency Croatian Native or bilingual proficiency English Full professional proficiency Spanish Full professional proficiency Serbian Native or bilingual proficiency German Elementary proficiency Croatian Native or bilingual proficiency English Full professional proficiency Spanish Full professional proficiency Serbian Native or bilingual proficiency German Elementary proficiency Croatian Native or bilingual proficiency Full professional proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Native or bilingual proficiency Skills Embedded Systems C++ Compilers Performance Analysis Python Linux Programming Skills  Embedded Systems C++ Compilers Performance Analysis Python Linux Programming Embedded Systems C++ Compilers Performance Analysis Python Linux Programming Embedded Systems C++ Compilers Performance Analysis Python Linux Programming Education Universit\u00e0 della Svizzera italiana (USI) Master of Science (M.Sc.),  Embedded system design 2009  \u2013 2011 University of Belgrade, School of Electrical Engineering Bachelor of Science (B.Sc.),  Signal processing and system control 2005  \u2013 2009 Universit\u00e0 della Svizzera italiana (USI) Master of Science (M.Sc.),  Embedded system design 2009  \u2013 2011 Universit\u00e0 della Svizzera italiana (USI) Master of Science (M.Sc.),  Embedded system design 2009  \u2013 2011 Universit\u00e0 della Svizzera italiana (USI) Master of Science (M.Sc.),  Embedded system design 2009  \u2013 2011 University of Belgrade, School of Electrical Engineering Bachelor of Science (B.Sc.),  Signal processing and system control 2005  \u2013 2009 University of Belgrade, School of Electrical Engineering Bachelor of Science (B.Sc.),  Signal processing and system control 2005  \u2013 2009 University of Belgrade, School of Electrical Engineering Bachelor of Science (B.Sc.),  Signal processing and system control 2005  \u2013 2009 Honors & Awards ", "Summary Hardware Design Engineer in Video Broadcast & Telecommunication industry \n \nDesign Video Broadcast over IP product, with JPEG2000. Very large scale FPGA design. High speed serial interface. 10GbE, 3G/HD/SD-SDI. \n \nDesign core hardware products of Nortel CS1000 Communication System. \n \nSpecialties: High speed digital design, \nLarge scale FPGA design \nEmbedded Firmware design in C Summary Hardware Design Engineer in Video Broadcast & Telecommunication industry \n \nDesign Video Broadcast over IP product, with JPEG2000. Very large scale FPGA design. High speed serial interface. 10GbE, 3G/HD/SD-SDI. \n \nDesign core hardware products of Nortel CS1000 Communication System. \n \nSpecialties: High speed digital design, \nLarge scale FPGA design \nEmbedded Firmware design in C Hardware Design Engineer in Video Broadcast & Telecommunication industry \n \nDesign Video Broadcast over IP product, with JPEG2000. Very large scale FPGA design. High speed serial interface. 10GbE, 3G/HD/SD-SDI. \n \nDesign core hardware products of Nortel CS1000 Communication System. \n \nSpecialties: High speed digital design, \nLarge scale FPGA design \nEmbedded Firmware design in C Hardware Design Engineer in Video Broadcast & Telecommunication industry \n \nDesign Video Broadcast over IP product, with JPEG2000. Very large scale FPGA design. High speed serial interface. 10GbE, 3G/HD/SD-SDI. \n \nDesign core hardware products of Nortel CS1000 Communication System. \n \nSpecialties: High speed digital design, \nLarge scale FPGA design \nEmbedded Firmware design in C Experience Senior Digital Designer Intel Corporation May 2015  \u2013 Present (4 months) Folsom, California Video encoding/decoding engine design Senior Hardware Engineer Harris Corporation March 2011  \u2013  April 2015  (4 years 2 months) Senior Hardware Engineer at Harris Broadcast Communications Division. Broadcast Video over IP \n \n3G/HD/SD-SDI, Video Over IP, JPEG2000, MPEG-2 Transport Stream, SMPTE2022, Xilinx Kintex-7, DDR3, 1/10GbE, SFP/SFP+, Hardware Design Engineer Avaya November 2009  \u2013  March 2011  (1 year 5 months) Hardware Design Engineer in Telecommunication industry \nhigh-speed digital designs, embedded system designs \nLarge scale FPGA/CPLD designs in Verilog/VHDL \ndigital and analog, signal integrity, EMI/EMC, thermal solutions Hardware Engineer Nortel Networks November 1999  \u2013  November 2009  (10 years 1 month) Ontario, Canada Meridian-1 PBX hardware design \nCS1000 VoIP Hardware Design Senior Digital Designer Intel Corporation May 2015  \u2013 Present (4 months) Folsom, California Video encoding/decoding engine design Senior Digital Designer Intel Corporation May 2015  \u2013 Present (4 months) Folsom, California Video encoding/decoding engine design Senior Hardware Engineer Harris Corporation March 2011  \u2013  April 2015  (4 years 2 months) Senior Hardware Engineer at Harris Broadcast Communications Division. Broadcast Video over IP \n \n3G/HD/SD-SDI, Video Over IP, JPEG2000, MPEG-2 Transport Stream, SMPTE2022, Xilinx Kintex-7, DDR3, 1/10GbE, SFP/SFP+, Senior Hardware Engineer Harris Corporation March 2011  \u2013  April 2015  (4 years 2 months) Senior Hardware Engineer at Harris Broadcast Communications Division. Broadcast Video over IP \n \n3G/HD/SD-SDI, Video Over IP, JPEG2000, MPEG-2 Transport Stream, SMPTE2022, Xilinx Kintex-7, DDR3, 1/10GbE, SFP/SFP+, Hardware Design Engineer Avaya November 2009  \u2013  March 2011  (1 year 5 months) Hardware Design Engineer in Telecommunication industry \nhigh-speed digital designs, embedded system designs \nLarge scale FPGA/CPLD designs in Verilog/VHDL \ndigital and analog, signal integrity, EMI/EMC, thermal solutions Hardware Design Engineer Avaya November 2009  \u2013  March 2011  (1 year 5 months) Hardware Design Engineer in Telecommunication industry \nhigh-speed digital designs, embedded system designs \nLarge scale FPGA/CPLD designs in Verilog/VHDL \ndigital and analog, signal integrity, EMI/EMC, thermal solutions Hardware Engineer Nortel Networks November 1999  \u2013  November 2009  (10 years 1 month) Ontario, Canada Meridian-1 PBX hardware design \nCS1000 VoIP Hardware Design Hardware Engineer Nortel Networks November 1999  \u2013  November 2009  (10 years 1 month) Ontario, Canada Meridian-1 PBX hardware design \nCS1000 VoIP Hardware Design Languages English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Signal Integrity Firmware FPGA C VHDL Embedded Systems Verilog Xilinx Microcontrollers Assembly PCB design Altera Hardware Design Microprocessors RTL design ModelSim Hardware Embedded C Eclipse Hardware Architecture Ethernet C++ ClearCase Embedded Software Wireless VoIP Telecommunications Linux TCP/IP IP Perl See 16+ \u00a0 \u00a0 See less Skills  Signal Integrity Firmware FPGA C VHDL Embedded Systems Verilog Xilinx Microcontrollers Assembly PCB design Altera Hardware Design Microprocessors RTL design ModelSim Hardware Embedded C Eclipse Hardware Architecture Ethernet C++ ClearCase Embedded Software Wireless VoIP Telecommunications Linux TCP/IP IP Perl See 16+ \u00a0 \u00a0 See less Signal Integrity Firmware FPGA C VHDL Embedded Systems Verilog Xilinx Microcontrollers Assembly PCB design Altera Hardware Design Microprocessors RTL design ModelSim Hardware Embedded C Eclipse Hardware Architecture Ethernet C++ ClearCase Embedded Software Wireless VoIP Telecommunications Linux TCP/IP IP Perl See 16+ \u00a0 \u00a0 See less Signal Integrity Firmware FPGA C VHDL Embedded Systems Verilog Xilinx Microcontrollers Assembly PCB design Altera Hardware Design Microprocessors RTL design ModelSim Hardware Embedded C Eclipse Hardware Architecture Ethernet C++ ClearCase Embedded Software Wireless VoIP Telecommunications Linux TCP/IP IP Perl See 16+ \u00a0 \u00a0 See less Education McGill University Master of Engineering,  Electrical Engineering 1996  \u2013 1999 Zhejiang University Bachelor's degree 1989  \u2013 1993 McGill University Master of Engineering,  Electrical Engineering 1996  \u2013 1999 McGill University Master of Engineering,  Electrical Engineering 1996  \u2013 1999 McGill University Master of Engineering,  Electrical Engineering 1996  \u2013 1999 Zhejiang University Bachelor's degree 1989  \u2013 1993 Zhejiang University Bachelor's degree 1989  \u2013 1993 Zhejiang University Bachelor's degree 1989  \u2013 1993 ", "Summary RTL design and validation \n- three-phase induction Motor Control \n- Powertrain \n- Digital PLL (2 PATENTS) \n- GPS/GALILEO \n- Non Volatility Memory \n \nSpecializzazioni: VHDL, Verilog, MATLAB \nweb page: sites.google.com/site/magicdesignbymosvaldella/home Summary RTL design and validation \n- three-phase induction Motor Control \n- Powertrain \n- Digital PLL (2 PATENTS) \n- GPS/GALILEO \n- Non Volatility Memory \n \nSpecializzazioni: VHDL, Verilog, MATLAB \nweb page: sites.google.com/site/magicdesignbymosvaldella/home RTL design and validation \n- three-phase induction Motor Control \n- Powertrain \n- Digital PLL (2 PATENTS) \n- GPS/GALILEO \n- Non Volatility Memory \n \nSpecializzazioni: VHDL, Verilog, MATLAB \nweb page: sites.google.com/site/magicdesignbymosvaldella/home RTL design and validation \n- three-phase induction Motor Control \n- Powertrain \n- Digital PLL (2 PATENTS) \n- GPS/GALILEO \n- Non Volatility Memory \n \nSpecializzazioni: VHDL, Verilog, MATLAB \nweb page: sites.google.com/site/magicdesignbymosvaldella/home Experience freelance magicDesign January 2011  \u2013 Present (4 years 8 months) ****** Get rid you of Analog Designer! ************** \nNew high performance Digital Controlled Oscillator, fully synthesizable! \nNew digital Phase Detector, fully synthesizable! \nVisit my web page: sites.google.com/site/magicdesignbymosvaldella/home \n \nA new all Digital Clock Generator is coming! \nThe main features are: \n- Very low lock time \n- High range of reference frequency (KHz-MHz) \n- High range of generated frequency(100KHz-100MHz) \n- High frequency resolution \n- reliable, small  \n \nTo get the complete spec, please contact me! \nemail: mauro.osv@gmail.com \nweb page: sites.google.com/site/magicdesignbymosvaldella/home Digital Design STMicroelectronics October 2012  \u2013  April 2013  (7 months) Castelletto, Milan Design and validation of digital processor block for GPS/Galileo/Glonass/Compass application. Digital Designer Intel Corporation January 2012  \u2013  March 2012  (3 months) Munich Area, Germany As consultant, added resource on validation of mixed analog/digital PLL modules. Consultant STMicroelectronics July 2008  \u2013  February 2009  (8 months) - Updating of the Digital Signal Processor for Global Positioning System (GPS) to Glonass system \n- Simulink(MATLAB) modeling of part of the Global Positioning System. Senior Designer STMicroelectronics in Agrate MILAN March 1993  \u2013  January 2008  (14 years 11 months) - Design of complex digital blocks (Intellectual Properties) by using RTL description languages \n(VHDL) for integration in chip based on ARM,ST10 family processor for automotive and car- \nmultimedia applications. \n- Release of IP specs after discussion with customer and application people. \n- Validation of the IP functionality, preliminary synthesis and ATPG. \n- Support to chip assembling. \n- Main IP designed: \nTri-phase induction motor controller \nInjection and ignition controller for car engine \nSerial and Parallel Controller Interfaces (HDLC,SPI) \nAll digital Phase Lock Loop (2 patents deposited) \nPowerful Digital Signal Processor for Global Positioning System (GPS and Galileo) \n \nSix months experience in Freescale Semiconductor in Austin (TX) as STM employee to design part \nof digital controller of an embedded non-volatile memory (FLASH) for PowerPC based \napplications in automotive area by using Verilog language Senior Digital Designer Freescale Semiconductor January 2007  \u2013  July 2007  (7 months) Sent to Austin (Texas) by STM to work in a Freescale team for develop together a new Flash memory for automotive applications. \nGood experience! Consultant T.M.M January 1991  \u2013  January 1992  (1 year 1 month) - Development of firmware for PC Card in C language (Data acquisition Board for Plant control and \nprimitive function for communication System based on HDLC protocol). freelance magicDesign January 2011  \u2013 Present (4 years 8 months) ****** Get rid you of Analog Designer! ************** \nNew high performance Digital Controlled Oscillator, fully synthesizable! \nNew digital Phase Detector, fully synthesizable! \nVisit my web page: sites.google.com/site/magicdesignbymosvaldella/home \n \nA new all Digital Clock Generator is coming! \nThe main features are: \n- Very low lock time \n- High range of reference frequency (KHz-MHz) \n- High range of generated frequency(100KHz-100MHz) \n- High frequency resolution \n- reliable, small  \n \nTo get the complete spec, please contact me! \nemail: mauro.osv@gmail.com \nweb page: sites.google.com/site/magicdesignbymosvaldella/home freelance magicDesign January 2011  \u2013 Present (4 years 8 months) ****** Get rid you of Analog Designer! ************** \nNew high performance Digital Controlled Oscillator, fully synthesizable! \nNew digital Phase Detector, fully synthesizable! \nVisit my web page: sites.google.com/site/magicdesignbymosvaldella/home \n \nA new all Digital Clock Generator is coming! \nThe main features are: \n- Very low lock time \n- High range of reference frequency (KHz-MHz) \n- High range of generated frequency(100KHz-100MHz) \n- High frequency resolution \n- reliable, small  \n \nTo get the complete spec, please contact me! \nemail: mauro.osv@gmail.com \nweb page: sites.google.com/site/magicdesignbymosvaldella/home Digital Design STMicroelectronics October 2012  \u2013  April 2013  (7 months) Castelletto, Milan Design and validation of digital processor block for GPS/Galileo/Glonass/Compass application. Digital Design STMicroelectronics October 2012  \u2013  April 2013  (7 months) Castelletto, Milan Design and validation of digital processor block for GPS/Galileo/Glonass/Compass application. Digital Designer Intel Corporation January 2012  \u2013  March 2012  (3 months) Munich Area, Germany As consultant, added resource on validation of mixed analog/digital PLL modules. Digital Designer Intel Corporation January 2012  \u2013  March 2012  (3 months) Munich Area, Germany As consultant, added resource on validation of mixed analog/digital PLL modules. Consultant STMicroelectronics July 2008  \u2013  February 2009  (8 months) - Updating of the Digital Signal Processor for Global Positioning System (GPS) to Glonass system \n- Simulink(MATLAB) modeling of part of the Global Positioning System. Consultant STMicroelectronics July 2008  \u2013  February 2009  (8 months) - Updating of the Digital Signal Processor for Global Positioning System (GPS) to Glonass system \n- Simulink(MATLAB) modeling of part of the Global Positioning System. Senior Designer STMicroelectronics in Agrate MILAN March 1993  \u2013  January 2008  (14 years 11 months) - Design of complex digital blocks (Intellectual Properties) by using RTL description languages \n(VHDL) for integration in chip based on ARM,ST10 family processor for automotive and car- \nmultimedia applications. \n- Release of IP specs after discussion with customer and application people. \n- Validation of the IP functionality, preliminary synthesis and ATPG. \n- Support to chip assembling. \n- Main IP designed: \nTri-phase induction motor controller \nInjection and ignition controller for car engine \nSerial and Parallel Controller Interfaces (HDLC,SPI) \nAll digital Phase Lock Loop (2 patents deposited) \nPowerful Digital Signal Processor for Global Positioning System (GPS and Galileo) \n \nSix months experience in Freescale Semiconductor in Austin (TX) as STM employee to design part \nof digital controller of an embedded non-volatile memory (FLASH) for PowerPC based \napplications in automotive area by using Verilog language Senior Designer STMicroelectronics in Agrate MILAN March 1993  \u2013  January 2008  (14 years 11 months) - Design of complex digital blocks (Intellectual Properties) by using RTL description languages \n(VHDL) for integration in chip based on ARM,ST10 family processor for automotive and car- \nmultimedia applications. \n- Release of IP specs after discussion with customer and application people. \n- Validation of the IP functionality, preliminary synthesis and ATPG. \n- Support to chip assembling. \n- Main IP designed: \nTri-phase induction motor controller \nInjection and ignition controller for car engine \nSerial and Parallel Controller Interfaces (HDLC,SPI) \nAll digital Phase Lock Loop (2 patents deposited) \nPowerful Digital Signal Processor for Global Positioning System (GPS and Galileo) \n \nSix months experience in Freescale Semiconductor in Austin (TX) as STM employee to design part \nof digital controller of an embedded non-volatile memory (FLASH) for PowerPC based \napplications in automotive area by using Verilog language Senior Digital Designer Freescale Semiconductor January 2007  \u2013  July 2007  (7 months) Sent to Austin (Texas) by STM to work in a Freescale team for develop together a new Flash memory for automotive applications. \nGood experience! Senior Digital Designer Freescale Semiconductor January 2007  \u2013  July 2007  (7 months) Sent to Austin (Texas) by STM to work in a Freescale team for develop together a new Flash memory for automotive applications. \nGood experience! Consultant T.M.M January 1991  \u2013  January 1992  (1 year 1 month) - Development of firmware for PC Card in C language (Data acquisition Board for Plant control and \nprimitive function for communication System based on HDLC protocol). Consultant T.M.M January 1991  \u2013  January 1992  (1 year 1 month) - Development of firmware for PC Card in C language (Data acquisition Board for Plant control and \nprimitive function for communication System based on HDLC protocol). Skills Verilog VHDL Firmware Integrated Circuit... RTL design C Electronics C++ Orcad PSpice Skills  Verilog VHDL Firmware Integrated Circuit... RTL design C Electronics C++ Orcad PSpice Verilog VHDL Firmware Integrated Circuit... RTL design C Electronics C++ Orcad PSpice Verilog VHDL Firmware Integrated Circuit... RTL design C Electronics C++ Orcad PSpice Education Universit\u00e0 di Pisa Graduate,  Electronic Engineer 1983  \u2013 1990 Dissertation:\"Electrical characterization of the damage due to the Dry Etching attach on diode Shottky junctions\" Universit\u00e0 di Pisa ingegneria,  elettronica 1983  \u2013 1990 Universit\u00e0 di Pisa Graduate,  Electronic Engineer 1983  \u2013 1990 Dissertation:\"Electrical characterization of the damage due to the Dry Etching attach on diode Shottky junctions\" Universit\u00e0 di Pisa Graduate,  Electronic Engineer 1983  \u2013 1990 Dissertation:\"Electrical characterization of the damage due to the Dry Etching attach on diode Shottky junctions\" Universit\u00e0 di Pisa Graduate,  Electronic Engineer 1983  \u2013 1990 Dissertation:\"Electrical characterization of the damage due to the Dry Etching attach on diode Shottky junctions\" Universit\u00e0 di Pisa ingegneria,  elettronica 1983  \u2013 1990 Universit\u00e0 di Pisa ingegneria,  elettronica 1983  \u2013 1990 Universit\u00e0 di Pisa ingegneria,  elettronica 1983  \u2013 1990 ", "Experience SOC Digital Designer Intel Corporation 2013  \u2013  2014  (1 year) M.S. Student Northwestern University September 2010  \u2013  December 2012  (2 years 4 months) SOC Digital Designer Intel Corporation 2013  \u2013  2014  (1 year) SOC Digital Designer Intel Corporation 2013  \u2013  2014  (1 year) M.S. Student Northwestern University September 2010  \u2013  December 2012  (2 years 4 months) M.S. Student Northwestern University September 2010  \u2013  December 2012  (2 years 4 months) Education Zhejiang University 2006  \u2013 2010 CEFLS Northwestern University Northwestern University Zhejiang University 2006  \u2013 2010 Zhejiang University 2006  \u2013 2010 Zhejiang University 2006  \u2013 2010 CEFLS CEFLS CEFLS Northwestern University Northwestern University Northwestern University Northwestern University Northwestern University Northwestern University ", "Experience Digital Designer Intel Corporation September 2011  \u2013 Present (4 years) France sophia Antipolis Digital Designer Digital Designer ST Microelectronics February 2011  \u2013  September 2011  (8 months) ip microcontroller Digital Designer Texas Instruments November 2003  \u2013  April 2009  (5 years 6 months) Digital Designer Intel Corporation September 2011  \u2013 Present (4 years) France sophia Antipolis Digital Designer Digital Designer Intel Corporation September 2011  \u2013 Present (4 years) France sophia Antipolis Digital Designer Digital Designer ST Microelectronics February 2011  \u2013  September 2011  (8 months) ip microcontroller Digital Designer ST Microelectronics February 2011  \u2013  September 2011  (8 months) ip microcontroller Digital Designer Texas Instruments November 2003  \u2013  April 2009  (5 years 6 months) Digital Designer Texas Instruments November 2003  \u2013  April 2009  (5 years 6 months) Skills SoC ASIC Integrated Circuit... IP Mixed Signal RTL design Power Management Microcontrollers IC CMOS DFT RTL Design Skills  SoC ASIC Integrated Circuit... IP Mixed Signal RTL design Power Management Microcontrollers IC CMOS DFT RTL Design SoC ASIC Integrated Circuit... IP Mixed Signal RTL design Power Management Microcontrollers IC CMOS DFT RTL Design SoC ASIC Integrated Circuit... IP Mixed Signal RTL design Power Management Microcontrollers IC CMOS DFT RTL Design Education Napier University Master,  Microelectronique Napier University Master,  Microelectronique Napier University Master,  Microelectronique Napier University Master,  Microelectronique "]}