/*
** ###################################################################
**     Processors:          MIMX94_cm33
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MIMX94_cm33
**
**     Copyright 2025 NXP
**     All rights reserved.
**
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**
** ###################################################################
*/

/*!
 * @file MIMX94_cm33.h
 * @version 0.0
 * @date 0-00-00
 * @brief CMSIS Peripheral Access Layer for MIMX94_cm33
 *
 * CMSIS Peripheral Access Layer for MIMX94_cm33
 */

/* Prevention from multiple including the same memory map */
#if !defined(MIMX94_H_)  /* Check if memory map has not been already included */
#define MIMX94_H_

/* ----------------------------------------------------------------------------
   -- IP Header Files
   ---------------------------------------------------------------------------- */

/* IP Header Files List */
#include "MIMX94_BBNSM.h"

#include "MIMX94_BLK_CTRL_S_AONMIX.h"
#include "MIMX94_BLK_CTRL_DDRMIX.h"
#include "MIMX94_CCM.h"

#include "MIMX94_DDRC.h"

#include "MIMX94_LPUART.h"

#include "MIMX94_MU.h"

#include "MIMX94_PLL.h"

#include "MIMX94_SRC_GEN.h"
#include "MIMX94_SRC_MEM.h"
#include "MIMX94_SRC_XSPR.h"
#include "MIMX94_SYS_CTR_COMPARE.h"
#include "MIMX94_SYS_CTR_CONTROL.h"
#include "MIMX94_SYS_CTR_READ.h"

#endif  /* #if !defined(MIMX94_H_) */
