The following files were generated for 'icon1' in directory
F:\Saleh\Saleh_Files\FPGA\Boards\02_AINGF V2\01_VerilogPRJ\CamCTRLR_SRAM_CENTER_V2\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * icon1.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * icon1/example_design/example_icon1.ucf
   * icon1/example_design/example_icon1.v
   * icon1/example_design/icon1_bb_lib.v
   * icon1/implement/chipscope_vio.xco
   * icon1/implement/coregen.cgp
   * icon1/implement/example_icon1.prj
   * icon1/implement/example_icon1.xst
   * icon1/implement/ise_implement.bat
   * icon1/implement/ise_implement.sh
   * icon1/implement/pa_ise_implement.tcl
   * icon1/read_me.txt
   * icon1.constraints/icon1.ucf
   * icon1.constraints/icon1.xdc
   * icon1.ngc
   * icon1.ucf
   * icon1.v
   * icon1.veo
   * icon1.xdc
   * icon1_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * icon1.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * icon1.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * icon1.gise
   * icon1.xise

Deliver Readme:
   Readme file for the IP.

   * icon1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * icon1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

