# vsim -do "view objects; add wave *; run -all;" -onfinish stop -wlf control_unit_tb.wlf work.control_unit_tb 
# Start time: 14:05:14 on Mar 10,2021
# Loading sv_std.std
# Loading work.control_unit_tb
# Loading work.cpu_types_pkg
# Loading work.control_unit_if
# ** Fatal: (vsim-3904) SystemVerilog Program Blocks are not supported in Modelsim PE.
#    Time: 0 ns  Iteration: 0  Instance: /control_unit_tb File: testbench/control_unit_tb.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 14:05:14 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
