{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 19:33:33 2020 " "Info: Processing started: Thu Feb 27 19:33:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[3\] " "Info: Assuming node \"LDDR\[3\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[1\] " "Info: Assuming node \"LDDR\[1\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[2\] " "Info: Assuming node \"LDDR\[2\]\" is an undefined clock" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LDDR\[3\] register 74374:inst3\|16 register 74374:inst3\|16 262.33 MHz 3.812 ns Internal " "Info: Clock \"LDDR\[3\]\" has Internal fmax of 262.33 MHz between source register \"74374:inst3\|16\" and destination register \"74374:inst3\|16\" (period= 3.812 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.551 ns + Longest register register " "Info: + Longest register to register delay is 3.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|16 1 REG LC_X24_Y11_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; REG Node = '74374:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.114 ns) 0.640 ns 74374:inst3\|43~1 2 COMB LC_X24_Y11_N8 1 " "Info: 2: + IC(0.526 ns) + CELL(0.114 ns) = 0.640 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = '74374:inst3\|43~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { 74374:inst3|16 74374:inst3|43~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.114 ns) 1.965 ns 74374:inst3\|43~2 3 COMB LC_X24_Y10_N0 3 " "Info: 3: + IC(1.211 ns) + CELL(0.114 ns) = 1.965 ns; Loc. = LC_X24_Y10_N0; Fanout = 3; COMB Node = '74374:inst3\|43~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { 74374:inst3|43~1 74374:inst3|43~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.309 ns) 3.551 ns 74374:inst3\|16 4 REG LC_X24_Y11_N3 1 " "Info: 4: + IC(1.277 ns) + CELL(0.309 ns) = 3.551 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; REG Node = '74374:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { 74374:inst3|43~2 74374:inst3|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 15.12 % ) " "Info: Total cell delay = 0.537 ns ( 15.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.014 ns ( 84.88 % ) " "Info: Total interconnect delay = 3.014 ns ( 84.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { 74374:inst3|16 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.551 ns" { 74374:inst3|16 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|16 {} } { 0.000ns 0.526ns 1.211ns 1.277ns } { 0.000ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[3\] destination 7.908 ns + Shortest register " "Info: + Shortest clock path from clock \"LDDR\[3\]\" to destination register is 7.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LDDR\[3\] 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'LDDR\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[3] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.114 ns) 2.773 ns inst13 2 COMB LC_X23_Y7_N2 8 " "Info: 2: + IC(1.190 ns) + CELL(0.114 ns) = 2.773 ns; Loc. = LC_X23_Y7_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { LDDR[3] inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.424 ns) + CELL(0.711 ns) 7.908 ns 74374:inst3\|16 3 REG LC_X24_Y11_N3 1 " "Info: 3: + IC(4.424 ns) + CELL(0.711 ns) = 7.908 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; REG Node = '74374:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { inst13 74374:inst3|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 29.01 % ) " "Info: Total cell delay = 2.294 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.614 ns ( 70.99 % ) " "Info: Total interconnect delay = 5.614 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { LDDR[3] inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.190ns 4.424ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[3\] source 7.908 ns - Longest register " "Info: - Longest clock path from clock \"LDDR\[3\]\" to source register is 7.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LDDR\[3\] 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'LDDR\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[3] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.114 ns) 2.773 ns inst13 2 COMB LC_X23_Y7_N2 8 " "Info: 2: + IC(1.190 ns) + CELL(0.114 ns) = 2.773 ns; Loc. = LC_X23_Y7_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { LDDR[3] inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.424 ns) + CELL(0.711 ns) 7.908 ns 74374:inst3\|16 3 REG LC_X24_Y11_N3 1 " "Info: 3: + IC(4.424 ns) + CELL(0.711 ns) = 7.908 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; REG Node = '74374:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { inst13 74374:inst3|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 29.01 % ) " "Info: Total cell delay = 2.294 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.614 ns ( 70.99 % ) " "Info: Total interconnect delay = 5.614 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { LDDR[3] inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.190ns 4.424ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { LDDR[3] inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.190ns 4.424ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { 74374:inst3|16 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.551 ns" { 74374:inst3|16 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|16 {} } { 0.000ns 0.526ns 1.211ns 1.277ns } { 0.000ns 0.114ns 0.114ns 0.309ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { LDDR[3] inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { LDDR[3] {} LDDR[3]~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.190ns 4.424ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74374:inst3\|16 register 74374:inst2\|16 189.61 MHz 5.274 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 189.61 MHz between source register \"74374:inst3\|16\" and destination register \"74374:inst2\|16\" (period= 5.274 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns + Longest register register " "Info: + Longest register to register delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|16 1 REG LC_X24_Y11_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; REG Node = '74374:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.114 ns) 0.640 ns 74374:inst3\|43~1 2 COMB LC_X24_Y11_N8 1 " "Info: 2: + IC(0.526 ns) + CELL(0.114 ns) = 0.640 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = '74374:inst3\|43~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { 74374:inst3|16 74374:inst3|43~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.114 ns) 1.965 ns 74374:inst3\|43~2 3 COMB LC_X24_Y10_N0 3 " "Info: 3: + IC(1.211 ns) + CELL(0.114 ns) = 1.965 ns; Loc. = LC_X24_Y10_N0; Fanout = 3; COMB Node = '74374:inst3\|43~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { 74374:inst3|43~1 74374:inst3|43~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.114 ns) 3.356 ns 74374:inst3\|43~3 4 COMB LC_X24_Y11_N3 2 " "Info: 4: + IC(1.277 ns) + CELL(0.114 ns) = 3.356 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = '74374:inst3\|43~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { 74374:inst3|43~2 74374:inst3|43~3 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.115 ns) 4.692 ns 74374:inst2\|16 5 REG LC_X24_Y10_N0 1 " "Info: 5: + IC(1.221 ns) + CELL(0.115 ns) = 4.692 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.457 ns ( 9.74 % ) " "Info: Total cell delay = 0.457 ns ( 9.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 90.26 % ) " "Info: Total interconnect delay = 4.235 ns ( 90.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { 74374:inst3|16 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { 74374:inst3|16 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst2|16 {} } { 0.000ns 0.526ns 1.211ns 1.277ns 1.221ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.321 ns - Smallest " "Info: - Smallest clock skew is -0.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.046 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.114 ns) 2.924 ns inst12 2 COMB LC_X23_Y7_N5 8 " "Info: 2: + IC(1.341 ns) + CELL(0.114 ns) = 2.924 ns; Loc. = LC_X23_Y7_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLK inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.411 ns) + CELL(0.711 ns) 8.046 ns 74374:inst2\|16 3 REG LC_X24_Y10_N0 1 " "Info: 3: + IC(4.411 ns) + CELL(0.711 ns) = 8.046 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { inst12 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.51 % ) " "Info: Total cell delay = 2.294 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 71.49 % ) " "Info: Total interconnect delay = 5.752 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { CLK inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { CLK {} CLK~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.341ns 4.411ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.367 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.442 ns) 3.232 ns inst13 2 COMB LC_X23_Y7_N2 8 " "Info: 2: + IC(1.321 ns) + CELL(0.442 ns) = 3.232 ns; Loc. = LC_X23_Y7_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { CLK inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.424 ns) + CELL(0.711 ns) 8.367 ns 74374:inst3\|16 3 REG LC_X24_Y11_N3 1 " "Info: 3: + IC(4.424 ns) + CELL(0.711 ns) = 8.367 ns; Loc. = LC_X24_Y11_N3; Fanout = 1; REG Node = '74374:inst3\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { inst13 74374:inst3|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 31.34 % ) " "Info: Total cell delay = 2.622 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.745 ns ( 68.66 % ) " "Info: Total interconnect delay = 5.745 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { CLK inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { CLK {} CLK~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.341ns 4.411ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { 74374:inst3|16 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { 74374:inst3|16 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst2|16 {} } { 0.000ns 0.526ns 1.211ns 1.277ns 1.221ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { CLK inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { CLK {} CLK~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.341ns 4.411ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|16 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LDDR\[1\] register 74374:inst1\|16 register 74374:inst1\|16 238.38 MHz 4.195 ns Internal " "Info: Clock \"LDDR\[1\]\" has Internal fmax of 238.38 MHz between source register \"74374:inst1\|16\" and destination register \"74374:inst1\|16\" (period= 4.195 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.934 ns + Longest register register " "Info: + Longest register to register delay is 3.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst1\|16 1 REG LC_X24_Y11_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns 74374:inst3\|43~1 2 COMB LC_X24_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = '74374:inst3\|43~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 74374:inst1|16 74374:inst3|43~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.114 ns) 1.703 ns 74374:inst3\|43~2 3 COMB LC_X24_Y10_N0 3 " "Info: 3: + IC(1.211 ns) + CELL(0.114 ns) = 1.703 ns; Loc. = LC_X24_Y10_N0; Fanout = 3; COMB Node = '74374:inst3\|43~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { 74374:inst3|43~1 74374:inst3|43~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.114 ns) 3.094 ns 74374:inst3\|43~3 4 COMB LC_X24_Y11_N3 2 " "Info: 4: + IC(1.277 ns) + CELL(0.114 ns) = 3.094 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = '74374:inst3\|43~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { 74374:inst3|43~2 74374:inst3|43~3 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.115 ns) 3.934 ns 74374:inst1\|16 5 REG LC_X24_Y11_N8 1 " "Info: 5: + IC(0.725 ns) + CELL(0.115 ns) = 3.934 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { 74374:inst3|43~3 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.721 ns ( 18.33 % ) " "Info: Total cell delay = 0.721 ns ( 18.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.213 ns ( 81.67 % ) " "Info: Total interconnect delay = 3.213 ns ( 81.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { 74374:inst1|16 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|43~3 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { 74374:inst1|16 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 1.211ns 1.277ns 0.725ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[1\] destination 8.634 ns + Shortest register " "Info: + Shortest clock path from clock \"LDDR\[1\]\" to destination register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[1\] 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'LDDR\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.292 ns) 3.506 ns inst11 2 COMB LC_X23_Y7_N4 8 " "Info: 2: + IC(1.739 ns) + CELL(0.292 ns) = 3.506 ns; Loc. = LC_X23_Y7_N4; Fanout = 8; COMB Node = 'inst11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { LDDR[1] inst11 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.417 ns) + CELL(0.711 ns) 8.634 ns 74374:inst1\|16 3 REG LC_X24_Y11_N8 1 " "Info: 3: + IC(4.417 ns) + CELL(0.711 ns) = 8.634 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { inst11 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 28.70 % ) " "Info: Total cell delay = 2.478 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.156 ns ( 71.30 % ) " "Info: Total interconnect delay = 6.156 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { LDDR[1] inst11 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 1.739ns 4.417ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[1\] source 8.634 ns - Longest register " "Info: - Longest clock path from clock \"LDDR\[1\]\" to source register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[1\] 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'LDDR\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[1] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.292 ns) 3.506 ns inst11 2 COMB LC_X23_Y7_N4 8 " "Info: 2: + IC(1.739 ns) + CELL(0.292 ns) = 3.506 ns; Loc. = LC_X23_Y7_N4; Fanout = 8; COMB Node = 'inst11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { LDDR[1] inst11 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 168 232 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.417 ns) + CELL(0.711 ns) 8.634 ns 74374:inst1\|16 3 REG LC_X24_Y11_N8 1 " "Info: 3: + IC(4.417 ns) + CELL(0.711 ns) = 8.634 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { inst11 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 28.70 % ) " "Info: Total cell delay = 2.478 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.156 ns ( 71.30 % ) " "Info: Total interconnect delay = 6.156 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { LDDR[1] inst11 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 1.739ns 4.417ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { LDDR[1] inst11 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 1.739ns 4.417ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { 74374:inst1|16 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|43~3 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { 74374:inst1|16 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 1.211ns 1.277ns 0.725ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { LDDR[1] inst11 74374:inst1|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { LDDR[1] {} LDDR[1]~out0 {} inst11 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 1.739ns 4.417ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "LDDR\[2\] register register 74374:inst2\|16 74374:inst2\|16 275.03 MHz Internal " "Info: Clock \"LDDR\[2\]\" Internal fmax is restricted to 275.03 MHz between source register \"74374:inst2\|16\" and destination register \"74374:inst2\|16\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.105 ns + Longest register register " "Info: + Longest register to register delay is 3.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst2\|16 1 REG LC_X24_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns 74374:inst3\|43~2 2 COMB LC_X24_Y10_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X24_Y10_N0; Fanout = 3; COMB Node = '74374:inst3\|43~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 74374:inst2|16 74374:inst3|43~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.114 ns) 1.769 ns 74374:inst3\|43~3 3 COMB LC_X24_Y11_N3 2 " "Info: 3: + IC(1.277 ns) + CELL(0.114 ns) = 1.769 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = '74374:inst3\|43~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { 74374:inst3|43~2 74374:inst3|43~3 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.115 ns) 3.105 ns 74374:inst2\|16 4 REG LC_X24_Y10_N0 1 " "Info: 4: + IC(1.221 ns) + CELL(0.115 ns) = 3.105 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 19.55 % ) " "Info: Total cell delay = 0.607 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 80.45 % ) " "Info: Total interconnect delay = 2.498 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { 74374:inst2|16 74374:inst3|43~2 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.105 ns" { 74374:inst2|16 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.277ns 1.221ns } { 0.000ns 0.378ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] destination 8.900 ns + Shortest register " "Info: + Shortest clock path from clock \"LDDR\[2\]\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[2\] 1 CLK PIN_120 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_120; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.292 ns) 3.778 ns inst12 2 COMB LC_X23_Y7_N5 8 " "Info: 2: + IC(2.011 ns) + CELL(0.292 ns) = 3.778 ns; Loc. = LC_X23_Y7_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { LDDR[2] inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.411 ns) + CELL(0.711 ns) 8.900 ns 74374:inst2\|16 3 REG LC_X24_Y10_N0 1 " "Info: 3: + IC(4.411 ns) + CELL(0.711 ns) = 8.900 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { inst12 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 27.84 % ) " "Info: Total cell delay = 2.478 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.422 ns ( 72.16 % ) " "Info: Total interconnect delay = 6.422 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { LDDR[2] inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 2.011ns 4.411ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] source 8.900 ns - Longest register " "Info: - Longest clock path from clock \"LDDR\[2\]\" to source register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDDR\[2\] 1 CLK PIN_120 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_120; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 80 80 248 96 "LDDR\[3..1\]" "" } { 72 248 336 88 "LDDR\[3..1\]" "" } { 400 88 168 416 "LDDR\[1\]" "" } { 400 312 400 416 "LDDR\[2\]" "" } { 408 560 648 424 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.292 ns) 3.778 ns inst12 2 COMB LC_X23_Y7_N5 8 " "Info: 2: + IC(2.011 ns) + CELL(0.292 ns) = 3.778 ns; Loc. = LC_X23_Y7_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { LDDR[2] inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.411 ns) + CELL(0.711 ns) 8.900 ns 74374:inst2\|16 3 REG LC_X24_Y10_N0 1 " "Info: 3: + IC(4.411 ns) + CELL(0.711 ns) = 8.900 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { inst12 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 27.84 % ) " "Info: Total cell delay = 2.478 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.422 ns ( 72.16 % ) " "Info: Total interconnect delay = 6.422 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { LDDR[2] inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 2.011ns 4.411ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { LDDR[2] inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 2.011ns 4.411ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { 74374:inst2|16 74374:inst3|43~2 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.105 ns" { 74374:inst2|16 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.277ns 1.221ns } { 0.000ns 0.378ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { LDDR[2] inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { LDDR[2] {} LDDR[2]~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 2.011ns 4.411ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "" { 74374:inst2|16 {} } {  } {  } "" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst2\|16 R3_bus CLK 5.022 ns register " "Info: tsu for register \"74374:inst2\|16\" (data pin = \"R3_bus\", clock pin = \"CLK\") is 5.022 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.031 ns + Longest pin register " "Info: + Longest pin to register delay is 13.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns R3_bus 1 PIN PIN_70 9 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_70; Fanout = 9; PIN Node = 'R3_bus'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3_bus } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 64 80 248 80 "R3_bus" "" } { 56 248 336 72 "R3_bus" "" } { 304 672 752 320 "R3_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.062 ns) + CELL(0.442 ns) 8.979 ns 74374:inst3\|43~1 2 COMB LC_X24_Y11_N8 1 " "Info: 2: + IC(7.062 ns) + CELL(0.442 ns) = 8.979 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = '74374:inst3\|43~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.504 ns" { R3_bus 74374:inst3|43~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.114 ns) 10.304 ns 74374:inst3\|43~2 3 COMB LC_X24_Y10_N0 3 " "Info: 3: + IC(1.211 ns) + CELL(0.114 ns) = 10.304 ns; Loc. = LC_X24_Y10_N0; Fanout = 3; COMB Node = '74374:inst3\|43~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { 74374:inst3|43~1 74374:inst3|43~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.114 ns) 11.695 ns 74374:inst3\|43~3 4 COMB LC_X24_Y11_N3 2 " "Info: 4: + IC(1.277 ns) + CELL(0.114 ns) = 11.695 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = '74374:inst3\|43~3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { 74374:inst3|43~2 74374:inst3|43~3 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.115 ns) 13.031 ns 74374:inst2\|16 5 REG LC_X24_Y10_N0 1 " "Info: 5: + IC(1.221 ns) + CELL(0.115 ns) = 13.031 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.260 ns ( 17.34 % ) " "Info: Total cell delay = 2.260 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.771 ns ( 82.66 % ) " "Info: Total interconnect delay = 10.771 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "13.031 ns" { R3_bus 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "13.031 ns" { R3_bus {} R3_bus~out0 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 7.062ns 1.211ns 1.277ns 1.221ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.046 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 8.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.114 ns) 2.924 ns inst12 2 COMB LC_X23_Y7_N5 8 " "Info: 2: + IC(1.341 ns) + CELL(0.114 ns) = 2.924 ns; Loc. = LC_X23_Y7_N5; Fanout = 8; COMB Node = 'inst12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLK inst12 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 400 400 464 448 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.411 ns) + CELL(0.711 ns) 8.046 ns 74374:inst2\|16 3 REG LC_X24_Y10_N0 1 " "Info: 3: + IC(4.411 ns) + CELL(0.711 ns) = 8.046 ns; Loc. = LC_X24_Y10_N0; Fanout = 1; REG Node = '74374:inst2\|16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { inst12 74374:inst2|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.51 % ) " "Info: Total cell delay = 2.294 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 71.49 % ) " "Info: Total interconnect delay = 5.752 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { CLK inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { CLK {} CLK~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.341ns 4.411ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "13.031 ns" { R3_bus 74374:inst3|43~1 74374:inst3|43~2 74374:inst3|43~3 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "13.031 ns" { R3_bus {} R3_bus~out0 {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} 74374:inst3|43~3 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 7.062ns 1.211ns 1.277ns 1.221ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { CLK inst12 74374:inst2|16 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { CLK {} CLK~out0 {} inst12 {} 74374:inst2|16 {} } { 0.000ns 0.000ns 1.341ns 4.411ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK L\[5\] 74374:inst3\|15 17.011 ns register " "Info: tco from clock \"CLK\" to destination pin \"L\[5\]\" through register \"74374:inst3\|15\" is 17.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.367 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.442 ns) 3.232 ns inst13 2 COMB LC_X23_Y7_N2 8 " "Info: 2: + IC(1.321 ns) + CELL(0.442 ns) = 3.232 ns; Loc. = LC_X23_Y7_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { CLK inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.424 ns) + CELL(0.711 ns) 8.367 ns 74374:inst3\|15 3 REG LC_X24_Y11_N1 1 " "Info: 3: + IC(4.424 ns) + CELL(0.711 ns) = 8.367 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = '74374:inst3\|15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { inst13 74374:inst3|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 31.34 % ) " "Info: Total cell delay = 2.622 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.745 ns ( 68.66 % ) " "Info: Total interconnect delay = 5.745 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|15 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.420 ns + Longest register pin " "Info: + Longest register to pin delay is 8.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst3\|15 1 REG LC_X24_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = '74374:inst3\|15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst3|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.114 ns) 0.659 ns 74374:inst3\|42~1 2 COMB LC_X24_Y11_N2 1 " "Info: 2: + IC(0.545 ns) + CELL(0.114 ns) = 0.659 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = '74374:inst3\|42~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { 74374:inst3|15 74374:inst3|42~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.114 ns) 1.977 ns 74374:inst3\|42~2 3 COMB LC_X24_Y10_N3 3 " "Info: 3: + IC(1.204 ns) + CELL(0.114 ns) = 1.977 ns; Loc. = LC_X24_Y10_N3; Fanout = 3; COMB Node = '74374:inst3\|42~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { 74374:inst3|42~1 74374:inst3|42~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.335 ns) + CELL(2.108 ns) 8.420 ns L\[5\] 4 PIN PIN_39 0 " "Info: 4: + IC(4.335 ns) + CELL(2.108 ns) = 8.420 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'L\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 8 584 760 24 "L\[7..0\]" "" } { 0 512 584 16 "L\[7..0\]" "" } { 176 256 288 192 "L\[7\]" "" } { 192 256 289 208 "L\[6\]" "" } { 208 256 288 224 "L\[5\]" "" } { 224 256 289 240 "L\[4\]" "" } { 240 256 293 256 "L\[3\]" "" } { 256 256 298 272 "L\[2\]" "" } { 272 256 288 288 "L\[1\]" "" } { 288 256 288 304 "L\[0\]" "" } { 176 408 440 192 "L\[7\]" "" } { 192 408 441 208 "L\[6\]" "" } { 208 408 440 224 "L\[5\]" "" } { 224 408 441 240 "L\[4\]" "" } { 240 408 445 256 "L\[3\]" "" } { 256 408 450 272 "L\[2\]" "" } { 272 408 440 288 "L\[1\]" "" } { 288 408 440 304 "L\[0\]" "" } { 176 632 664 192 "L\[7\]" "" } { 192 632 665 208 "L\[6\]" "" } { 208 632 664 224 "L\[5\]" "" } { 224 632 665 240 "L\[4\]" "" } { 240 632 669 256 "L\[3\]" "" } { 256 632 674 272 "L\[2\]" "" } { 272 632 664 288 "L\[1\]" "" } { 288 632 664 304 "L\[0\]" "" } { 176 720 752 192 "L\[7\]" "" } { 192 720 753 208 "L\[6\]" "" } { 208 720 752 224 "L\[5\]" "" } { 224 720 753 240 "L\[4\]" "" } { 240 720 757 256 "L\[3\]" "" } { 272 720 752 288 "L\[1\]" "" } { 288 720 752 304 "L\[0\]" "" } { 256 720 754 272 "L\[2\]" "" } { 176 480 512 192 "L\[7\]" "" } { 192 480 513 208 "L\[6\]" "" } { 208 480 512 224 "L\[5\]" "" } { 224 480 513 240 "L\[4\]" "" } { 240 480 517 256 "L\[3\]" "" } { 272 480 512 288 "L\[1\]" "" } { 288 480 512 304 "L\[0\]" "" } { 256 480 514 272 "L\[2\]" "" } { 176 872 904 192 "L\[7\]" "" } { 192 872 905 208 "L\[6\]" "" } { 208 872 904 224 "L\[5\]" "" } { 224 872 905 240 "L\[4\]" "" } { 240 872 909 256 "L\[3\]" "" } { 256 872 914 272 "L\[2\]" "" } { 272 872 904 288 "L\[1\]" "" } { 288 872 904 304 "L\[0\]" "" } { 200 136 169 216 "L\[6\]" "" } { 232 136 169 248 "L\[4\]" "" } { 264 136 173 280 "L\[3\]" "" } { 184 136 168 200 "L\[7\]" "" } { 296 136 168 312 "L\[1\]" "" } { 312 136 168 328 "L\[0\]" "" } { 216 136 168 232 "L\[5\]" "" } { 280 136 178 296 "L\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 27.74 % ) " "Info: Total cell delay = 2.336 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 72.26 % ) " "Info: Total interconnect delay = 6.084 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { 74374:inst3|15 74374:inst3|42~1 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { 74374:inst3|15 {} 74374:inst3|42~1 {} 74374:inst3|42~2 {} L[5] {} } { 0.000ns 0.545ns 1.204ns 4.335ns } { 0.000ns 0.114ns 0.114ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|15 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|15 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { 74374:inst3|15 74374:inst3|42~1 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { 74374:inst3|15 {} 74374:inst3|42~1 {} 74374:inst3|42~2 {} L[5] {} } { 0.000ns 0.545ns 1.204ns 4.335ns } { 0.000ns 0.114ns 0.114ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "R3_bus L\[5\] 16.746 ns Longest " "Info: Longest tpd from source pin \"R3_bus\" to destination pin \"L\[5\]\" is 16.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns R3_bus 1 PIN PIN_70 9 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_70; Fanout = 9; PIN Node = 'R3_bus'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3_bus } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 64 80 248 80 "R3_bus" "" } { 56 248 336 72 "R3_bus" "" } { 304 672 752 320 "R3_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.068 ns) + CELL(0.442 ns) 8.985 ns 74374:inst3\|42~1 2 COMB LC_X24_Y11_N2 1 " "Info: 2: + IC(7.068 ns) + CELL(0.442 ns) = 8.985 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = '74374:inst3\|42~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.510 ns" { R3_bus 74374:inst3|42~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.114 ns) 10.303 ns 74374:inst3\|42~2 3 COMB LC_X24_Y10_N3 3 " "Info: 3: + IC(1.204 ns) + CELL(0.114 ns) = 10.303 ns; Loc. = LC_X24_Y10_N3; Fanout = 3; COMB Node = '74374:inst3\|42~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { 74374:inst3|42~1 74374:inst3|42~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.335 ns) + CELL(2.108 ns) 16.746 ns L\[5\] 4 PIN PIN_39 0 " "Info: 4: + IC(4.335 ns) + CELL(2.108 ns) = 16.746 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'L\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 8 584 760 24 "L\[7..0\]" "" } { 0 512 584 16 "L\[7..0\]" "" } { 176 256 288 192 "L\[7\]" "" } { 192 256 289 208 "L\[6\]" "" } { 208 256 288 224 "L\[5\]" "" } { 224 256 289 240 "L\[4\]" "" } { 240 256 293 256 "L\[3\]" "" } { 256 256 298 272 "L\[2\]" "" } { 272 256 288 288 "L\[1\]" "" } { 288 256 288 304 "L\[0\]" "" } { 176 408 440 192 "L\[7\]" "" } { 192 408 441 208 "L\[6\]" "" } { 208 408 440 224 "L\[5\]" "" } { 224 408 441 240 "L\[4\]" "" } { 240 408 445 256 "L\[3\]" "" } { 256 408 450 272 "L\[2\]" "" } { 272 408 440 288 "L\[1\]" "" } { 288 408 440 304 "L\[0\]" "" } { 176 632 664 192 "L\[7\]" "" } { 192 632 665 208 "L\[6\]" "" } { 208 632 664 224 "L\[5\]" "" } { 224 632 665 240 "L\[4\]" "" } { 240 632 669 256 "L\[3\]" "" } { 256 632 674 272 "L\[2\]" "" } { 272 632 664 288 "L\[1\]" "" } { 288 632 664 304 "L\[0\]" "" } { 176 720 752 192 "L\[7\]" "" } { 192 720 753 208 "L\[6\]" "" } { 208 720 752 224 "L\[5\]" "" } { 224 720 753 240 "L\[4\]" "" } { 240 720 757 256 "L\[3\]" "" } { 272 720 752 288 "L\[1\]" "" } { 288 720 752 304 "L\[0\]" "" } { 256 720 754 272 "L\[2\]" "" } { 176 480 512 192 "L\[7\]" "" } { 192 480 513 208 "L\[6\]" "" } { 208 480 512 224 "L\[5\]" "" } { 224 480 513 240 "L\[4\]" "" } { 240 480 517 256 "L\[3\]" "" } { 272 480 512 288 "L\[1\]" "" } { 288 480 512 304 "L\[0\]" "" } { 256 480 514 272 "L\[2\]" "" } { 176 872 904 192 "L\[7\]" "" } { 192 872 905 208 "L\[6\]" "" } { 208 872 904 224 "L\[5\]" "" } { 224 872 905 240 "L\[4\]" "" } { 240 872 909 256 "L\[3\]" "" } { 256 872 914 272 "L\[2\]" "" } { 272 872 904 288 "L\[1\]" "" } { 288 872 904 304 "L\[0\]" "" } { 200 136 169 216 "L\[6\]" "" } { 232 136 169 248 "L\[4\]" "" } { 264 136 173 280 "L\[3\]" "" } { 184 136 168 200 "L\[7\]" "" } { 296 136 168 312 "L\[1\]" "" } { 312 136 168 328 "L\[0\]" "" } { 216 136 168 232 "L\[5\]" "" } { 280 136 178 296 "L\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.139 ns ( 24.72 % ) " "Info: Total cell delay = 4.139 ns ( 24.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.607 ns ( 75.28 % ) " "Info: Total interconnect delay = 12.607 ns ( 75.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "16.746 ns" { R3_bus 74374:inst3|42~1 74374:inst3|42~2 L[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "16.746 ns" { R3_bus {} R3_bus~out0 {} 74374:inst3|42~1 {} 74374:inst3|42~2 {} L[5] {} } { 0.000ns 0.000ns 7.068ns 1.204ns 4.335ns } { 0.000ns 1.475ns 0.442ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74374:inst3\|20 k\[0\] CLK 2.838 ns register " "Info: th for register \"74374:inst3\|20\" (data pin = \"k\[0\]\", clock pin = \"CLK\") is 2.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.367 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_93 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 3; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { -16 80 248 0 "CLK" "" } { -24 248 336 -8 "CLK" "" } { 416 96 168 432 "CLK" "" } { 416 304 400 432 "CLK" "" } { 424 560 648 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.442 ns) 3.232 ns inst13 2 COMB LC_X23_Y7_N2 8 " "Info: 2: + IC(1.321 ns) + CELL(0.442 ns) = 3.232 ns; Loc. = LC_X23_Y7_N2; Fanout = 8; COMB Node = 'inst13'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { CLK inst13 } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 408 648 712 456 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.424 ns) + CELL(0.711 ns) 8.367 ns 74374:inst3\|20 3 REG LC_X25_Y11_N6 1 " "Info: 3: + IC(4.424 ns) + CELL(0.711 ns) = 8.367 ns; Loc. = LC_X25_Y11_N6; Fanout = 1; REG Node = '74374:inst3\|20'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { inst13 74374:inst3|20 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 31.34 % ) " "Info: Total cell delay = 2.622 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.745 ns ( 68.66 % ) " "Info: Total interconnect delay = 5.745 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.544 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns k\[0\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'k\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "zjw_zongxian.bdf" "" { Schematic "C:/Users/apple/Desktop/总线/zjw_zongxian/zjw_zongxian.bdf" { { 0 80 248 16 "k\[7..0\]" "" } { -8 248 336 8 "k\[7..0\]" "" } { 184 -24 32 200 "k\[7\]" "" } { 200 -24 32 216 "k\[6\]" "" } { 216 -16 32 232 "k\[5\]" "" } { 232 -24 32 248 "k\[4\]" "" } { 264 -24 32 280 "k\[3\]" "" } { 280 -16 32 296 "k\[2\]" "" } { 296 -16 32 312 "k\[1\]" "" } { 312 -16 32 328 "k\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.590 ns) 3.491 ns 74244:inst\|26~0 2 COMB LC_X26_Y11_N7 1 " "Info: 2: + IC(1.432 ns) + CELL(0.590 ns) = 3.491 ns; Loc. = LC_X26_Y11_N7; Fanout = 1; COMB Node = '74244:inst\|26~0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { k[0] 74244:inst|26~0 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.590 ns) 4.517 ns 74374:inst3\|47~2 3 COMB LC_X26_Y11_N8 3 " "Info: 3: + IC(0.436 ns) + CELL(0.590 ns) = 4.517 ns; Loc. = LC_X26_Y11_N8; Fanout = 3; COMB Node = '74374:inst3\|47~2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { 74244:inst|26~0 74374:inst3|47~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.309 ns) 5.544 ns 74374:inst3\|20 4 REG LC_X25_Y11_N6 1 " "Info: 4: + IC(0.718 ns) + CELL(0.309 ns) = 5.544 ns; Loc. = LC_X25_Y11_N6; Fanout = 1; REG Node = '74374:inst3\|20'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { 74374:inst3|47~2 74374:inst3|20 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 53.35 % ) " "Info: Total cell delay = 2.958 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 46.65 % ) " "Info: Total interconnect delay = 2.586 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { k[0] 74244:inst|26~0 74374:inst3|47~2 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.544 ns" { k[0] {} k[0]~out0 {} 74244:inst|26~0 {} 74374:inst3|47~2 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.432ns 0.436ns 0.718ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { CLK inst13 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { CLK {} CLK~out0 {} inst13 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.321ns 4.424ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { k[0] 74244:inst|26~0 74374:inst3|47~2 74374:inst3|20 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.544 ns" { k[0] {} k[0]~out0 {} 74244:inst|26~0 {} 74374:inst3|47~2 {} 74374:inst3|20 {} } { 0.000ns 0.000ns 1.432ns 0.436ns 0.718ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 19:33:35 2020 " "Info: Processing ended: Thu Feb 27 19:33:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
