# mips32-pipelined-cpu
Design and simulation of a 5-stage pipelined MIPS32 CPU in Verilog, supporting arithmetic, memory, and branch instructions.
