 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Tue Apr 13 00:07:39 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140lvttt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: inner_first_stage_data_reg_reg_1893_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.04       0.04 f
  rst (in)                                                0.00       0.04 f
  U10476/ZN (INVD15BWP30P140LVT)                          0.00       0.04 r
  U10477/ZN (ND2OPTPAD16BWP30P140LVT)                     0.01       0.05 f
  U16669/ZN (INR2D8BWP30P140LVT)                          0.01       0.07 r
  U11148/Z (CKAN2D1BWP30P140LVT)                          0.02       0.08 r
  U15163/ZN (INVD3BWP30P140LVT)                           0.01       0.09 f
  U17158/ZN (OAI22D1BWP30P140LVT)                         0.01       0.11 r
  U16559/ZN (NR2D1BWP30P140LVT)                           0.01       0.11 f
  U17160/ZN (INVD1BWP30P140LVT)                           0.01       0.12 r
  inner_first_stage_data_reg_reg_1893_/D (DFQD1BWP30P140LVT)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock clk (rise edge)                                   0.20       0.20
  clock network delay (ideal)                             0.00       0.20
  clock uncertainty                                      -0.15       0.05
  inner_first_stage_data_reg_reg_1893_/CP (DFQD1BWP30P140LVT)
                                                          0.00       0.05 r
  library setup time                                     -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
