<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>cnn_ap_type</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/.apc/.tb</location>
		</link>
		<link>
			<name>W12_6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W12_6/.tcls</location>
		</link>
		<link>
			<name>W13_5/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_5/.tcls</location>
		</link>
		<link>
			<name>W13_6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_6/.tcls</location>
		</link>
		<link>
			<name>W14_6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6/.tcls</location>
		</link>
		<link>
			<name>W14_6_OPT1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT1/.tcls</location>
		</link>
		<link>
			<name>W14_6_OPT2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT2/.tcls</location>
		</link>
		<link>
			<name>W14_6_OPT3/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3/.tcls</location>
		</link>
		<link>
			<name>W14_6_OPT3_SAT/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/.tcls</location>
		</link>
		<link>
			<name>W14_6_opt/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/.tcls</location>
		</link>
		<link>
			<name>W15_6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W15_6/.tcls</location>
		</link>
		<link>
			<name>W16_6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W16_6/.tcls</location>
		</link>
		<link>
			<name>W32_16/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16/.tcls</location>
		</link>
		<link>
			<name>W32_16f10/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16f10/.tcls</location>
		</link>
		<link>
			<name>source/cnn.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp</location>
		</link>
		<link>
			<name>source/cnn.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/cnn.h</location>
		</link>
		<link>
			<name>source/conv_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp</location>
		</link>
		<link>
			<name>source/conv_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/conv_1.h</location>
		</link>
		<link>
			<name>source/conv_1_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h</location>
		</link>
		<link>
			<name>source/conv_2.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp</location>
		</link>
		<link>
			<name>source/conv_2.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/conv_2.h</location>
		</link>
		<link>
			<name>source/conv_2_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h</location>
		</link>
		<link>
			<name>source/dense_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp</location>
		</link>
		<link>
			<name>source/dense_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_1.h</location>
		</link>
		<link>
			<name>source/dense_1_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h</location>
		</link>
		<link>
			<name>source/dense_2.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp</location>
		</link>
		<link>
			<name>source/dense_2.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_2.h</location>
		</link>
		<link>
			<name>source/dense_2_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h</location>
		</link>
		<link>
			<name>source/dense_out.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp</location>
		</link>
		<link>
			<name>source/dense_out.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_out.h</location>
		</link>
		<link>
			<name>source/dense_weights_out.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h</location>
		</link>
		<link>
			<name>source/flat.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/flat.cpp</location>
		</link>
		<link>
			<name>source/flat.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/flat.h</location>
		</link>
		<link>
			<name>source/max_pool_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp</location>
		</link>
		<link>
			<name>source/max_pool_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h</location>
		</link>
		<link>
			<name>source/max_pool_2.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp</location>
		</link>
		<link>
			<name>source/max_pool_2.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/parameters.h</location>
		</link>
		<link>
			<name>testbench/golden.dat</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/golden.dat</location>
		</link>
		<link>
			<name>testbench/inputs.dat</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/inputs.dat</location>
		</link>
		<link>
			<name>testbench/labels.dat</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/labels.dat</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/main.cpp</location>
		</link>
		<link>
			<name>W12_6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W12_6/W12_6.directive</location>
		</link>
		<link>
			<name>W12_6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W12_6/directives.tcl</location>
		</link>
		<link>
			<name>W12_6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W12_6/script.tcl</location>
		</link>
		<link>
			<name>W13_5/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_5/W13_5.directive</location>
		</link>
		<link>
			<name>W13_5/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_5/directives.tcl</location>
		</link>
		<link>
			<name>W13_5/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_5/script.tcl</location>
		</link>
		<link>
			<name>W13_6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_6/W13_6.directive</location>
		</link>
		<link>
			<name>W13_6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_6/directives.tcl</location>
		</link>
		<link>
			<name>W13_6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W13_6/script.tcl</location>
		</link>
		<link>
			<name>W14_6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6/W14_6.directive</location>
		</link>
		<link>
			<name>W14_6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6/directives.tcl</location>
		</link>
		<link>
			<name>W14_6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6/script.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT1/W14_6_OPT1.directive</location>
		</link>
		<link>
			<name>W14_6_OPT1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT1/directives.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT1/script.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT2/W14_6_OPT2.directive</location>
		</link>
		<link>
			<name>W14_6_OPT2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT2/directives.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT2/script.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT3/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3/W14_6_OPT3.directive</location>
		</link>
		<link>
			<name>W14_6_OPT3/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3/directives.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT3/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3/script.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT3_SAT/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/W14_6_OPT3_SAT.directive</location>
		</link>
		<link>
			<name>W14_6_OPT3_SAT/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/directives.tcl</location>
		</link>
		<link>
			<name>W14_6_OPT3_SAT/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3_SAT/script.tcl</location>
		</link>
		<link>
			<name>W14_6_opt/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/W14_6_opt.directive</location>
		</link>
		<link>
			<name>W14_6_opt/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/directives.tcl</location>
		</link>
		<link>
			<name>W14_6_opt/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/script.tcl</location>
		</link>
		<link>
			<name>W15_6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W15_6/W15_6.directive</location>
		</link>
		<link>
			<name>W15_6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W15_6/directives.tcl</location>
		</link>
		<link>
			<name>W15_6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W15_6/script.tcl</location>
		</link>
		<link>
			<name>W16_6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W16_6/W16_6.directive</location>
		</link>
		<link>
			<name>W16_6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W16_6/directives.tcl</location>
		</link>
		<link>
			<name>W16_6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W16_6/script.tcl</location>
		</link>
		<link>
			<name>W32_16/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16/W32_16.directive</location>
		</link>
		<link>
			<name>W32_16/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16/directives.tcl</location>
		</link>
		<link>
			<name>W32_16/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16/script.tcl</location>
		</link>
		<link>
			<name>W32_16f10/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16f10/W32_16f10.directive</location>
		</link>
		<link>
			<name>W32_16f10/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16f10/directives.tcl</location>
		</link>
		<link>
			<name>W32_16f10/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/APDataType/cnn/cnn_ap_type/W32_16f10/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
