0.7
2020.2
Oct 13 2023
20:47:58
C:/03 Digital Lab/Lab05/full_adder_df/full_adder_df.sim/sim_1/behav/xsim/glbl.v,1697210496,verilog,,,,glbl,,,,,,,,
C:/Users/achie/FPGA_prj/full_adder_df/fa_src.v,1743772014,verilog,,C:/Users/achie/FPGA_prj/full_adder_df/tb_fa.v,,full_adder,,,,,,,,
C:/Users/achie/FPGA_prj/full_adder_df/tb_fa.v,1743772074,verilog,,,,tb_full_adder,,,,,,,,
