
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.766746                       # Number of seconds simulated
sim_ticks                                4766745600000                       # Number of ticks simulated
final_tick                               4766745600000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1544758                       # Simulator instruction rate (inst/s)
host_op_rate                                  1544758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            59622212797                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461040                       # Number of bytes of host memory used
host_seconds                                    79.95                       # Real time elapsed on the host
sim_insts                                   123502080                       # Number of instructions simulated
sim_ops                                     123502080                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       46063360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      161304640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       24370432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        9093824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       36444864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       10672192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        3919808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2132480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          294014912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     46063360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     24370432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     36444864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      3919808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     110798464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30488512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33320896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          719740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2520385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          380788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          142091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          569451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          166753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           61247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           33320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4593983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        476383                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           9663482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          33839574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           5112593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1907764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           7645649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           2238884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            822324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            447366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              61680429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      9663482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      5112593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      7645649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       822324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23244048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6396085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         594197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6990282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6396085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          9663482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         33839574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         596989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          5112593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1907764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          7645649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          2238884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           822324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           447366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68670711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4593983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520639                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4593983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              291508032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2506880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33053056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               294014912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33320896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  39170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4170                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        44858                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            276502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            276522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            271298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            153451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            206359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            200007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            345646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            347460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            384094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            277943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           379783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           244467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           276962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           323549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           245673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29628                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  4766745510000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4593983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4474313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     34                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1521620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.298984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.202452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.949466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       677302     44.51%     44.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       406911     26.74%     71.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       198301     13.03%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71470      4.70%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48484      3.19%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27039      1.78%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12165      0.80%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6878      0.45%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        73070      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1521620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     164.576203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6205.331595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        27675    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.660717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.281851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.999139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         26719     96.54%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           108      0.39%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           109      0.39%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           209      0.76%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           114      0.41%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            58      0.21%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            47      0.17%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            59      0.21%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            37      0.13%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            23      0.08%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            21      0.08%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            13      0.05%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            25      0.09%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            19      0.07%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            13      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            13      0.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            16      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            13      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            15      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95            14      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            20      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27676                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  44108093757                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            129510837507                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                22774065000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9683.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28433.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     61.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3211530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  338113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     931983.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2514586897006                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    159172000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    2092983626744                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4895969400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6607462680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2671411875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3605262375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16202472000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19325022600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1765910160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1580595120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        311340432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        311340432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1072693621665                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1170592157925                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1919086188750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1833210279750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3328656005850                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3346261212450                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.308331                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.001672                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4473120                       # Transaction distribution
system.membus.trans_dist::ReadResp            4473120                       # Transaction distribution
system.membus.trans_dist::WriteReq              32921                       # Transaction distribution
system.membus.trans_dist::WriteResp             32921                       # Transaction distribution
system.membus.trans_dist::Writeback            476383                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           101438                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          61679                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          163117                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           90                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           90                       # Transaction distribution
system.membus.trans_dist::ReadExReq            377355                       # Transaction distribution
system.membus.trans_dist::ReadExResp           377355                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1439484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1439484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        34666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5421902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5456568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       761593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       761593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        15426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       494998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       510424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port      1138935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total      1138935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        20698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       620364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       641062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       122499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       122499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         9812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       121334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       131146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10290640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     46063360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     46063360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        71058                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    179690432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    179761490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     24370432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     24370432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        61683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     12751680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     12813363                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     36444864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     36444864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        56884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     17918208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     17975092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      3919808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      3919808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        38676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      3331328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      3370004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               327564109                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           367461                       # Total snoops (count)
system.membus.snoop_fanout::samples           5526954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 5526954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             5526954                       # Request fanout histogram
system.membus.reqLayer0.occupancy            73224997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9693005065                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46176238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         6740088749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy        23883258090                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer4.occupancy         3565940745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2177510814                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         5327798248                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2606688150                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy          574042999                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy          490035859                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                44448                       # number of replacements
system.iocache.tags.tagsinuse                1.488890                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44448                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         4321330326000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     1.488890                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.093056                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.093056                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400193                       # Number of tag accesses
system.iocache.tags.data_accesses              400193                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            1                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            1                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     34929604                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     34929604                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     34929604                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     34929604                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     34929604                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     34929604                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44257                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44257                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000023                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000023                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 167127.291866                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 167127.291866                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 167127.291866                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 167127.291866                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 167127.291866                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 167127.291866                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           428                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.511111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     24017104                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     24017104                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2729543729                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2729543729                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     24017104                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     24017104                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     24017104                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     24017104                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999977                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999977                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 114914.373206                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 114914.373206                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61676.241165                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61676.241165                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 114914.373206                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 114914.373206                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 114914.373206                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 114914.373206                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    12105266                       # DTB read hits
system.cpu0.dtb.read_misses                      3232                       # DTB read misses
system.cpu0.dtb.read_acv                           14                       # DTB read access violations
system.cpu0.dtb.read_accesses                  212562                       # DTB read accesses
system.cpu0.dtb.write_hits                    5256169                       # DTB write hits
system.cpu0.dtb.write_misses                      296                       # DTB write misses
system.cpu0.dtb.write_acv                          37                       # DTB write access violations
system.cpu0.dtb.write_accesses                  92693                       # DTB write accesses
system.cpu0.dtb.data_hits                    17361435                       # DTB hits
system.cpu0.dtb.data_misses                      3528                       # DTB misses
system.cpu0.dtb.data_acv                           51                       # DTB access violations
system.cpu0.dtb.data_accesses                  305255                       # DTB accesses
system.cpu0.itb.fetch_hits                    2804102                       # ITB hits
system.cpu0.itb.fetch_misses                     1367                       # ITB misses
system.cpu0.itb.fetch_acv                           1                       # ITB acv
system.cpu0.itb.fetch_accesses                2805469                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       476665072                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   69586488                       # Number of instructions committed
system.cpu0.committedOps                     69586488                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             67230340                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                195742                       # Number of float alu accesses
system.cpu0.num_func_calls                    2235868                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      9087221                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    67230340                       # number of integer instructions
system.cpu0.num_fp_insts                       195742                       # number of float instructions
system.cpu0.num_int_register_reads           91964057                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          51958051                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               77378                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              78755                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     17389251                       # number of memory refs
system.cpu0.num_load_insts                   12120334                       # Number of load instructions
system.cpu0.num_store_insts                   5268917                       # Number of store instructions
system.cpu0.num_idle_cycles              276142064.902818                       # Number of idle cycles
system.cpu0.num_busy_cycles              200523007.097182                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.420679                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.579321                       # Percentage of idle cycles
system.cpu0.Branches                         11797561                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1405271      2.02%      2.02% # Class of executed instruction
system.cpu0.op_class::IntAlu                 49589762     71.26%     73.28% # Class of executed instruction
system.cpu0.op_class::IntMult                  133374      0.19%     73.47% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.47% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  61510      0.09%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   1841      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.56% # Class of executed instruction
system.cpu0.op_class::MemRead                12385542     17.80%     91.36% # Class of executed instruction
system.cpu0.op_class::MemWrite                5289544      7.60%     98.96% # Class of executed instruction
system.cpu0.op_class::IprAccess                723223      1.04%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  69590067                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7738                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    169255                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   51972     34.21%     34.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     16      0.01%     34.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4529      2.98%     37.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    764      0.50%     37.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  94651     62.30%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              151932                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    51900     47.90%     47.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      16      0.01%     47.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4529      4.18%     52.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     764      0.71%     52.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   51140     47.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               108349                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3993418180000     83.78%     83.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               71680000      0.00%     83.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22            14868240000      0.31%     84.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             5877520000      0.12%     84.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           752414820000     15.78%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4766650440000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.540301                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.713141                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                        11     10.58%     10.58% # number of syscalls executed
system.cpu0.kern.syscall::6                        10      9.62%     20.19% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.96%     21.15% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      4.81%     25.96% # number of syscalls executed
system.cpu0.kern.syscall::20                        1      0.96%     26.92% # number of syscalls executed
system.cpu0.kern.syscall::23                        3      2.88%     29.81% # number of syscalls executed
system.cpu0.kern.syscall::24                        3      2.88%     32.69% # number of syscalls executed
system.cpu0.kern.syscall::33                        3      2.88%     35.58% # number of syscalls executed
system.cpu0.kern.syscall::45                       19     18.27%     53.85% # number of syscalls executed
system.cpu0.kern.syscall::47                        3      2.88%     56.73% # number of syscalls executed
system.cpu0.kern.syscall::59                        2      1.92%     58.65% # number of syscalls executed
system.cpu0.kern.syscall::71                       28     26.92%     85.58% # number of syscalls executed
system.cpu0.kern.syscall::74                        9      8.65%     94.23% # number of syscalls executed
system.cpu0.kern.syscall::92                        1      0.96%     95.19% # number of syscalls executed
system.cpu0.kern.syscall::97                        1      0.96%     96.15% # number of syscalls executed
system.cpu0.kern.syscall::98                        1      0.96%     97.12% # number of syscalls executed
system.cpu0.kern.syscall::132                       3      2.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   104                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                  970      0.61%      0.61% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.61% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.61% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.61% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2051      1.29%      1.90% # number of callpals executed
system.cpu0.kern.callpal::tbi                      14      0.01%      1.91% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      1.92% # number of callpals executed
system.cpu0.kern.callpal::swpipl               140790     88.55%     90.46% # number of callpals executed
system.cpu0.kern.callpal::rdps                   9139      5.75%     96.21% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.21% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     96.21% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%     96.21% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.22% # number of callpals executed
system.cpu0.kern.callpal::rti                    5836      3.67%     99.89% # number of callpals executed
system.cpu0.kern.callpal::callsys                 135      0.08%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                      47      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                159001                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7837                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                497                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                497                      
system.cpu0.kern.mode_good::user                  497                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.063417                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.119270                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4678716940000     99.43%     99.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         27010550000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2052                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7589                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7589                       # Transaction distribution
system.iobus.trans_dist::WriteReq               77176                       # Transaction distribution
system.iobus.trans_dist::WriteResp              77177                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        49140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         3824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        80602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  169532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       196560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        15276                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       228301                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3065941                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             49024000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              188000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15159000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             3690000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398814071                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            47681000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45150762                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           719188                       # number of replacements
system.cpu0.icache.tags.tagsinuse          500.696018                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68718473                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           719188                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            95.550083                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     468662512500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   500.696018                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.977922                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.977922                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        139899878                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       139899878                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     68870323                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68870323                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     68870323                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68870323                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     68870323                       # number of overall hits
system.cpu0.icache.overall_hits::total       68870323                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       719744                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       719744                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       719744                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        719744                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       719744                       # number of overall misses
system.cpu0.icache.overall_misses::total       719744                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  68850360749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  68850360749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  68850360749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  68850360749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  68850360749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  68850360749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     69590067                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     69590067                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     69590067                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     69590067                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     69590067                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     69590067                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010343                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010343                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010343                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010343                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010343                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010343                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95659.513312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95659.513312                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95659.513312                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95659.513312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95659.513312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95659.513312                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       719744                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       719744                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       719744                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       719744                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       719744                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       719744                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  50391833251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  50391833251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  50391833251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  50391833251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  50391833251                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  50391833251                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010343                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010343                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010343                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010343                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010343                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010343                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70013.551000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70013.551000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70013.551000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70013.551000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70013.551000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70013.551000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2523075                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1001.207665                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14714211                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2523075                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.831856                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1107238750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1001.207665                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.977742                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977742                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          819                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         37286073                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        37286073                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      9595192                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9595192                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4865437                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4865437                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       153180                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       153180                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       150180                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       150180                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     14460629                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14460629                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     14460629                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14460629                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2349094                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2349094                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       222356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       222356                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        14151                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14151                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        12892                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        12892                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2571450                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2571450                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2571450                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2571450                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 212872194626                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 212872194626                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  19174532124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19174532124                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   1118054497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1118054497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    762072843                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    762072843                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       278000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       278000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 232046726750                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 232046726750                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 232046726750                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 232046726750                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11944286                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11944286                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5087793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5087793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       167331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       167331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       163072                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       163072                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17032079                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17032079                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17032079                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17032079                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.196671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.196671                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.043704                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043704                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.084569                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.084569                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.079057                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079057                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.150977                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.150977                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.150977                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.150977                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 90618.849065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90618.849065                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 86233.482002                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86233.482002                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 79008.868419                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 79008.868419                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59112.072836                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59112.072836                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 90239.641739                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90239.641739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 90239.641739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90239.641739                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       287278                       # number of writebacks
system.cpu0.dcache.writebacks::total           287278                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2349094                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2349094                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       222356                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       222356                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        14151                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14151                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        12889                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        12889                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2571450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2571450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2571450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2571450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 155194541374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 155194541374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  13590428876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13590428876                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    768210503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    768210503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    432914157                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    432914157                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 168784970250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 168784970250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 168784970250                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 168784970250                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1144210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1144210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2609138000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2609138000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3753348000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3753348000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.196671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.196671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.043704                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043704                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.084569                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.084569                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.079039                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079039                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.150977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.150977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150977                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66065.700808                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66065.700808                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61120.135620                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61120.135620                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 54286.658399                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54286.658399                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33587.877803                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33587.877803                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 65638.052558                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65638.052558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 65638.052558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65638.052558                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     4250053                       # DTB read hits
system.cpu1.dtb.read_misses                      2033                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                  158200                       # DTB read accesses
system.cpu1.dtb.write_hits                    2696905                       # DTB write hits
system.cpu1.dtb.write_misses                      178                       # DTB write misses
system.cpu1.dtb.write_acv                          16                       # DTB write access violations
system.cpu1.dtb.write_accesses                  76625                       # DTB write accesses
system.cpu1.dtb.data_hits                     6946958                       # DTB hits
system.cpu1.dtb.data_misses                      2211                       # DTB misses
system.cpu1.dtb.data_acv                           16                       # DTB access violations
system.cpu1.dtb.data_accesses                  234825                       # DTB accesses
system.cpu1.itb.fetch_hits                    2294099                       # ITB hits
system.cpu1.itb.fetch_misses                     1245                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                2295344                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       476663717                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   20775918                       # Number of instructions committed
system.cpu1.committedOps                     20775918                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             20064130                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                267143                       # Number of float alu accesses
system.cpu1.num_func_calls                     710964                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1931816                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    20064130                       # number of integer instructions
system.cpu1.num_fp_insts                       267143                       # number of float instructions
system.cpu1.num_int_register_reads           27994408                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          15112993                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              130945                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             134481                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      6982928                       # number of memory refs
system.cpu1.num_load_insts                    4268812                       # Number of load instructions
system.cpu1.num_store_insts                   2714116                       # Number of store instructions
system.cpu1.num_idle_cycles              415888089.105351                       # Number of idle cycles
system.cpu1.num_busy_cycles              60775627.894649                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.127502                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.872498                       # Percentage of idle cycles
system.cpu1.Branches                          2930546                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               134210      0.65%      0.65% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12898888     62.08%     62.73% # Class of executed instruction
system.cpu1.op_class::IntMult                   49397      0.24%     62.96% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  14822      0.07%     63.03% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     63.03% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     63.03% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     63.03% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    560      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.04% # Class of executed instruction
system.cpu1.op_class::MemRead                 4363925     21.00%     84.04% # Class of executed instruction
system.cpu1.op_class::MemWrite                2769706     13.33%     97.37% # Class of executed instruction
system.cpu1.op_class::IprAccess                546637      2.63%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  20778145                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    7884                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    124370                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   36188     33.74%     33.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4400      4.10%     37.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1582      1.47%     39.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  65095     60.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              107265                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    35427     47.07%     47.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4400      5.85%     52.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1582      2.10%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   33850     44.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                75259                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3951950960000     82.91%     82.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22            13815460000      0.29%     83.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30            11697400000      0.25%     83.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           789173070000     16.56%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4766636890000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.978971                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.520009                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.701617                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      1.59%      1.59% # number of syscalls executed
system.cpu1.kern.syscall::3                         6      9.52%     11.11% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      4.76%     15.87% # number of syscalls executed
system.cpu1.kern.syscall::6                         6      9.52%     25.40% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      4.76%     30.16% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      6.35%     36.51% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      3.17%     39.68% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      3.17%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      1.59%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                       10     15.87%     60.32% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      3.17%     63.49% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      1.59%     65.08% # number of syscalls executed
system.cpu1.kern.syscall::54                        3      4.76%     69.84% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      1.59%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     14.29%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      3.17%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      3.17%     92.06% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      1.59%     93.65% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      1.59%     95.24% # number of syscalls executed
system.cpu1.kern.syscall::92                        2      3.17%     98.41% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      1.59%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    63                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                 1489      1.30%      1.30% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      1.30% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      1.30% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3183      2.77%      4.07% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.00%      4.07% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      4.08% # number of callpals executed
system.cpu1.kern.callpal::swpipl                94296     82.05%     86.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8792      7.65%     93.78% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     93.78% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.78% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.79% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     93.79% # number of callpals executed
system.cpu1.kern.callpal::rti                    6991      6.08%     99.87% # number of callpals executed
system.cpu1.kern.callpal::callsys                  89      0.08%     99.95% # number of callpals executed
system.cpu1.kern.callpal::imb                      58      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                114919                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2297                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                276                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               7125                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1783                      
system.cpu1.kern.mode_good::user                  276                      
system.cpu1.kern.mode_good::idle                 1507                      
system.cpu1.kern.mode_switch_good::kernel     0.776230                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.211509                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.367705                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      373899310000      7.87%      7.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         21129110000      0.44%      8.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        4354505710000     91.68%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3184                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           380231                       # number of replacements
system.cpu1.icache.tags.tagsinuse          449.905062                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20318215                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           380231                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            53.436503                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     4708224528750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   449.905062                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.878721                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.878721                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41937095                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41937095                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     20397340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20397340                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     20397340                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20397340                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     20397340                       # number of overall hits
system.cpu1.icache.overall_hits::total       20397340                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       380805                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       380805                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       380805                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        380805                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       380805                       # number of overall misses
system.cpu1.icache.overall_misses::total       380805                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  36536035745                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  36536035745                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  36536035745                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  36536035745                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  36536035745                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  36536035745                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     20778145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20778145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     20778145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20778145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     20778145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20778145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.018327                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018327                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.018327                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018327                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.018327                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018327                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95944.212248                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95944.212248                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95944.212248                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95944.212248                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95944.212248                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95944.212248                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       380805                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       380805                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       380805                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       380805                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       380805                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       380805                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  26774203255                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  26774203255                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  26774203255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  26774203255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  26774203255                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  26774203255                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.018327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.018327                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018327                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.018327                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018327                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70309.484526                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70309.484526                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70309.484526                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70309.484526                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70309.484526                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70309.484526                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           103723                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          656.500972                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6720014                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           103723                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            64.788080                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     4709597598750                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   656.500972                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.641114                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.641114                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          783                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.764648                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14158889                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14158889                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4083154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4083154                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2519401                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2519401                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        43366                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        43366                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        35724                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        35724                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6602555                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6602555                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6602555                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6602555                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       124164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124164                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       120820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       120820                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16057                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        16057                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23267                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        23267                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       244984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        244984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       244984                       # number of overall misses
system.cpu1.dcache.overall_misses::total       244984                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10169862092                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10169862092                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   9873594671                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9873594671                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   1099473748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1099473748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1414671303                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1414671303                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      4968000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4968000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  20043456763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20043456763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  20043456763                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20043456763                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4207318                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4207318                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2640221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2640221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        59423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        59423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        58991                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        58991                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6847539                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6847539                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6847539                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6847539                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029511                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.045761                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045761                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.270215                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.270215                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.394416                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.394416                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035777                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035777                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035777                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035777                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 81906.688670                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81906.688670                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 81721.525170                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81721.525170                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 68473.173569                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 68473.173569                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60801.620450                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60801.620450                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 81815.370649                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81815.370649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 81815.370649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81815.370649                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        57154                       # number of writebacks
system.cpu1.dcache.writebacks::total            57154                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       124164                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       124164                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       120820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       120820                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        16057                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16057                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23263                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        23263                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       244984                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       244984                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       244984                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       244984                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   7080267908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7080267908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6857486329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6857486329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    730564252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    730564252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    875026697                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    875026697                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3450000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3450000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  13937754237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13937754237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  13937754237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13937754237                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      8366000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      8366000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data   1700366000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total   1700366000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1708732000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1708732000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.029511                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029511                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.045761                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045761                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.270215                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.270215                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.394348                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.394348                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.035777                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035777                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035777                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035777                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 57023.516543                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57023.516543                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56757.873936                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56757.873936                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 45498.178489                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45498.178489                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37614.525083                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37614.525083                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 56892.508233                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56892.508233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 56892.508233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56892.508233                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     4797092                       # DTB read hits
system.cpu2.dtb.read_misses                      4888                       # DTB read misses
system.cpu2.dtb.read_acv                           12                       # DTB read access violations
system.cpu2.dtb.read_accesses                  429947                       # DTB read accesses
system.cpu2.dtb.write_hits                    3067339                       # DTB write hits
system.cpu2.dtb.write_misses                      539                       # DTB write misses
system.cpu2.dtb.write_acv                          71                       # DTB write access violations
system.cpu2.dtb.write_accesses                 148733                       # DTB write accesses
system.cpu2.dtb.data_hits                     7864431                       # DTB hits
system.cpu2.dtb.data_misses                      5427                       # DTB misses
system.cpu2.dtb.data_acv                           83                       # DTB access violations
system.cpu2.dtb.data_accesses                  578680                       # DTB accesses
system.cpu2.itb.fetch_hits                    3199662                       # ITB hits
system.cpu2.itb.fetch_misses                     2682                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                3202344                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       476663994                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   24636932                       # Number of instructions committed
system.cpu2.committedOps                     24636932                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             23809131                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                132472                       # Number of float alu accesses
system.cpu2.num_func_calls                     882142                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2329599                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    23809131                       # number of integer instructions
system.cpu2.num_fp_insts                       132472                       # number of float instructions
system.cpu2.num_int_register_reads           32833847                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          18120183                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               67535                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes              68565                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      7893718                       # number of memory refs
system.cpu2.num_load_insts                    4813994                       # Number of load instructions
system.cpu2.num_store_insts                   3079724                       # Number of store instructions
system.cpu2.num_idle_cycles              404425052.738686                       # Number of idle cycles
system.cpu2.num_busy_cycles              72238941.261314                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.151551                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.848449                       # Percentage of idle cycles
system.cpu2.Branches                          3541369                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               165505      0.67%      0.67% # Class of executed instruction
system.cpu2.op_class::IntAlu                 15671185     63.59%     64.27% # Class of executed instruction
system.cpu2.op_class::IntMult                   50646      0.21%     64.47% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.47% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  14737      0.06%     64.53% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.53% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.53% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.53% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   1539      0.01%     64.54% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.54% # Class of executed instruction
system.cpu2.op_class::MemRead                 4973182     20.18%     84.72% # Class of executed instruction
system.cpu2.op_class::MemWrite                3085921     12.52%     97.24% # Class of executed instruction
system.cpu2.op_class::IprAccess                679727      2.76%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  24642442                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    8023                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    154721                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   43953     32.79%     32.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    100      0.07%     32.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4394      3.28%     36.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    791      0.59%     36.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  84823     63.27%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              134061                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    43247     47.53%     47.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     100      0.11%     47.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4394      4.83%     52.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     791      0.87%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   42463     46.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                90995                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3938486370000     82.63%     82.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              529750000      0.01%     82.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22            14159090000      0.30%     82.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             5718010000      0.12%     83.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           807746440000     16.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4766639660000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.983937                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.500607                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.678758                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         6      3.70%      3.70% # number of syscalls executed
system.cpu2.kern.syscall::3                        15      9.26%     12.96% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.47%     15.43% # number of syscalls executed
system.cpu2.kern.syscall::6                        20     12.35%     27.78% # number of syscalls executed
system.cpu2.kern.syscall::12                        1      0.62%     28.40% # number of syscalls executed
system.cpu2.kern.syscall::17                        9      5.56%     33.95% # number of syscalls executed
system.cpu2.kern.syscall::19                        7      4.32%     38.27% # number of syscalls executed
system.cpu2.kern.syscall::20                        3      1.85%     40.12% # number of syscalls executed
system.cpu2.kern.syscall::23                        1      0.62%     40.74% # number of syscalls executed
system.cpu2.kern.syscall::24                        3      1.85%     42.59% # number of syscalls executed
system.cpu2.kern.syscall::33                        7      4.32%     46.91% # number of syscalls executed
system.cpu2.kern.syscall::45                       28     17.28%     64.20% # number of syscalls executed
system.cpu2.kern.syscall::47                        3      1.85%     66.05% # number of syscalls executed
system.cpu2.kern.syscall::48                        4      2.47%     68.52% # number of syscalls executed
system.cpu2.kern.syscall::54                        6      3.70%     72.22% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.62%     72.84% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.62%     73.46% # number of syscalls executed
system.cpu2.kern.syscall::71                       22     13.58%     87.04% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      1.85%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::74                        6      3.70%     92.59% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.62%     93.21% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.62%     93.83% # number of syscalls executed
system.cpu2.kern.syscall::92                        5      3.09%     96.91% # number of syscalls executed
system.cpu2.kern.syscall::97                        1      0.62%     97.53% # number of syscalls executed
system.cpu2.kern.syscall::98                        1      0.62%     98.15% # number of syscalls executed
system.cpu2.kern.syscall::132                       1      0.62%     98.77% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.62%     99.38% # number of syscalls executed
system.cpu2.kern.syscall::147                       1      0.62%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   162                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                  764      0.54%      0.54% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      0.54% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      0.54% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1943      1.38%      1.92% # number of callpals executed
system.cpu2.kern.callpal::tbi                      19      0.01%      1.93% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.00%      1.94% # number of callpals executed
system.cpu2.kern.callpal::swpipl               122052     86.41%     88.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                   9342      6.61%     94.96% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     94.96% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     94.96% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     6      0.00%     94.97% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     94.97% # number of callpals executed
system.cpu2.kern.callpal::rti                    6728      4.76%     99.73% # number of callpals executed
system.cpu2.kern.callpal::callsys                 257      0.18%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                     118      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                141247                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7979                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                794                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                794                      
system.cpu2.kern.mode_good::user                  794                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.099511                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.181010                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      4709214440000     99.11%     99.11% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         42479090000      0.89%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1944                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           568859                       # number of replacements
system.cpu2.icache.tags.tagsinuse          455.664882                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           23994628                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           568859                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            42.180273                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     4322392842500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   455.664882                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.889970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.889970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49854368                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49854368                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     24072958                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24072958                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     24072958                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24072958                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     24072958                       # number of overall hits
system.cpu2.icache.overall_hits::total       24072958                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       569484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       569484                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       569484                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        569484                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       569484                       # number of overall misses
system.cpu2.icache.overall_misses::total       569484                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  54228420248                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  54228420248                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  54228420248                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  54228420248                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  54228420248                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  54228420248                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     24642442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24642442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     24642442                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24642442                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     24642442                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24642442                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.023110                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.023110                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.023110                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.023110                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.023110                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.023110                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95223.781964                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95223.781964                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95223.781964                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95223.781964                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95223.781964                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95223.781964                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       569484                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       569484                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       569484                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       569484                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       569484                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       569484                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  39689154752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  39689154752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  39689154752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  39689154752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  39689154752                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39689154752                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.023110                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.023110                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.023110                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.023110                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.023110                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.023110                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69693.186730                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69693.186730                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69693.186730                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69693.186730                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69693.186730                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69693.186730                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           210193                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          875.589914                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7556166                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           210193                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            35.948704                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     4331794865000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   875.589914                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.855068                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.855068                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          871                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          862                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.850586                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16015462                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16015462                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4539314                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4539314                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2864715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2864715                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        71727                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        71727                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        65474                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        65474                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7404029                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7404029                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7404029                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7404029                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       179396                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179396                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       112184                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       112184                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        16852                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16852                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        21436                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21436                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       291580                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        291580                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       291580                       # number of overall misses
system.cpu2.dcache.overall_misses::total       291580                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  15569304693                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15569304693                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   8433481191                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8433481191                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1195409000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1195409000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1296272266                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1296272266                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       946000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       946000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  24002785884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  24002785884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  24002785884                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  24002785884                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4718710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4718710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2976899                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2976899                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        88579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        88579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        86910                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        86910                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7695609                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7695609                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      7695609                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7695609                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.038018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038018                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.037685                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037685                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.190248                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.190248                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.246646                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.246646                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.037889                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037889                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.037889                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037889                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 86787.356981                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86787.356981                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 75175.436702                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75175.436702                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 70935.734631                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 70935.734631                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60471.742209                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60471.742209                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 82319.726607                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82319.726607                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 82319.726607                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82319.726607                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       113219                       # number of writebacks
system.cpu2.dcache.writebacks::total           113219                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       179396                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       179396                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       112184                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       112184                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        16852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        16852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        21435                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        21435                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       291580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       291580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       291580                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       291580                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  11041451307                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11041451307                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   5744266809                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5744266809                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    803180000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    803180000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    784028734                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    784028734                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       660000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       660000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  16785718116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16785718116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  16785718116                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16785718116                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    338164000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    338164000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data   1791297000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1791297000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   2129461000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   2129461000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.038018                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038018                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.037685                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037685                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.190248                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.190248                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.246634                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.246634                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.037889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.037889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 61547.923627                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 61547.923627                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 51203.975692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51203.975692                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 47660.811773                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47660.811773                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 36577.034476                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 36577.034476                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 57568.139502                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 57568.139502                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 57568.139502                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 57568.139502                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1807305                       # DTB read hits
system.cpu3.dtb.read_misses                      2423                       # DTB read misses
system.cpu3.dtb.read_acv                           72                       # DTB read access violations
system.cpu3.dtb.read_accesses                   47276                       # DTB read accesses
system.cpu3.dtb.write_hits                    1080126                       # DTB write hits
system.cpu3.dtb.write_misses                      314                       # DTB write misses
system.cpu3.dtb.write_acv                          52                       # DTB write access violations
system.cpu3.dtb.write_accesses                  21690                       # DTB write accesses
system.cpu3.dtb.data_hits                     2887431                       # DTB hits
system.cpu3.dtb.data_misses                      2737                       # DTB misses
system.cpu3.dtb.data_acv                          124                       # DTB access violations
system.cpu3.dtb.data_accesses                   68966                       # DTB accesses
system.cpu3.itb.fetch_hits                    1286509                       # ITB hits
system.cpu3.itb.fetch_misses                      947                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                1287456                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       476674560                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    8502742                       # Number of instructions committed
system.cpu3.committedOps                      8502742                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              8127914                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 13908                       # Number of float alu accesses
system.cpu3.num_func_calls                     331858                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       657904                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     8127914                       # number of integer instructions
system.cpu3.num_fp_insts                        13908                       # number of float instructions
system.cpu3.num_int_register_reads           11063850                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6316657                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                7448                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               7538                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      2900684                       # number of memory refs
system.cpu3.num_load_insts                    1814083                       # Number of load instructions
system.cpu3.num_store_insts                   1086601                       # Number of store instructions
system.cpu3.num_idle_cycles              452820625.299905                       # Number of idle cycles
system.cpu3.num_busy_cycles              23853934.700095                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.050042                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.949958                       # Percentage of idle cycles
system.cpu3.Branches                          1153133                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                70367      0.83%      0.83% # Class of executed instruction
system.cpu3.op_class::IntAlu                  5075055     59.67%     60.49% # Class of executed instruction
system.cpu3.op_class::IntMult                   26644      0.31%     60.81% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.81% # Class of executed instruction
system.cpu3.op_class::FloatAdd                   1863      0.02%     60.83% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::FloatDiv                    267      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.83% # Class of executed instruction
system.cpu3.op_class::MemRead                 1860706     21.88%     82.71% # Class of executed instruction
system.cpu3.op_class::MemWrite                1087116     12.78%     95.49% # Class of executed instruction
system.cpu3.op_class::IprAccess                383585      4.51%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   8505603                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    6932                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     88355                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   20261     27.00%     27.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4387      5.85%     32.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    219      0.29%     33.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  50183     66.87%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               75050                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    20215     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4387      9.75%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     219      0.49%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   20156     44.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                44977                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4127464560000     86.59%     86.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22            13414070000      0.28%     86.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1409280000      0.03%     86.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           624443780000     13.10%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4766731690000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.997730                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401650                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.599294                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      2.50%      2.50% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      2.50%      5.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         9     22.50%     27.50% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      2.50%     30.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      2.50%     32.50% # number of syscalls executed
system.cpu3.kern.syscall::41                        2      5.00%     37.50% # number of syscalls executed
system.cpu3.kern.syscall::45                        5     12.50%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        5     12.50%     62.50% # number of syscalls executed
system.cpu3.kern.syscall::54                        3      7.50%     70.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        4     10.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     10.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      2.50%     92.50% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      2.50%     95.00% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      2.50%     97.50% # number of syscalls executed
system.cpu3.kern.syscall::147                       1      2.50%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    40                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                   51      0.06%      0.06% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.07% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.07% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  510      0.64%      0.70% # number of callpals executed
system.cpu3.kern.callpal::tbi                      27      0.03%      0.74% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      0.75% # number of callpals executed
system.cpu3.kern.callpal::swpipl                65446     81.79%     82.54% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8794     10.99%     93.53% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     93.53% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     93.53% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     93.53% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.00%     93.53% # number of callpals executed
system.cpu3.kern.callpal::rti                    5077      6.34%     99.88% # number of callpals executed
system.cpu3.kern.callpal::callsys                  83      0.10%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                      14      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 80019                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5545                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                512                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                511                      
system.cpu3.kern.mode_good::user                  512                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.092155                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.168895                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4759735750000     99.85%     99.85% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          6995900000      0.15%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     511                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            60734                       # number of replacements
system.cpu3.icache.tags.tagsinuse          450.287687                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8297504                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            60734                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           136.620410                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     4453917848750                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   450.287687                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.879468                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.879468                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         17072460                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        17072460                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      8444352                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8444352                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      8444352                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8444352                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      8444352                       # number of overall hits
system.cpu3.icache.overall_hits::total        8444352                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        61252                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        61252                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        61252                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         61252                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        61252                       # number of overall misses
system.cpu3.icache.overall_misses::total        61252                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   5922748999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5922748999                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   5922748999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5922748999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   5922748999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5922748999                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      8505604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8505604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      8505604                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8505604                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      8505604                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8505604                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.007201                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007201                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.007201                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007201                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.007201                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007201                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 96694.785460                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96694.785460                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 96694.785460                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96694.785460                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 96694.785460                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96694.785460                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        61252                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        61252                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        61252                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        61252                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        61252                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        61252                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   4331774001                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4331774001                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   4331774001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4331774001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   4331774001                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   4331774001                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.007201                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007201                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.007201                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007201                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.007201                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007201                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70720.531591                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70720.531591                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70720.531591                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70720.531591                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70720.531591                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70720.531591                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            33110                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          799.030797                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2807273                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            33110                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            84.786258                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     4477555460000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   799.030797                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.780304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.780304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          863                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5825937                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5825937                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1754887                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1754887                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1029581                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1029581                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        22103                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22103                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        19073                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19073                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2784468                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2784468                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2784468                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2784468                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        32163                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        32163                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        23433                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        23433                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         2369                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2369                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         4193                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4193                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        55596                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         55596                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        55596                       # number of overall misses
system.cpu3.dcache.overall_misses::total        55596                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   2743022246                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2743022246                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1873439057                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1873439057                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    169789500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    169789500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    241728056                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    241728056                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       278000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       278000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   4616461303                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4616461303                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   4616461303                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4616461303                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1787050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1787050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1053014                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1053014                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        24472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        23266                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23266                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2840064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2840064                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2840064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2840064                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.017998                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017998                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.022253                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.022253                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.096805                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.096805                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.180220                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.180220                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.019576                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019576                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.019576                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019576                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 85285.024593                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85285.024593                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 79948.749925                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79948.749925                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 71671.380329                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 71671.380329                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 57650.383019                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 57650.383019                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 83035.853353                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83035.853353                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 83035.853353                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83035.853353                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18732                       # number of writebacks
system.cpu3.dcache.writebacks::total            18732                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        32163                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        32163                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        23433                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23433                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         2369                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2369                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         4182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        55596                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55596                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        55596                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55596                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1942731754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1942731754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1263697943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1263697943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    114634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    114634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    128471944                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    128471944                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3206429697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3206429697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3206429697                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3206429697                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data     13680000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     13680000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data   1062070000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total   1062070000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data   1075750000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total   1075750000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.017998                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017998                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.022253                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022253                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.096805                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.096805                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.179747                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.179747                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.019576                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019576                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.019576                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019576                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 60402.691105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 60402.691105                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 53928.133103                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53928.133103                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 48389.404812                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48389.404812                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 30720.216165                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 30720.216165                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 57673.748057                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57673.748057                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 57673.748057                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57673.748057                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.553313                       # Number of seconds simulated
sim_ticks                                553313280000                       # Number of ticks simulated
final_tick                               5320058880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5686145                       # Simulator instruction rate (inst/s)
host_op_rate                                  5686143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            18409798393                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463088                       # Number of bytes of host memory used
host_seconds                                    30.06                       # Real time elapsed on the host
sim_insts                                   170899049                       # Number of instructions simulated
sim_ops                                     170899049                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       10974400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        4431360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        4007424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1733888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       13564992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        6811520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       10214464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4425792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           56165760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     10974400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      4007424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     13564992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     10214464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      38761280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     10183552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11031424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          171475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           69240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           62616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           27092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          211953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          106430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          159601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           69153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              877590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        159118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             172366                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          19833972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           8008772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           7242595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3133646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          24515934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          12310422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          18460544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           7998709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101508064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     19833972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      7242595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     24515934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     18460544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70053045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18404677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1532354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19937031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18404677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         19833972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          8008772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1535824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          7242595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          3133646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         24515934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         12310422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         18460544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          7998709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121445095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      877590                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     172366                       # Number of write requests accepted
system.mem_ctrls.readBursts                    877590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   172366                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               53602432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2563328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10238784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                56165760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11031424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  40052                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12368                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        55440                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             54177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            60105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7679                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  553313280000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                877590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               172366                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  801143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       442731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.200537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.371494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.964017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       228613     51.64%     51.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       143190     32.34%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44385     10.03%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12420      2.81%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6024      1.36%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2447      0.55%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1410      0.32%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1043      0.24%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3199      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       442731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.484344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.088344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           5160     60.06%     60.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1407     16.38%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          765      8.90%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          442      5.14%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          287      3.34%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          190      2.21%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          129      1.50%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           65      0.76%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           52      0.61%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           32      0.37%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           17      0.20%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           18      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8591                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.621930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.252470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.814458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1053     12.26%     12.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          7241     84.29%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            30      0.35%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             7      0.08%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            12      0.14%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      0.19%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            15      0.17%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            52      0.61%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            29      0.34%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            18      0.21%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             7      0.08%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            10      0.12%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.02%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             6      0.07%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             6      0.07%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             8      0.09%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.03%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             6      0.07%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             6      0.07%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.03%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.03%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.01%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             4      0.05%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             3      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             3      0.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             4      0.05%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             3      0.03%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             3      0.03%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             3      0.03%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             3      0.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             4      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             4      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             2      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             3      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             3      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             2      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8591                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11088775246                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             26792612746                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4187690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13239.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31989.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   454165                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  100625                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     526987.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    55.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    85008424015                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     18476380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    449829479735                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6397566840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8452919160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3490735875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4612207875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19263082800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22797216000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2215758240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2167540560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        347480231280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        347480231280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1327636506780                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1435222386270                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2027440649250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1933067070750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3733924531065                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3753799571895                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.858021                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.593891                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             1009017                       # Transaction distribution
system.membus.trans_dist::ReadResp            1009017                       # Transaction distribution
system.membus.trans_dist::WriteReq              12699                       # Transaction distribution
system.membus.trans_dist::WriteResp             12699                       # Transaction distribution
system.membus.trans_dist::Writeback            159118                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143907                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          67091                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          210998                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           41                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           41                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133897                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133897                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       342951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       342951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        16972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       325540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       342512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       125232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       125232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         3272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       133339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       136611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       423906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       423906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         7544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       452633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       460177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       319202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       319202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         6084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       319001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       325085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2502232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     10974400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     10974400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        29419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      6880768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      6910187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      4007424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      4007424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        13088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2551872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2564960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     13564992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     13564992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        27621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     11220992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     11248613                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     10214464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     10214464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        23981                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      6932480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      6956461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67291293                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           416686                       # Total snoops (count)
system.membus.snoop_fanout::samples           1522087                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 1522087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             1522087                       # Request fanout histogram
system.membus.reqLayer0.occupancy            29649985                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2902448317                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13526749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1606724749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1388507076                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy          586753750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          587010897                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy         1986237499                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1849170868                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer8.occupancy         1495435498                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1360393989                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                13278                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13278                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119502                       # Number of tag accesses
system.iocache.tags.data_accesses              119502                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           30                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               30                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           30                       # number of demand (read+write) misses
system.iocache.demand_misses::total                30                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           30                       # number of overall misses
system.iocache.overall_misses::total               30                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4370982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4370982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4370982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4370982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4370982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4370982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           30                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             30                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           30                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              30                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           30                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             30                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 145699.400000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 145699.400000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 145699.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 145699.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 145699.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 145699.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           30                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           30                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           30                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2798982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2798982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    820592595                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    820592595                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2798982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2798982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2798982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2798982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 93299.400000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 93299.400000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61940.866168                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61940.866168                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 93299.400000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 93299.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 93299.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 93299.400000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2818290                       # DTB read hits
system.cpu0.dtb.read_misses                      1523                       # DTB read misses
system.cpu0.dtb.read_acv                           12                       # DTB read access violations
system.cpu0.dtb.read_accesses                  696391                       # DTB read accesses
system.cpu0.dtb.write_hits                    1491275                       # DTB write hits
system.cpu0.dtb.write_misses                      931                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                 162437                       # DTB write accesses
system.cpu0.dtb.data_hits                     4309565                       # DTB hits
system.cpu0.dtb.data_misses                      2454                       # DTB misses
system.cpu0.dtb.data_acv                           26                       # DTB access violations
system.cpu0.dtb.data_accesses                  858828                       # DTB accesses
system.cpu0.itb.fetch_hits                    3839578                       # ITB hits
system.cpu0.itb.fetch_misses                      336                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                3839914                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        55340816                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   13117143                       # Number of instructions committed
system.cpu0.committedOps                     13117143                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             11948835                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1629564                       # Number of float alu accesses
system.cpu0.num_func_calls                     434745                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1166376                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    11948835                       # number of integer instructions
system.cpu0.num_fp_insts                      1629564                       # number of float instructions
system.cpu0.num_int_register_reads           18490822                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           8551847                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             1876982                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1416893                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      4337658                       # number of memory refs
system.cpu0.num_load_insts                    2834339                       # Number of load instructions
system.cpu0.num_store_insts                   1503319                       # Number of store instructions
system.cpu0.num_idle_cycles              17567338.262053                       # Number of idle cycles
system.cpu0.num_busy_cycles              37773477.737947                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.682561                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.317439                       # Percentage of idle cycles
system.cpu0.Branches                          1732532                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                94073      0.72%      0.72% # Class of executed instruction
system.cpu0.op_class::IntAlu                  7524195     57.35%     58.07% # Class of executed instruction
system.cpu0.op_class::IntMult                   21493      0.16%     58.23% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.23% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 585729      4.46%     62.70% # Class of executed instruction
system.cpu0.op_class::FloatCmp                  38240      0.29%     62.99% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   8132      0.06%     63.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                167809      1.28%     64.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  35481      0.27%     64.60% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     64.60% # Class of executed instruction
system.cpu0.op_class::MemRead                 2902115     22.12%     86.72% # Class of executed instruction
system.cpu0.op_class::MemWrite                1508292     11.50%     98.22% # Class of executed instruction
system.cpu0.op_class::IprAccess                234064      1.78%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  13119623                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1596                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     44233                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   12984     38.33%     38.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      9      0.03%     38.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    568      1.68%     40.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1312      3.87%     43.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  19002     56.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               33875                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    12982     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       9      0.03%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     568      2.14%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1312      4.94%     56.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   11678     43.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                26549                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            348488180000     62.97%     62.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               42770000      0.01%     62.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1899280000      0.34%     63.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             9455440000      1.71%     65.03% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           193508460000     34.97%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        553394130000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999846                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.614567                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.783734                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      6.25%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     12.50%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.25%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     18.75%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.25%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 1097      2.77%      2.77% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2709      6.85%      9.63% # number of callpals executed
system.cpu0.kern.callpal::tbi                       7      0.02%      9.65% # number of callpals executed
system.cpu0.kern.callpal::swpipl                27554     69.70%     79.34% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1178      2.98%     82.32% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     82.33% # number of callpals executed
system.cpu0.kern.callpal::rti                    4437     11.22%     93.55% # number of callpals executed
system.cpu0.kern.callpal::callsys                2292      5.80%     99.35% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.01%     99.36% # number of callpals executed
system.cpu0.kern.callpal::rdunique                254      0.64%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 39533                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7145                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2645                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2644                      
system.cpu0.kern.mode_good::user                 2645                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.370049                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.540245                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      527192910000     85.82%     85.82% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         87124130000     14.18%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2709                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4267                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4267                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25947                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25947                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        21988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        33872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   60428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        87952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        94109                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   942221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             21960000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6887000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              704000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119302326                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            21173000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13315251                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           171474                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998437                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12990612                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           171474                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.758494                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.998437                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26410724                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26410724                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     12948148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12948148                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12948148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12948148                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12948148                       # number of overall hits
system.cpu0.icache.overall_hits::total       12948148                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       171476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       171476                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       171476                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        171476                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       171476                       # number of overall misses
system.cpu0.icache.overall_misses::total       171476                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  16507142749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16507142749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  16507142749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16507142749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  16507142749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16507142749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     13119624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13119624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     13119624                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13119624                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     13119624                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13119624                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013070                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013070                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 96265.032710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96265.032710                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 96265.032710                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96265.032710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 96265.032710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96265.032710                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       171476                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       171476                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       171476                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       171476                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       171476                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       171476                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  12088316251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  12088316251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  12088316251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  12088316251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  12088316251                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  12088316251                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.013070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.013070                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013070                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.013070                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013070                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70495.674328                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70495.674328                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70495.674328                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70495.674328                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70495.674328                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70495.674328                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            69217                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          960.547797                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4246989                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            69217                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.357600                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   960.547797                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.938035                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938035                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          844                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8785840                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8785840                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2699124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2699124                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1378526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1378526                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        25328                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        25328                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        17974                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17974                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4077650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4077650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4077650                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4077650                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        89877                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        89877                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        77873                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        77873                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        14424                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14424                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        19078                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        19078                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       167750                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        167750                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       167750                       # number of overall misses
system.cpu0.dcache.overall_misses::total       167750                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6978864442                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6978864442                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5724749217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5724749217                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    914918500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    914918500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   1164309917                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1164309917                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       926000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       926000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  12703613659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12703613659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  12703613659                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12703613659                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2789001                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2789001                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1456399                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1456399                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        39752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        39752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        37052                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        37052                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4245400                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4245400                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4245400                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4245400                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032226                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.053470                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053470                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.362850                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.362850                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.514898                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.514898                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.039513                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.039513                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.039513                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039513                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 77649.058625                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77649.058625                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 73513.916467                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73513.916467                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 63430.289795                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 63430.289795                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 61028.929500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 61028.929500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 75729.440590                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75729.440590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 75729.440590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75729.440590                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        38272                       # number of writebacks
system.cpu0.dcache.writebacks::total            38272                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        89877                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        89877                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        77873                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        77873                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        14424                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14424                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        19070                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        19070                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       167750                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       167750                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       167750                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       167750                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4813156558                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4813156558                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   3757890783                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3757890783                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    595300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    595300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    722223083                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    722223083                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       640000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       640000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   8571047341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8571047341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   8571047341                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8571047341                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    890940000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    890940000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    975020000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    975020000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1865960000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1865960000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.053470                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053470                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.362850                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.362850                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.514682                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.514682                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.039513                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039513                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.039513                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039513                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 53552.706009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53552.706009                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 48256.658701                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48256.658701                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 41271.526622                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41271.526622                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 37872.212008                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 37872.212008                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51094.171928                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51094.171928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51094.171928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51094.171928                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1255712                       # DTB read hits
system.cpu1.dtb.read_misses                       536                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                  407295                       # DTB read accesses
system.cpu1.dtb.write_hits                     572993                       # DTB write hits
system.cpu1.dtb.write_misses                      451                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                  88285                       # DTB write accesses
system.cpu1.dtb.data_hits                     1828705                       # DTB hits
system.cpu1.dtb.data_misses                       987                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                  495580                       # DTB accesses
system.cpu1.itb.fetch_hits                    2151803                       # ITB hits
system.cpu1.itb.fetch_misses                       13                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                2151816                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        55273434                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    5731992                       # Number of instructions committed
system.cpu1.committedOps                      5731992                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              5107719                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                944470                       # Number of float alu accesses
system.cpu1.num_func_calls                     157885                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       458675                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     5107719                       # number of integer instructions
system.cpu1.num_fp_insts                       944470                       # number of float instructions
system.cpu1.num_int_register_reads            8233126                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           3684272                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             1095012                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             829498                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      1840446                       # number of memory refs
system.cpu1.num_load_insts                    1262042                       # Number of load instructions
system.cpu1.num_store_insts                    578404                       # Number of store instructions
system.cpu1.num_idle_cycles              39068389.091507                       # Number of idle cycles
system.cpu1.num_busy_cycles              16205044.908493                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.293180                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.706820                       # Percentage of idle cycles
system.cpu1.Branches                           675425                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                32956      0.57%      0.57% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3224735     56.25%     56.82% # Class of executed instruction
system.cpu1.op_class::IntMult                    9622      0.17%     56.99% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     56.99% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 343949      6.00%     62.99% # Class of executed instruction
system.cpu1.op_class::FloatCmp                  20452      0.36%     63.35% # Class of executed instruction
system.cpu1.op_class::FloatCvt                   3495      0.06%     63.41% # Class of executed instruction
system.cpu1.op_class::FloatMult                102205      1.78%     65.19% # Class of executed instruction
system.cpu1.op_class::FloatDiv                  19102      0.33%     65.52% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.52% # Class of executed instruction
system.cpu1.op_class::MemRead                 1285518     22.42%     87.95% # Class of executed instruction
system.cpu1.op_class::MemWrite                 579902     10.12%     98.06% # Class of executed instruction
system.cpu1.op_class::IprAccess                111043      1.94%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   5732979                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     975                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     22030                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    5988     34.84%     34.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    571      3.32%     38.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    572      3.33%     41.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10057     58.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               17188                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     5988     47.71%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     571      4.55%     52.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     572      4.56%     56.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    5421     43.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                12552                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            468913400000     84.84%     84.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1802980000      0.33%     85.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             4167370000      0.75%     85.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            77850590000     14.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        552734340000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.539028                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.730277                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  498      2.50%      2.50% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1108      5.57%      8.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl                13940     70.08%     78.15% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1138      5.72%     83.87% # number of callpals executed
system.cpu1.kern.callpal::rti                    2110     10.61%     94.48% # number of callpals executed
system.cpu1.kern.callpal::callsys                 972      4.89%     99.37% # number of callpals executed
system.cpu1.kern.callpal::rdunique                126      0.63%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 19892                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1628                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1026                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1590                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1580                      
system.cpu1.kern.mode_good::user                 1026                      
system.cpu1.kern.mode_good::idle                  554                      
system.cpu1.kern.mode_switch_good::kernel     0.970516                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.348428                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.744581                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       78230910000     14.64%     14.64% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         49929550000      9.34%     23.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        406350140000     76.02%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1108                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            62616                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4930595                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            62616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.743372                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11528574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11528574                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5670363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5670363                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5670363                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5670363                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5670363                       # number of overall hits
system.cpu1.icache.overall_hits::total        5670363                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        62616                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        62616                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        62616                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         62616                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        62616                       # number of overall misses
system.cpu1.icache.overall_misses::total        62616                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   6029701750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6029701750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   6029701750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6029701750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   6029701750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6029701750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5732979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5732979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5732979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5732979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5732979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5732979                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.010922                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010922                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.010922                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010922                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.010922                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010922                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96296.501693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96296.501693                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96296.501693                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96296.501693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96296.501693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96296.501693                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        62616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        62616                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        62616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        62616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        62616                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        62616                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   4417515250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4417515250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   4417515250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4417515250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   4417515250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   4417515250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.010922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.010922                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010922                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.010922                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010922                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70549.304491                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70549.304491                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70549.304491                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70549.304491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70549.304491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70549.304491                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            27986                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          718.259881                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             705528                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            27986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.210034                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   718.259881                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.701426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.701426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          717                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          716                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.700195                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3731447                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3731447                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1203506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1203506                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       530423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        530423                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         9358                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9358                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         6491                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6491                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1733929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1733929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1733929                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1733929                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        42737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        42737                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        29000                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29000                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         5905                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5905                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         8268                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8268                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        71737                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         71737                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        71737                       # number of overall misses
system.cpu1.dcache.overall_misses::total        71737                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3363498231                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3363498231                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1993378075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1993378075                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    367926500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    367926500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    504966091                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    504966091                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       288000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       288000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   5356876306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5356876306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   5356876306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5356876306                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1246243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1246243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       559423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       559423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        15263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        14759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1805666                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1805666                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1805666                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1805666                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.034293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034293                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.051839                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051839                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.386883                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.386883                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.560201                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.560201                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.039729                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.039729                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.039729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.039729                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 78702.254042                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78702.254042                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 68737.175000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68737.175000                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 62307.620660                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62307.620660                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61074.757015                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61074.757015                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 74673.826700                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74673.826700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 74673.826700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74673.826700                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12781                       # number of writebacks
system.cpu1.dcache.writebacks::total            12781                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        42737                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42737                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        29000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         5905                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5905                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         8268                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         8268                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        71737                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71737                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        71737                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71737                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2329449769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2329449769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1250240925                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1250240925                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    237843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    237843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    313175909                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    313175909                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   3579690694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3579690694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   3579690694                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3579690694                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    360134000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    360134000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    360134000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    360134000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.034293                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034293                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.051839                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051839                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.386883                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.386883                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.560201                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.560201                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.039729                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039729                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.039729                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039729                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 54506.628191                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54506.628191                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43111.756034                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43111.756034                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 40278.323455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40278.323455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37878.073174                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37878.073174                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 49900.200650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49900.200650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49900.200650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49900.200650                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     3301433                       # DTB read hits
system.cpu2.dtb.read_misses                      1712                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  939170                       # DTB read accesses
system.cpu2.dtb.write_hits                    1800025                       # DTB write hits
system.cpu2.dtb.write_misses                     1336                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 227565                       # DTB write accesses
system.cpu2.dtb.data_hits                     5101458                       # DTB hits
system.cpu2.dtb.data_misses                      3048                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 1166735                       # DTB accesses
system.cpu2.itb.fetch_hits                    5188754                       # ITB hits
system.cpu2.itb.fetch_misses                      383                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                5189137                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        55273443                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   15952707                       # Number of instructions committed
system.cpu2.committedOps                     15952707                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             14380725                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               2221039                       # Number of float alu accesses
system.cpu2.num_func_calls                     454438                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1355989                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    14380725                       # number of integer instructions
system.cpu2.num_fp_insts                      2221039                       # number of float instructions
system.cpu2.num_int_register_reads           22838715                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          10288363                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             2600586                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            1947976                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      5133061                       # number of memory refs
system.cpu2.num_load_insts                    3319392                       # Number of load instructions
system.cpu2.num_store_insts                   1813669                       # Number of store instructions
system.cpu2.num_idle_cycles              9684376.956146                       # Number of idle cycles
system.cpu2.num_busy_cycles              45589066.043854                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.824792                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.175208                       # Percentage of idle cycles
system.cpu2.Branches                          1967200                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               124275      0.78%      0.78% # Class of executed instruction
system.cpu2.op_class::IntAlu                  9140088     57.28%     58.06% # Class of executed instruction
system.cpu2.op_class::IntMult                   27046      0.17%     58.23% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.23% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 815759      5.11%     63.34% # Class of executed instruction
system.cpu2.op_class::FloatCmp                  55687      0.35%     63.69% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  12834      0.08%     63.77% # Class of executed instruction
system.cpu2.op_class::FloatMult                231744      1.45%     65.23% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  51450      0.32%     65.55% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::MemRead                 3399018     21.30%     86.85% # Class of executed instruction
system.cpu2.op_class::MemWrite                1820281     11.41%     98.26% # Class of executed instruction
system.cpu2.op_class::IprAccess                277579      1.74%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  15955762                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1105                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     53205                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   15345     38.56%     38.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     20      0.05%     38.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    573      1.44%     40.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1084      2.72%     42.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  22768     57.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               39790                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    15344     49.01%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      20      0.06%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     573      1.83%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1084      3.46%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   14288     45.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                31309                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            328116240000     59.36%     59.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               98520000      0.02%     59.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1901160000      0.34%     59.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             7788870000      1.41%     61.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           214829640000     38.87%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        552734430000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999935                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.627547                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.786856                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.72%      1.72% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.72%      3.45% # number of syscalls executed
system.cpu2.kern.syscall::4                        28     48.28%     51.72% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      6.90%     58.62% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.72%     60.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.72%     62.07% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     27.59%     89.66% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      5.17%     94.83% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.72%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.72%     98.28% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.72%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    58                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1683      3.50%      3.50% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2990      6.22%      9.71% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.01%      9.72% # number of callpals executed
system.cpu2.kern.callpal::swpipl                32795     68.18%     77.90% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1220      2.54%     80.44% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     80.44% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     80.44% # number of callpals executed
system.cpu2.kern.callpal::rti                    5329     11.08%     91.52% # number of callpals executed
system.cpu2.kern.callpal::callsys                3433      7.14%     98.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     98.66% # number of callpals executed
system.cpu2.kern.callpal::rdunique                643      1.34%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 48101                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8318                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3818                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3818                      
system.cpu2.kern.mode_good::user                 3818                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.459005                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.629202                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      430081300000     78.08%     78.08% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        120708870000     21.92%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2990                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           211953                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15751405                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           211953                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            74.315556                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         32123477                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        32123477                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     15743809                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15743809                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     15743809                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15743809                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     15743809                       # number of overall hits
system.cpu2.icache.overall_hits::total       15743809                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       211953                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       211953                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       211953                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        211953                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       211953                       # number of overall misses
system.cpu2.icache.overall_misses::total       211953                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  20466996499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  20466996499                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  20466996499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  20466996499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  20466996499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  20466996499                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     15955762                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15955762                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     15955762                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15955762                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     15955762                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15955762                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.013284                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013284                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.013284                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013284                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.013284                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013284                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 96563.844338                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 96563.844338                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 96563.844338                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 96563.844338                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 96563.844338                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 96563.844338                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       211953                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       211953                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       211953                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       211953                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       211953                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       211953                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  14991166501                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  14991166501                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  14991166501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  14991166501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  14991166501                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  14991166501                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.013284                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013284                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.013284                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013284                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.013284                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013284                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70728.729959                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70728.729959                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70728.729959                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70728.729959                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70728.729959                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70728.729959                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           111373                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          946.947815                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4944105                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           111373                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            44.392312                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   946.947815                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.924754                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.924754                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          775                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          772                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10433070                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10433070                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3142940                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3142940                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1659539                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1659539                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        32486                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        32486                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        25261                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        25261                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4802479                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4802479                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4802479                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4802479                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       125656                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       125656                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        96937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        96937                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        16424                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16424                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        21596                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21596                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       222593                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        222593                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       222593                       # number of overall misses
system.cpu2.dcache.overall_misses::total       222593                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   9843340142                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9843340142                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   7052039347                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7052039347                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1035300250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1035300250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1321753129                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1321753129                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      1164000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1164000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  16895379489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16895379489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  16895379489                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16895379489                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3268596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3268596                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1756476                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1756476                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        48910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        48910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        46857                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        46857                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5025072                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5025072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5025072                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5025072                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.038443                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038443                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.055188                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055188                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.335800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.335800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.460892                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460892                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.044296                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.044296                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.044296                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.044296                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 78335.615824                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78335.615824                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 72748.685713                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72748.685713                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 63035.816488                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 63035.816488                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 61203.608492                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 61203.608492                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 75902.564272                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75902.564272                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 75902.564272                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75902.564272                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        68898                       # number of writebacks
system.cpu2.dcache.writebacks::total            68898                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       125656                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       125656                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        96937                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        96937                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        16424                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        16424                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        21581                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        21581                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       222593                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       222593                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       222593                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       222593                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6805356858                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6805356858                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   4637741653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4637741653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    671784750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    671784750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    826818871                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    826818871                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       790000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       790000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  11443098511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11443098511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  11443098511                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11443098511                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     27920000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     27920000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    776385000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    776385000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    804305000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    804305000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.038443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.055188                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055188                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.335800                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.335800                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.460572                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460572                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.044296                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.044296                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.044296                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.044296                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 54158.630372                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 54158.630372                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47842.842805                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47842.842805                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 40902.627253                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40902.627253                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 38312.352115                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 38312.352115                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 51408.168770                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51408.168770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 51408.168770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51408.168770                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2706829                       # DTB read hits
system.cpu3.dtb.read_misses                      1372                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  785487                       # DTB read accesses
system.cpu3.dtb.write_hits                    1467529                       # DTB write hits
system.cpu3.dtb.write_misses                      877                       # DTB write misses
system.cpu3.dtb.write_acv                          21                       # DTB write access violations
system.cpu3.dtb.write_accesses                 221010                       # DTB write accesses
system.cpu3.dtb.data_hits                     4174358                       # DTB hits
system.cpu3.dtb.data_misses                      2249                       # DTB misses
system.cpu3.dtb.data_acv                           33                       # DTB access violations
system.cpu3.dtb.data_accesses                 1006497                       # DTB accesses
system.cpu3.itb.fetch_hits                    4173007                       # ITB hits
system.cpu3.itb.fetch_misses                      352                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                4173359                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        55262591                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   12595127                       # Number of instructions committed
system.cpu3.committedOps                     12595127                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             11445556                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1643727                       # Number of float alu accesses
system.cpu3.num_func_calls                     360216                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1112227                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    11445556                       # number of integer instructions
system.cpu3.num_fp_insts                      1643727                       # number of float instructions
system.cpu3.num_int_register_reads           17934211                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           8150163                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             1889198                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1427917                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      4202824                       # number of memory refs
system.cpu3.num_load_insts                    2723019                       # Number of load instructions
system.cpu3.num_store_insts                   1479805                       # Number of store instructions
system.cpu3.num_idle_cycles              19116116.443849                       # Number of idle cycles
system.cpu3.num_busy_cycles              36146474.556151                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.654086                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.345914                       # Percentage of idle cycles
system.cpu3.Branches                          1596790                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                96440      0.77%      0.77% # Class of executed instruction
system.cpu3.op_class::IntAlu                  7160157     56.84%     57.60% # Class of executed instruction
system.cpu3.op_class::IntMult                   20638      0.16%     57.77% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 589275      4.68%     62.45% # Class of executed instruction
system.cpu3.op_class::FloatCmp                  38176      0.30%     62.75% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   8161      0.06%     62.81% # Class of executed instruction
system.cpu3.op_class::FloatMult                168606      1.34%     64.15% # Class of executed instruction
system.cpu3.op_class::FloatDiv                  35256      0.28%     64.43% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.43% # Class of executed instruction
system.cpu3.op_class::MemRead                 2777402     22.05%     86.48% # Class of executed instruction
system.cpu3.op_class::MemWrite                1483682     11.78%     98.26% # Class of executed instruction
system.cpu3.op_class::IprAccess                219616      1.74%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  12597409                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1537                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     40732                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   11929     39.16%     39.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    574      1.88%     41.05% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   1383      4.54%     45.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  16574     54.41%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               30460                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    11929     48.75%     48.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     574      2.35%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    1383      5.65%     56.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   10583     43.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                24469                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            367114830000     66.43%     66.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1893060000      0.34%     66.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             9887990000      1.79%     68.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           173743660000     31.44%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        552639540000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.638530                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.803316                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu3.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu3.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     12.50%     62.50% # number of syscalls executed
system.cpu3.kern.syscall::19                        1     12.50%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     12.50%     87.50% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     12.50%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1054      2.91%      2.91% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 2796      7.73%     10.65% # number of callpals executed
system.cpu3.kern.callpal::tbi                      10      0.03%     10.67% # number of callpals executed
system.cpu3.kern.callpal::swpipl                24070     66.56%     77.24% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1210      3.35%     80.58% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     80.58% # number of callpals executed
system.cpu3.kern.callpal::rti                    4454     12.32%     92.90% # number of callpals executed
system.cpu3.kern.callpal::callsys                2308      6.38%     99.28% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.01%     99.29% # number of callpals executed
system.cpu3.kern.callpal::rdunique                256      0.71%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 36162                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             7252                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2630                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2631                      
system.cpu3.kern.mode_good::user                 2630                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.362796                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.532382                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      440796400000     81.91%     81.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         97377420000     18.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    2796                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           159600                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999981                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12387832                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           159600                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            77.617995                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.999981                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25354417                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25354417                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     12437807                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12437807                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     12437807                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12437807                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     12437807                       # number of overall hits
system.cpu3.icache.overall_hits::total       12437807                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       159601                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       159601                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       159601                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        159601                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       159601                       # number of overall misses
system.cpu3.icache.overall_misses::total       159601                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  15368508498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  15368508498                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  15368508498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  15368508498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  15368508498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  15368508498                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     12597408                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12597408                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     12597408                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12597408                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     12597408                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12597408                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.012669                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.012669                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.012669                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.012669                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.012669                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.012669                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 96293.309553                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96293.309553                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 96293.309553                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96293.309553                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 96293.309553                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96293.309553                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       159601                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       159601                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       159601                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       159601                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       159601                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       159601                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  11256310502                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  11256310502                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  11256310502                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  11256310502                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  11256310502                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  11256310502                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.012669                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.012669                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.012669                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.012669                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.012669                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.012669                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70527.819387                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70527.819387                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70527.819387                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70527.819387                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70527.819387                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70527.819387                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            68505                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          964.809647                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3950393                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            68505                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            57.665762                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   964.809647                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.942197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.942197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          839                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          8526145                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         8526145                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2595629                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2595629                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1362993                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1362993                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        21913                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        21913                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        16170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3958622                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3958622                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3958622                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3958622                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        89960                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        89960                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        73994                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        73994                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        14121                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14121                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        18219                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18219                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       163954                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        163954                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       163954                       # number of overall misses
system.cpu3.dcache.overall_misses::total       163954                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   6949369450                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6949369450                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   5393732011                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5393732011                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    888678998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    888678998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1117087530                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1117087530                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       464000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       464000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  12343101461                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12343101461                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  12343101461                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12343101461                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2685589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2685589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1436987                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1436987                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        36034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        36034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        34389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        34389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4122576                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4122576                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4122576                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4122576                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.033497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.033497                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.051492                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.051492                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.391880                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.391880                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.529792                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.529792                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.039770                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.039770                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.039770                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.039770                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 77249.549244                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77249.549244                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 72894.180758                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72894.180758                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 62933.149069                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 62933.149069                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 61314.426149                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 61314.426149                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 75283.930011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75283.930011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 75283.930011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75283.930011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        39167                       # number of writebacks
system.cpu3.dcache.writebacks::total            39167                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        89960                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        89960                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        73994                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        73994                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        14121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        14121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        18213                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        18213                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       163954                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       163954                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       163954                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       163954                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   4790441550                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4790441550                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3539557989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3539557989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    576385002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    576385002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    700434470                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    700434470                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       310000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       310000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   8329999539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8329999539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   8329999539                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8329999539                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    663900000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    663900000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    665700000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    665700000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.033497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.051492                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.051492                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.391880                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.391880                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.529617                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.529617                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.039770                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.039770                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.039770                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039770                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 53250.795353                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 53250.795353                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 47835.743290                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47835.743290                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 40817.576801                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40817.576801                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 38457.940482                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 38457.940482                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 50806.930840                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 50806.930840                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 50806.930840                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 50806.930840                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.094813                       # Number of seconds simulated
sim_ticks                                 94812620000                       # Number of ticks simulated
final_tick                               5414871500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               60591707                       # Simulator instruction rate (inst/s)
host_op_rate                                 60591432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            32712163320                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464112                       # Number of bytes of host memory used
host_seconds                                     2.90                       # Real time elapsed on the host
sim_insts                                   175616907                       # Number of instructions simulated
sim_ops                                     175616907                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1069312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1169024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         168448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         158208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1684544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         858624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         439232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         306240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5855616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1069312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       168448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1684544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       439232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3361536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1472384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2209664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           16708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           18266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           26321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           13416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            4785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               91494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         23006                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          11278161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          12329835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           20925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1776641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1668639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          17767086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           9056010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4632632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3229950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              61759880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     11278161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1776641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     17767086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4632632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35454521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15529409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7776180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23305589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15529409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         11278161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         12329835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7797105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1776641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1668639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         17767086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          9056010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4632632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3229950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85065469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       91494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34526                       # Number of write requests accepted
system.mem_ctrls.readBursts                     91494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5809472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2202880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5855616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2209664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    721                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   112                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1699                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1767                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   94812620000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 91494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34526                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.308122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.785421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.678944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22424     50.46%     50.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12569     28.28%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4193      9.44%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1646      3.70%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1304      2.93%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          414      0.93%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          302      0.68%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      0.50%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1361      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.563863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.864079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1174     73.15%     73.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          262     16.32%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           96      5.98%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           33      2.06%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           16      1.00%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.25%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1605                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.445483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.001447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.377573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           163     10.16%     10.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1185     73.83%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            15      0.93%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            14      0.87%     85.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            11      0.69%     86.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      1.00%     87.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            11      0.69%     88.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            49      3.05%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            22      1.37%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            23      1.43%     94.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.19%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            13      0.81%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.19%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.06%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             7      0.44%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.25%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.44%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             4      0.25%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.12%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             4      0.25%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.06%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.06%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             4      0.25%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             5      0.31%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             3      0.19%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             3      0.19%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             3      0.19%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.06%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             2      0.12%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.12%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.06%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             3      0.19%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.06%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             4      0.25%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             3      0.19%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             4      0.25%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.06%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.06%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             5      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1605                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1144100501                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2846094251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  453865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12603.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31353.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     61.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    54106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26649                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     752361.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    40338047000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3166020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     51309385500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6550936560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8635500720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3574419750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4711830750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19589707800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            23178628200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2327583600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2278756800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        353672966400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        353672966400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1355192176095                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1464514674300                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2060156909250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1964259981000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3801064699455                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3821252338170                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.967864                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.696049                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               81742                       # Transaction distribution
system.membus.trans_dist::ReadResp              81742                       # Transaction distribution
system.membus.trans_dist::WriteReq               2077                       # Transaction distribution
system.membus.trans_dist::WriteResp              2077                       # Transaction distribution
system.membus.trans_dist::Writeback             23006                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2706                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1374                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4080                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19458                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19458                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        33417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        33417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        52787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        62697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         5264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         5264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         6719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         6957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        52642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        52642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        39181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        40291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        13726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        13726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        13973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        14295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 252391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1069312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1069312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1899968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1905994                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       168448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       168448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          836                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       230464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       231300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1684544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1684544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1385984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1387932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       439232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       439232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       448064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       449120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8075146                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8379                       # Total snoops (count)
system.membus.snoop_fanout::samples            136100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  136100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              136100                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7868998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           412330978                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11811245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          156585250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          201116096                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy           24689500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           27025650                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          246287000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          148925790                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer8.occupancy           64271500                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy           56938000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4776233                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4776233                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4776233                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4776233                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4776233                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4776233                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154072.032258                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154072.032258                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 154072.032258                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 154072.032258                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 154072.032258                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 154072.032258                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3151733                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3151733                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    717735315                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    717735315                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3151733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3151733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3151733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3151733                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 101668.806452                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 101668.806452                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62303.412760                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62303.412760                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 101668.806452                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 101668.806452                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 101668.806452                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 101668.806452                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      439438                       # DTB read hits
system.cpu0.dtb.read_misses                       507                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  190672                       # DTB read accesses
system.cpu0.dtb.write_hits                     305725                       # DTB write hits
system.cpu0.dtb.write_misses                      132                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                 119031                       # DTB write accesses
system.cpu0.dtb.data_hits                      745163                       # DTB hits
system.cpu0.dtb.data_misses                       639                       # DTB misses
system.cpu0.dtb.data_acv                           14                       # DTB access violations
system.cpu0.dtb.data_accesses                  309703                       # DTB accesses
system.cpu0.itb.fetch_hits                     942767                       # ITB hits
system.cpu0.itb.fetch_misses                      309                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 943076                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         9481262                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2192623                       # Number of instructions committed
system.cpu0.committedOps                      2192623                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              2084533                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 79606                       # Number of float alu accesses
system.cpu0.num_func_calls                     108658                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       199113                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     2084533                       # number of integer instructions
system.cpu0.num_fp_insts                        79606                       # number of float instructions
system.cpu0.num_int_register_reads            2906765                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1509486                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               85908                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              60170                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       747008                       # number of memory refs
system.cpu0.num_load_insts                     440719                       # Number of load instructions
system.cpu0.num_store_insts                    306289                       # Number of store instructions
system.cpu0.num_idle_cycles              3174460.249967                       # Number of idle cycles
system.cpu0.num_busy_cycles              6306801.750033                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.665186                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.334814                       # Percentage of idle cycles
system.cpu0.Branches                           328090                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                31657      1.44%      1.44% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1328336     60.56%     62.01% # Class of executed instruction
system.cpu0.op_class::IntMult                    1957      0.09%     62.10% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.10% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  19560      0.89%     62.99% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.99% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    596      0.03%     63.02% # Class of executed instruction
system.cpu0.op_class::FloatMult                 15360      0.70%     63.72% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    409      0.02%     63.73% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     63.73% # Class of executed instruction
system.cpu0.op_class::MemRead                  454719     20.73%     84.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                 306904     13.99%     98.46% # Class of executed instruction
system.cpu0.op_class::IprAccess                 33778      1.54%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   2193276                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     159                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      6814                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2172     39.91%     39.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.18%     40.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     97      1.78%     41.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     15      0.28%     42.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3148     57.85%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5442                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2170     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.22%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      97      2.18%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      15      0.34%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2156     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4448                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             73686800000     77.72%     77.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               48360000      0.05%     77.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              319480000      0.34%     78.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              121850000      0.13%     78.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            20636560000     21.77%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         94813050000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999079                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.684879                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.817347                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2     11.11%     11.11% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.56%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     11.11%     27.78% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      5.56%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.56%     38.89% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.56%     44.44% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.56%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.56%     55.56% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     16.67%     72.22% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    18                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   21      0.37%      0.37% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   95      1.66%      2.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.05%      2.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5013     87.49%     89.56% # number of callpals executed
system.cpu0.kern.callpal::rdps                    185      3.23%     92.79% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     92.81% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     92.83% # number of callpals executed
system.cpu0.kern.callpal::rti                     307      5.36%     98.18% # number of callpals executed
system.cpu0.kern.callpal::callsys                  89      1.55%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.05%     99.79% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 12      0.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5730                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              402                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                211                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                211                      
system.cpu0.kern.mode_good::user                  211                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.524876                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.688418                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       70526060000     74.38%     74.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         24286990000     25.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      95                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3744                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3744                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13597                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13597                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9554                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   747394                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1079000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6037000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103751293                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9503000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11588755                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            16707                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.990653                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2185852                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            16707                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           130.834501                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.990653                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4403261                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4403261                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2176567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2176567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2176567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2176567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2176567                       # number of overall hits
system.cpu0.icache.overall_hits::total        2176567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        16709                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16709                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        16709                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16709                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        16709                       # number of overall misses
system.cpu0.icache.overall_misses::total        16709                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1607472250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1607472250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1607472250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1607472250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1607472250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1607472250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2193276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2193276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2193276                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2193276                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2193276                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2193276                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007618                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007618                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007618                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007618                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007618                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 96203.976899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96203.976899                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 96203.976899                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96203.976899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 96203.976899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96203.976899                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        16709                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16709                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        16709                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16709                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        16709                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16709                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1175000750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1175000750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1175000750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1175000750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1175000750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1175000750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007618                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007618                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007618                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007618                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007618                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007618                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70321.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70321.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70321.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70321.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70321.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70321.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            18543                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          906.515484                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             718510                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18543                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.748315                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   906.515484                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.885269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.885269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          870                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1502568                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1502568                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       421539                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         421539                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       289254                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        289254                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4391                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4391                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3703                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       710793                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          710793                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       710793                       # number of overall hits
system.cpu0.dcache.overall_hits::total         710793                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        10169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10169                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10898                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10898                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          576                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          576                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          562                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          562                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        21067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         21067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        21067                       # number of overall misses
system.cpu0.dcache.overall_misses::total        21067                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    944494246                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    944494246                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    989985707                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    989985707                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     46117250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46117250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     33756893                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33756893                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        82000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        82000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1934479953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1934479953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1934479953                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1934479953                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       431708                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       431708                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       300152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       300152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       731860                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       731860                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       731860                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       731860                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.023555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023555                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.036308                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036308                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.115965                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.115965                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.131770                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.131770                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.028786                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028786                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.028786                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028786                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 92879.756712                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92879.756712                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 90841.044871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90841.044871                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 80064.670139                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80064.670139                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60065.645907                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60065.645907                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 91825.127118                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91825.127118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 91825.127118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91825.127118                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11421                       # number of writebacks
system.cpu0.dcache.writebacks::total            11421                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        10169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10169                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        10898                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10898                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          576                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          576                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          561                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          561                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        21067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        21067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        21067                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        21067                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    680023754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    680023754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    720136293                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    720136293                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     32164750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     32164750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     20262107                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20262107                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1400160047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1400160047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1400160047                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1400160047                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    778142000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    778142000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    312086000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    312086000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1090228000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1090228000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036308                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036308                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.115965                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.115965                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.131536                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131536                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.028786                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.028786                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.028786                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.028786                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66872.234635                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66872.234635                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 66079.674527                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66079.674527                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 55841.579861                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55841.579861                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 36117.837790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36117.837790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 66462.241753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66462.241753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 66462.241753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66462.241753                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       58871                       # DTB read hits
system.cpu1.dtb.read_misses                       324                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1837                       # DTB read accesses
system.cpu1.dtb.write_hits                      35851                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    879                       # DTB write accesses
system.cpu1.dtb.data_hits                       94722                       # DTB hits
system.cpu1.dtb.data_misses                       362                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2716                       # DTB accesses
system.cpu1.itb.fetch_hits                      44248                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  44373                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         9472654                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     299282                       # Number of instructions committed
system.cpu1.committedOps                       299282                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               287221                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   249                       # Number of float alu accesses
system.cpu1.num_func_calls                       9294                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        28234                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      287221                       # number of integer instructions
system.cpu1.num_fp_insts                          249                       # number of float instructions
system.cpu1.num_int_register_reads             385841                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            220710                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 120                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                121                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        95919                       # number of memory refs
system.cpu1.num_load_insts                      59748                       # Number of load instructions
system.cpu1.num_store_insts                     36171                       # Number of store instructions
system.cpu1.num_idle_cycles              8635220.243683                       # Number of idle cycles
system.cpu1.num_busy_cycles              837433.756317                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.088405                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.911595                       # Percentage of idle cycles
system.cpu1.Branches                            41725                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 3728      1.24%      1.24% # Class of executed instruction
system.cpu1.op_class::IntAlu                   183791     61.33%     62.58% # Class of executed instruction
system.cpu1.op_class::IntMult                     725      0.24%     62.82% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.82% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     42      0.01%     62.83% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.83% # Class of executed instruction
system.cpu1.op_class::MemRead                   61581     20.55%     83.38% # Class of executed instruction
system.cpu1.op_class::MemWrite                  36195     12.08%     95.46% # Class of executed instruction
system.cpu1.op_class::IprAccess                 13600      4.54%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    299665                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     100                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2565                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     526     29.43%     29.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     97      5.43%     34.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      5      0.28%     35.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1159     64.86%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1787                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      526     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      97      8.44%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       5      0.44%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     521     45.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1149                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             90963950000     96.03%     96.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              300030000      0.32%     96.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               50630000      0.05%     96.40% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3411930000      3.60%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         94726540000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.449525                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.642977                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      2.92%      2.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.20%      3.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1516     77.54%     80.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                    199     10.18%     90.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     169      8.64%     99.49% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.46%     99.95% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1955                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 99                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 70                      
system.cpu1.kern.mode_good::user                   69                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.551181                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.010101                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.474576                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4354740000      7.10%      7.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           410420000      0.67%      7.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         56590360000     92.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             2632                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1003118                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2632                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           381.123860                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           601962                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          601962                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       297033                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         297033                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       297033                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          297033                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       297033                       # number of overall hits
system.cpu1.icache.overall_hits::total         297033                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2632                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2632                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2632                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2632                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2632                       # number of overall misses
system.cpu1.icache.overall_misses::total         2632                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    254825500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    254825500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    254825500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    254825500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    254825500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    254825500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       299665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       299665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       299665                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       299665                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       299665                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       299665                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008783                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008783                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008783                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008783                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008783                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008783                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96818.199088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96818.199088                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96818.199088                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96818.199088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96818.199088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96818.199088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2632                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2632                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2632                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2632                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2632                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2632                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    186347500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    186347500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    186347500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    186347500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    186347500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    186347500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008783                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008783                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008783                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008783                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008783                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008783                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70800.721884                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70800.721884                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70800.721884                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70800.721884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70800.721884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70800.721884                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2350                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          784.192657                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             944203                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2350                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           401.788511                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   784.192657                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.765813                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.765813                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          753                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          750                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.735352                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           193353                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          193353                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        56744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          56744                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        33867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         33867                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          815                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          803                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          803                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        90611                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           90611                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        90611                       # number of overall hits
system.cpu1.dcache.overall_hits::total          90611                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1794                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1794                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1104                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           66                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2898                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2898                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    162594499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    162594499                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     97586435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     97586435                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      5068750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5068750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      3733966                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3733966                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    260180934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    260180934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    260180934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    260180934                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        58538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        58538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        34971                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        34971                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          869                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          869                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        93509                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        93509                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        93509                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        93509                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030647                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030647                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.031569                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.031569                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.063218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.063218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.075949                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.075949                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030992                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030992                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030992                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030992                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 90632.385173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90632.385173                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 88393.509964                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88393.509964                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 92159.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 92159.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 56575.242424                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 56575.242424                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 89779.480331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89779.480331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 89779.480331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89779.480331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1129                       # number of writebacks
system.cpu1.dcache.writebacks::total             1129                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1794                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1794                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1104                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1104                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           55                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2898                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2898                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    116535501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    116535501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     69912565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     69912565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      3681250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3681250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1943034                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1943034                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    186448066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    186448066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    186448066                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    186448066                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     24612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     24612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     25212000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     25212000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.030647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.031569                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031569                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.063218                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063218                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.075949                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.075949                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.030992                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.030992                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.030992                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030992                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 64958.473244                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64958.473244                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 63326.598732                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63326.598732                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 66931.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66931.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 29439.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 29439.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 64336.806763                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64336.806763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 64336.806763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64336.806763                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      333275                       # DTB read hits
system.cpu2.dtb.read_misses                       381                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  111781                       # DTB read accesses
system.cpu2.dtb.write_hits                     201237                       # DTB write hits
system.cpu2.dtb.write_misses                      127                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                  58776                       # DTB write accesses
system.cpu2.dtb.data_hits                      534512                       # DTB hits
system.cpu2.dtb.data_misses                       508                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                  170557                       # DTB accesses
system.cpu2.itb.fetch_hits                     710671                       # ITB hits
system.cpu2.itb.fetch_misses                      353                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 711024                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         9472368                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    1703498                       # Number of instructions committed
system.cpu2.committedOps                      1703498                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              1512068                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                202138                       # Number of float alu accesses
system.cpu2.num_func_calls                      55870                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       172622                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     1512068                       # number of integer instructions
system.cpu2.num_fp_insts                       202138                       # number of float instructions
system.cpu2.num_int_register_reads            2308262                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           1067918                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              253701                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             167646                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       536358                       # number of memory refs
system.cpu2.num_load_insts                     334601                       # Number of load instructions
system.cpu2.num_store_insts                    201757                       # Number of store instructions
system.cpu2.num_idle_cycles              4634894.704780                       # Number of idle cycles
system.cpu2.num_busy_cycles              4837473.295220                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.510693                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.489307                       # Percentage of idle cycles
system.cpu2.Branches                           245424                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                43188      2.53%      2.53% # Class of executed instruction
system.cpu2.op_class::IntAlu                   955836     56.09%     58.63% # Class of executed instruction
system.cpu2.op_class::IntMult                    4560      0.27%     58.90% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.90% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  72121      4.23%     63.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                   5957      0.35%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   8925      0.52%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                 37135      2.18%     66.18% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   2222      0.13%     66.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.31% # Class of executed instruction
system.cpu2.op_class::MemRead                  342549     20.10%     86.41% # Class of executed instruction
system.cpu2.op_class::MemWrite                 202336     11.87%     98.29% # Class of executed instruction
system.cpu2.op_class::IprAccess                 29184      1.71%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   1704013                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     108                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6155                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1626     35.50%     35.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.37%     35.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     97      2.12%     37.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     15      0.33%     38.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2825     61.68%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4580                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1625     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.51%     48.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      97      2.88%     51.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      15      0.45%     52.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1612     47.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3366                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             80617600000     85.11%     85.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               90920000      0.10%     85.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              321060000      0.34%     85.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              116570000      0.12%     85.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13577530000     14.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         94723680000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999385                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.570619                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.734934                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.08%      2.08% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.08%      4.17% # number of syscalls executed
system.cpu2.kern.syscall::4                        29     60.42%     64.58% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     10.42%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.08%     77.08% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.08%     79.17% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      8.33%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.08%     95.83% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.08%     97.92% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.08%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    48                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   19      0.37%      0.37% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   85      1.65%      2.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.02%      2.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4159     80.62%     82.65% # number of callpals executed
system.cpu2.kern.callpal::rdps                    269      5.21%     87.87% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     87.89% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     87.90% # number of callpals executed
system.cpu2.kern.callpal::rti                     293      5.68%     93.58% # number of callpals executed
system.cpu2.kern.callpal::callsys                  90      1.74%     95.33% # number of callpals executed
system.cpu2.kern.callpal::rdunique                240      4.65%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5159                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              377                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                186                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                186                      
system.cpu2.kern.mode_good::user                  186                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.493369                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.660746                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       78054530000     82.22%     82.22% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         16877020000     17.78%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      85                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            26321                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1688572                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26321                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            64.153034                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3434347                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3434347                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1677692                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1677692                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1677692                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1677692                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1677692                       # number of overall hits
system.cpu2.icache.overall_hits::total        1677692                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        26321                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26321                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        26321                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26321                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        26321                       # number of overall misses
system.cpu2.icache.overall_misses::total        26321                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   2520930000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2520930000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   2520930000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2520930000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   2520930000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2520930000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1704013                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1704013                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1704013                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1704013                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1704013                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1704013                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015446                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015446                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015446                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015446                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015446                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015446                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95776.376277                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95776.376277                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95776.376277                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95776.376277                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95776.376277                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95776.376277                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        26321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26321                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        26321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        26321                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26321                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1846028000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1846028000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1846028000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1846028000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1846028000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1846028000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.015446                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.015446                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.015446                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.015446                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.015446                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.015446                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70135.177235                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70135.177235                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70135.177235                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70135.177235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70135.177235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70135.177235                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            13465                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          862.476069                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             522656                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13465                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            38.815893                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   862.476069                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.842262                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.842262                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          733                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          730                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.715820                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1085705                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1085705                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       321348                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         321348                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       189012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        189012                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         3836                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3836                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3731                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3731                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       510360                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          510360                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       510360                       # number of overall hits
system.cpu2.dcache.overall_hits::total         510360                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         8290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8290                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         7697                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7697                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          582                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          582                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          499                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          499                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        15987                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15987                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        15987                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15987                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    775879499                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    775879499                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    689640837                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    689640837                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     44020500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     44020500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     30417954                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30417954                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       226000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       226000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1465520336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1465520336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1465520336                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1465520336                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       329638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       329638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       196709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       196709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         4418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4230                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4230                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       526347                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       526347                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       526347                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       526347                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.025149                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025149                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.039129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039129                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.131734                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.131734                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.117967                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.117967                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030373                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030373                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030373                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030373                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 93592.219421                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93592.219421                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 89598.653631                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89598.653631                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 75636.597938                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 75636.597938                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60957.823647                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60957.823647                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 91669.502471                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91669.502471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 91669.502471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91669.502471                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8240                       # number of writebacks
system.cpu2.dcache.writebacks::total             8240                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         8290                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8290                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         7697                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7697                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          582                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          582                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          499                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          499                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        15987                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        15987                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        15987                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        15987                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    560682501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    560682501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    500123163                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    500123163                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     30062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     30062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     19000046                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     19000046                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       160000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       160000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1060805664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1060805664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1060805664                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1060805664                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     26210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     26210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     70982000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     70982000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     97192000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     97192000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.025149                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.025149                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.039129                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.039129                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.131734                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131734                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.117967                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.117967                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.030373                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030373                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.030373                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.030373                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 67633.594813                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67633.594813                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 64976.375601                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64976.375601                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 51653.780069                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51653.780069                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 38076.244489                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 38076.244489                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 66354.266842                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66354.266842                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 66354.266842                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66354.266842                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                       98377                       # DTB read hits
system.cpu3.dtb.read_misses                       352                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                   13951                       # DTB read accesses
system.cpu3.dtb.write_hits                      65212                       # DTB write hits
system.cpu3.dtb.write_misses                       45                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                   9513                       # DTB write accesses
system.cpu3.dtb.data_hits                      163589                       # DTB hits
system.cpu3.dtb.data_misses                       397                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                   23464                       # DTB accesses
system.cpu3.itb.fetch_hits                     141399                       # ITB hits
system.cpu3.itb.fetch_misses                      137                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                 141536                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         9472934                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     522455                       # Number of instructions committed
system.cpu3.committedOps                       522455                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               485737                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 39059                       # Number of float alu accesses
system.cpu3.num_func_calls                      14414                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        51046                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      485737                       # number of integer instructions
system.cpu3.num_fp_insts                        39059                       # number of float instructions
system.cpu3.num_int_register_reads             706278                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            352836                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               42248                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              29491                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       165128                       # number of memory refs
system.cpu3.num_load_insts                      99465                       # Number of load instructions
system.cpu3.num_store_insts                     65663                       # Number of store instructions
system.cpu3.num_idle_cycles              7987478.168136                       # Number of idle cycles
system.cpu3.num_busy_cycles              1485455.831864                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.156811                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.843189                       # Percentage of idle cycles
system.cpu3.Branches                            71683                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 7544      1.44%      1.44% # Class of executed instruction
system.cpu3.op_class::IntAlu                   312389     59.74%     61.19% # Class of executed instruction
system.cpu3.op_class::IntMult                     929      0.18%     61.37% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.37% # Class of executed instruction
system.cpu3.op_class::FloatAdd                   9256      1.77%     63.14% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.14% # Class of executed instruction
system.cpu3.op_class::FloatCvt                    298      0.06%     63.19% # Class of executed instruction
system.cpu3.op_class::FloatMult                  7680      1.47%     64.66% # Class of executed instruction
system.cpu3.op_class::FloatDiv                     94      0.02%     64.68% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.68% # Class of executed instruction
system.cpu3.op_class::MemRead                  102591     19.62%     84.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                  65725     12.57%     96.87% # Class of executed instruction
system.cpu3.op_class::IprAccess                 16367      3.13%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    522873                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3096                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     708     32.40%     32.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     97      4.44%     36.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     21      0.96%     37.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1359     62.20%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2185                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      708     46.61%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      97      6.39%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      21      1.38%     54.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     693     45.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1519                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             88923140000     93.87%     93.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              303440000      0.32%     94.19% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              157530000      0.17%     94.36% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             5345230000      5.64%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         94729340000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.509934                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.695195                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   12      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   90      3.71%      4.20% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.21%      4.41% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1860     76.67%     81.08% # number of callpals executed
system.cpu3.kern.callpal::rdps                    206      8.49%     89.57% # number of callpals executed
system.cpu3.kern.callpal::rti                     210      8.66%     98.23% # number of callpals executed
system.cpu3.kern.callpal::callsys                  35      1.44%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.08%     99.75% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  6      0.25%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  2426                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              301                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.322259                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.487437                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       92137680000     97.16%     97.16% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2693660000      2.84%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             6863                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             662133                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6863                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            96.478654                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1052609                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1052609                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       516010                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         516010                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       516010                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          516010                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       516010                       # number of overall hits
system.cpu3.icache.overall_hits::total         516010                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         6863                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6863                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         6863                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6863                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         6863                       # number of overall misses
system.cpu3.icache.overall_misses::total         6863                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    659290500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    659290500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    659290500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    659290500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    659290500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    659290500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       522873                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       522873                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       522873                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       522873                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       522873                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       522873                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.013126                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.013126                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.013126                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.013126                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.013126                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.013126                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 96064.476177                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96064.476177                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 96064.476177                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96064.476177                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 96064.476177                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96064.476177                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         6863                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6863                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         6863                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6863                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         6863                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6863                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    483111500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    483111500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    483111500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    483111500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    483111500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    483111500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.013126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.013126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.013126                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.013126                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.013126                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.013126                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70393.632522                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70393.632522                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70393.632522                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70393.632522                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70393.632522                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70393.632522                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             4606                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          875.380230                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             263493                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4606                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            57.206470                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   875.380230                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.854864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.854864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          871                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          844                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.850586                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           334656                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          334656                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        93805                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          93805                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        61253                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         61253                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1281                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1281                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1274                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1274                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       155058                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155058                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       155058                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155058                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3746                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3746                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2465                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2465                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          261                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          261                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          253                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          253                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         6211                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6211                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         6211                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6211                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    345449499                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    345449499                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    212670293                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    212670293                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     20216250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20216250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     15337958                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15337958                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    558119792                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    558119792                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    558119792                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    558119792                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        97551                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        97551                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        63718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        63718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       161269                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       161269                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       161269                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       161269                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.038400                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038400                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.038686                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.038686                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.169261                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.169261                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.165684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.165684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.038513                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.038513                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.038513                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038513                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 92218.232515                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92218.232515                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 86275.980933                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86275.980933                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 77456.896552                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 77456.896552                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 60624.339921                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 60624.339921                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 89859.892449                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89859.892449                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 89859.892449                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89859.892449                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2216                       # number of writebacks
system.cpu3.dcache.writebacks::total             2216                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         3746                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3746                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2465                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2465                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          261                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          261                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          253                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          253                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         6211                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6211                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         6211                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6211                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    248814501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    248814501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    151215707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    151215707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     13984750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13984750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      9312042                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9312042                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    400030208                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    400030208                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    400030208                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    400030208                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     31842000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     31842000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     33042000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     33042000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.038400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.038686                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038686                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.169261                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.169261                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.165684                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.165684                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.038513                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038513                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.038513                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038513                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 66421.383075                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 66421.383075                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 61345.114402                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61345.114402                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 53581.417625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53581.417625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 36806.490119                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 36806.490119                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 64406.731283                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64406.731283                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 64406.731283                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 64406.731283                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.235391                       # Number of seconds simulated
sim_ticks                                235390730000                       # Number of ticks simulated
final_tick                               5650262230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               25197076                       # Simulator instruction rate (inst/s)
host_op_rate                                 25197031                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            31205796198                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464112                       # Number of bytes of host memory used
host_seconds                                     7.54                       # Real time elapsed on the host
sim_insts                                   190065252                       # Number of instructions simulated
sim_ops                                     190065252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         903680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1063872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         594432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         230720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1662080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1439168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         772224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         706752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7374720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       903680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       594432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1662080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       772224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3932416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1966336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2670848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           14120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            9288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            3605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           25970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           22487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           12066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           11043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         30724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           3839064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           4519600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            7613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2525299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            980158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           7060941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6113954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3280605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3002463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31329696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      3839064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2525299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      7060941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3280605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16705909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8353498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2992947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11346445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8353498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          3839064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          4519600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3000560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2525299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           980158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          7060941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6113954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3280605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3002463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42676141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      115230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41732                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7262144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2653824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7374720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2670848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1759                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   263                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2618                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2340                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  235390730000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  111588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.042326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.633857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.837995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26990     47.92%     47.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17547     31.15%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5699     10.12%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2089      3.71%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1493      2.65%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          496      0.88%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      0.57%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          260      0.46%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1432      2.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.932765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.330772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1810     90.82%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          133      6.67%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           35      1.76%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.30%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1993                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.805820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.565867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.890608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           164      8.23%      8.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1581     79.33%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            10      0.50%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.60%     88.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.85%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            14      0.70%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            11      0.55%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            54      2.71%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            18      0.90%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            14      0.70%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             9      0.45%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             6      0.30%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             5      0.25%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.10%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             6      0.30%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.20%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.15%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             9      0.45%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             6      0.30%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.15%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             5      0.25%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.10%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.05%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             3      0.15%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             3      0.15%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             4      0.20%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.10%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.05%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             3      0.15%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.05%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.05%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.05%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             3      0.15%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             2      0.10%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.05%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.20%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            4      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1993                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1405598750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3533180000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  567355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12387.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31137.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        30.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    67032                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1499666.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   142769310250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      7860060000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     84756479750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6741153720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8871100560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3678208875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4840382250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19995206400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            23658156600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2464136640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2410903440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        369047243760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        369047243760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1398766477320                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1511701456545                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2163165512250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2064099741000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3963857938965                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3984628984155                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.535980                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.212105                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              109158                       # Transaction distribution
system.membus.trans_dist::ReadResp             109158                       # Transaction distribution
system.membus.trans_dist::WriteReq               2801                       # Transaction distribution
system.membus.trans_dist::WriteResp              2801                       # Transaction distribution
system.membus.trans_dist::Writeback             30724                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4199                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1955                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6154                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20428                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20428                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        28240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        28240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        48194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        59118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        18576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        18576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        11918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        12512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        51940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        51940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        63674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        65030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        24132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        24132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        33606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        34288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 315908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       903680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       903680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1743800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       594432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       594432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       339136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       341273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         3227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      2257024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      2260251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       772224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       772224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1074240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      1076736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10060780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13916                       # Total snoops (count)
system.membus.snoop_fanout::samples            173496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  173496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              173496                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9580998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           507378973                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11265999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          132354250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          178171548                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           86975250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           51299930                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          243025250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          247154569                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy          112991750                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy          139228822                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4271984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4271984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4271984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4271984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4271984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4271984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 152570.857143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 152570.857143                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 152570.857143                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 152570.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 152570.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 152570.857143                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2805984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2805984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    677533625                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    677533625                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2805984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2805984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2805984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2805984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 100213.714286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 100213.714286                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61549.202852                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61549.202852                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 100213.714286                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 100213.714286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 100213.714286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 100213.714286                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      440108                       # DTB read hits
system.cpu0.dtb.read_misses                       478                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  142258                       # DTB read accesses
system.cpu0.dtb.write_hits                     295277                       # DTB write hits
system.cpu0.dtb.write_misses                      124                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                  85511                       # DTB write accesses
system.cpu0.dtb.data_hits                      735385                       # DTB hits
system.cpu0.dtb.data_misses                       602                       # DTB misses
system.cpu0.dtb.data_acv                           14                       # DTB access violations
system.cpu0.dtb.data_accesses                  227769                       # DTB accesses
system.cpu0.itb.fetch_hits                     690968                       # ITB hits
system.cpu0.itb.fetch_misses                      296                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 691264                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        23539073                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2120920                       # Number of instructions committed
system.cpu0.committedOps                      2120920                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              2044753                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4153                       # Number of float alu accesses
system.cpu0.num_func_calls                     118928                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       183703                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     2044753                       # number of integer instructions
system.cpu0.num_fp_insts                         4153                       # number of float instructions
system.cpu0.num_int_register_reads            2747991                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1516866                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2708                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2522                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       737072                       # number of memory refs
system.cpu0.num_load_insts                     441203                       # Number of load instructions
system.cpu0.num_store_insts                    295869                       # Number of store instructions
system.cpu0.num_idle_cycles              17425061.499926                       # Number of idle cycles
system.cpu0.num_busy_cycles              6114011.500074                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.259739                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.740261                       # Percentage of idle cycles
system.cpu0.Branches                           325516                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                26296      1.24%      1.24% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1294863     61.03%     62.27% # Class of executed instruction
system.cpu0.op_class::IntMult                    2644      0.12%     62.40% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.40% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1206      0.06%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     62.47% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.47% # Class of executed instruction
system.cpu0.op_class::MemRead                  457148     21.55%     84.01% # Class of executed instruction
system.cpu0.op_class::MemWrite                 296706     13.99%     98.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                 42446      2.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   2121536                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     344                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9137                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2656     34.77%     34.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.13%     34.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    241      3.16%     38.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.07%     38.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4726     61.87%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7638                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2654     47.74%     47.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.18%     47.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     241      4.34%     52.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.09%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2649     47.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5559                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            208406470000     88.54%     88.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               47720000      0.02%     88.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              756830000      0.32%     88.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               48720000      0.02%     88.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            26131210000     11.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        235390950000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999247                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.560516                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.727808                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     12.50%     18.75% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      6.25%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.25%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      6.25%     43.75% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.25%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     18.75%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   68      0.85%      0.90% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.03%      0.93% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6992     87.74%     88.67% # number of callpals executed
system.cpu0.kern.callpal::rdps                    469      5.89%     94.55% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     94.57% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     94.58% # number of callpals executed
system.cpu0.kern.callpal::rti                     390      4.89%     99.47% # number of callpals executed
system.cpu0.kern.callpal::callsys                  40      0.50%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7969                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              458                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                149                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                149                      
system.cpu0.kern.mode_good::user                  149                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.325328                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.490939                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      218422820000     92.79%     92.79% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         16968130000      7.21%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      68                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4005                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4005                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13809                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13809                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        13556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5166                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   719948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2326000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99137608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10755000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11070001                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            14118                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996183                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2097998                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            14118                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           148.604477                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.996183                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4257192                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4257192                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2107416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2107416                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2107416                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2107416                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2107416                       # number of overall hits
system.cpu0.icache.overall_hits::total        2107416                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        14120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        14120                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        14120                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         14120                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        14120                       # number of overall misses
system.cpu0.icache.overall_misses::total        14120                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1362384250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1362384250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1362384250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1362384250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1362384250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1362384250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2121536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2121536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2121536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2121536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2121536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2121536                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006656                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006656                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006656                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006656                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006656                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006656                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 96486.136686                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96486.136686                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 96486.136686                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96486.136686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 96486.136686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96486.136686                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        14120                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        14120                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        14120                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        14120                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        14120                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        14120                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    995602750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    995602750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    995602750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    995602750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    995602750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    995602750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006656                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006656                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006656                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006656                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006656                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006656                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70510.109773                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70510.109773                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70510.109773                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70510.109773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70510.109773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70510.109773                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16821                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          792.356377                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             698568                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16821                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            41.529517                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   792.356377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.773786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.773786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          840                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1478973                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1478973                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       422744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         422744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       278706                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        278706                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5278                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5278                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4263                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4263                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       701450                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          701450                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       701450                       # number of overall hits
system.cpu0.dcache.overall_hits::total         701450                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         8508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8508                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10196                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          384                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          525                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          525                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        18704                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18704                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        18704                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18704                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    802927500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    802927500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    918696845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    918696845                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     32721500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32721500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     29824703                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29824703                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1721624345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1721624345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1721624345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1721624345                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       431252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       431252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       288902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       288902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         5662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4788                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4788                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       720154                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       720154                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       720154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       720154                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019729                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019729                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.035292                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.035292                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.067821                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067821                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.109649                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.109649                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.025972                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025972                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.025972                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025972                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 94373.236953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94373.236953                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 90103.652903                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90103.652903                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 85212.239583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 85212.239583                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 56808.958095                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 56808.958095                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 92045.784057                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92045.784057                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 92045.784057                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92045.784057                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10509                       # number of writebacks
system.cpu0.dcache.writebacks::total            10509                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         8508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8508                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        10196                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10196                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          384                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        18704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        18704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        18704                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        18704                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    579893500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    579893500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    662321155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    662321155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     23042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     23042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     15032297                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15032297                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1242214655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1242214655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1242214655                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1242214655                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    838422000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    838422000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    363698000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    363698000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1202120000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1202120000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.019729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.035292                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035292                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.067821                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.067821                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.109440                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.109440                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.025972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.025972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 68158.615421                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68158.615421                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 64958.920655                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64958.920655                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 60006.510417                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60006.510417                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 28687.589695                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 28687.589695                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 66414.384891                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66414.384891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 66414.384891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66414.384891                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      226327                       # DTB read hits
system.cpu1.dtb.read_misses                       386                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                   71645                       # DTB read accesses
system.cpu1.dtb.write_hits                     112942                       # DTB write hits
system.cpu1.dtb.write_misses                       50                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                  34554                       # DTB write accesses
system.cpu1.dtb.data_hits                      339269                       # DTB hits
system.cpu1.dtb.data_misses                       436                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                  106199                       # DTB accesses
system.cpu1.itb.fetch_hits                     492492                       # ITB hits
system.cpu1.itb.fetch_misses                      175                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 492667                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        23535167                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    1116769                       # Number of instructions committed
system.cpu1.committedOps                      1116769                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              1043091                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                100554                       # Number of float alu accesses
system.cpu1.num_func_calls                      27904                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       121172                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     1043091                       # number of integer instructions
system.cpu1.num_fp_insts                       100554                       # number of float instructions
system.cpu1.num_int_register_reads            1546644                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            761433                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               99507                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              80066                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       341182                       # number of memory refs
system.cpu1.num_load_insts                     227661                       # Number of load instructions
system.cpu1.num_store_insts                    113521                       # Number of store instructions
system.cpu1.num_idle_cycles              20493161.364670                       # Number of idle cycles
system.cpu1.num_busy_cycles              3042005.635330                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.129254                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.870746                       # Percentage of idle cycles
system.cpu1.Branches                           161589                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                11186      1.00%      1.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                   688636     61.64%     62.64% # Class of executed instruction
system.cpu1.op_class::IntMult                    2596      0.23%     62.87% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.87% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  20555      1.84%     64.71% # Class of executed instruction
system.cpu1.op_class::FloatCmp                     65      0.01%     64.72% # Class of executed instruction
system.cpu1.op_class::FloatCvt                    157      0.01%     64.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                 18864      1.69%     66.42% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    271      0.02%     66.44% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.44% # Class of executed instruction
system.cpu1.op_class::MemRead                  231909     20.76%     87.20% # Class of executed instruction
system.cpu1.op_class::MemWrite                 113571     10.17%     97.37% # Class of executed instruction
system.cpu1.op_class::IprAccess                 29416      2.63%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   1117226                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     239                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      6343                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1512     31.29%     31.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    241      4.99%     36.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     17      0.35%     36.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3062     63.37%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4832                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1512     46.31%     46.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     241      7.38%     53.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      17      0.52%     54.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1495     45.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3265                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            223637030000     95.02%     95.02% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              747460000      0.32%     95.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              144290000      0.06%     95.40% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            10822890000      4.60%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        235351670000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.488243                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.675704                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                        18     85.71%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::6                         1      4.76%     90.48% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      4.76%     95.24% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      4.76%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    21                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   86      1.58%      1.65% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.09%      1.74% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4185     76.75%     78.49% # number of callpals executed
system.cpu1.kern.callpal::rdps                    496      9.10%     87.58% # number of callpals executed
system.cpu1.kern.callpal::rti                     389      7.13%     94.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                  68      1.25%     95.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.04%     96.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                218      4.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5453                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              225                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                142                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                250                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                155                      
system.cpu1.kern.mode_good::user                  142                      
system.cpu1.kern.mode_good::idle                   13                      
system.cpu1.kern.mode_switch_good::kernel     0.688889                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.052000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.502431                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       11086770000      3.95%      3.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         10842780000      3.86%      7.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        259098350000     92.20%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      86                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             9288                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1166037                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.542313                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2243740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2243740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1107938                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1107938                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1107938                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1107938                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1107938                       # number of overall hits
system.cpu1.icache.overall_hits::total        1107938                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         9288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         9288                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9288                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         9288                       # number of overall misses
system.cpu1.icache.overall_misses::total         9288                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    888129250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    888129250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    888129250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    888129250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    888129250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    888129250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1117226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1117226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1117226                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1117226                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1117226                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1117226                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008313                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008313                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008313                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008313                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008313                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95621.150947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95621.150947                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95621.150947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95621.150947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95621.150947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95621.150947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         9288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9288                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         9288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         9288                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9288                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    648129750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    648129750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    648129750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    648129750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    648129750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    648129750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008313                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008313                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008313                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008313                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69781.411499                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69781.411499                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69781.411499                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69781.411499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69781.411499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69781.411499                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             3695                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          874.254310                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             324464                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3695                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            87.811637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   874.254310                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.853764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.853764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           685445                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          685445                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       221358                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         221358                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       108778                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        108778                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1887                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1887                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1713                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1713                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       330136                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          330136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       330136                       # number of overall hits
system.cpu1.dcache.overall_hits::total         330136                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3699                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3699                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1939                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1939                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          311                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          351                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          351                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5638                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5638                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    311787249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    311787249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    155760486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    155760486                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     21376250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21376250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     21266945                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     21266945                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    467547735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    467547735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    467547735                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    467547735                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       225057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       225057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       110717                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       110717                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       335774                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       335774                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       335774                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       335774                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016436                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.017513                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017513                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.141492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.141492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.170058                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.170058                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016791                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016791                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016791                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016791                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 84289.605028                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84289.605028                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 80330.317690                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80330.317690                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 68733.922830                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 68733.922830                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60589.586895                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60589.586895                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 82927.941646                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82927.941646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 82927.941646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82927.941646                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1694                       # number of writebacks
system.cpu1.dcache.writebacks::total             1694                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         3699                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3699                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1939                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1939                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          311                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          311                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          351                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          351                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         5638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         5638                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5638                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    219451751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    219451751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    106360514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    106360514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     14243750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14243750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     12941055                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12941055                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    325812265                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    325812265                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    325812265                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    325812265                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     62026000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     62026000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     63226000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     63226000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016436                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016436                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.017513                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017513                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.141492                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141492                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.170058                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.170058                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016791                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016791                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016791                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016791                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59327.318464                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59327.318464                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54853.282104                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54853.282104                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 45799.839228                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45799.839228                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 36869.102564                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36869.102564                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 57788.624512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57788.624512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 57788.624512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57788.624512                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1324179                       # DTB read hits
system.cpu2.dtb.read_misses                       320                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1073200                       # DTB read accesses
system.cpu2.dtb.write_hits                     696229                       # DTB write hits
system.cpu2.dtb.write_misses                      130                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 511796                       # DTB write accesses
system.cpu2.dtb.data_hits                     2020408                       # DTB hits
system.cpu2.dtb.data_misses                       450                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 1584996                       # DTB accesses
system.cpu2.itb.fetch_hits                    5376104                       # ITB hits
system.cpu2.itb.fetch_misses                      277                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                5376381                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        23535166                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    6521420                       # Number of instructions committed
system.cpu2.committedOps                      6521420                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              5566216                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               1861366                       # Number of float alu accesses
system.cpu2.num_func_calls                     145453                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       598752                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     5566216                       # number of integer instructions
system.cpu2.num_fp_insts                      1861366                       # number of float instructions
system.cpu2.num_int_register_reads            9551820                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3464716                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             1839650                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            1487123                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      2022472                       # number of memory refs
system.cpu2.num_load_insts                    1325431                       # Number of load instructions
system.cpu2.num_store_insts                    697041                       # Number of store instructions
system.cpu2.num_idle_cycles              6003804.727050                       # Number of idle cycles
system.cpu2.num_busy_cycles              17531361.272950                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.744901                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.255099                       # Percentage of idle cycles
system.cpu2.Branches                           762350                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               177464      2.72%      2.72% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3458723     53.03%     55.75% # Class of executed instruction
system.cpu2.op_class::IntMult                   53358      0.82%     56.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     56.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 390220      5.98%     62.56% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      1      0.00%     62.56% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  17800      0.27%     62.83% # Class of executed instruction
system.cpu2.op_class::FloatMult                332176      5.09%     67.92% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  20630      0.32%     68.24% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.24% # Class of executed instruction
system.cpu2.op_class::MemRead                 1333514     20.45%     88.68% # Class of executed instruction
system.cpu2.op_class::MemWrite                 697667     10.70%     99.38% # Class of executed instruction
system.cpu2.op_class::IprAccess                 40323      0.62%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   6521877                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     125                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8483                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2172     31.97%     31.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.24%     32.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    241      3.55%     35.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     33      0.49%     36.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4331     63.76%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6793                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2171     47.09%     47.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.35%     47.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     241      5.23%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      33      0.72%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2149     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4610                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            215743020000     91.67%     91.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               84360000      0.04%     91.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              778910000      0.33%     92.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              235780000      0.10%     92.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            18509590000      7.86%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        235351660000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999540                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.496190                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.678640                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      3.70%      3.70% # number of syscalls executed
system.cpu2.kern.syscall::2                         1      3.70%      7.41% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      3.70%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::4                         7     25.93%     37.04% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     18.52%     55.56% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      3.70%     59.26% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      3.70%     62.96% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     14.81%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::74                        3     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      3.70%     92.59% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      3.70%     96.30% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      3.70%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    27                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   27      0.36%      0.36% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  125      1.68%      2.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      2.06% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5957     79.84%     81.91% # number of callpals executed
system.cpu2.kern.callpal::rdps                    548      7.34%     89.25% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     89.26% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     89.28% # number of callpals executed
system.cpu2.kern.callpal::rti                     548      7.34%     96.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                 186      2.49%     99.12% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     99.13% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 64      0.86%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7461                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              672                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                414                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                414                      
system.cpu2.kern.mode_good::user                  414                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.616071                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.762431                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       96995710000     41.22%     41.22% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        138297430000     58.78%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     125                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            25970                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6494686                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25970                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           250.084174                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         13069724                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        13069724                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      6495907                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        6495907                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      6495907                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         6495907                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      6495907                       # number of overall hits
system.cpu2.icache.overall_hits::total        6495907                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        25970                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25970                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        25970                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25970                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        25970                       # number of overall misses
system.cpu2.icache.overall_misses::total        25970                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   2488175250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2488175250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   2488175250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2488175250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   2488175250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2488175250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      6521877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6521877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      6521877                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6521877                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      6521877                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6521877                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.003982                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003982                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.003982                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003982                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003982                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003982                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95809.597613                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95809.597613                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95809.597613                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95809.597613                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95809.597613                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95809.597613                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        25970                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25970                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        25970                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25970                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        25970                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25970                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1820094750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1820094750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1820094750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1820094750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1820094750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1820094750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.003982                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003982                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.003982                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003982                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.003982                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003982                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70084.510974                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70084.510974                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70084.510974                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70084.510974                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70084.510974                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70084.510974                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            23574                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          941.839956                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1994205                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            23574                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            84.593408                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   941.839956                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.919766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.919766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          642                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.686523                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4067827                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4067827                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1302888                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1302888                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       682142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        682142                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         3892                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3892                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3882                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3882                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1985030                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1985030                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1985030                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1985030                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        17537                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17537                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         9223                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9223                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          644                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          644                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          579                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          579                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        26760                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26760                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        26760                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26760                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1608544244                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1608544244                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    824738892                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    824738892                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     49277500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     49277500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     35272933                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     35272933                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2433283136                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2433283136                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2433283136                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2433283136                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1320425                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1320425                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       691365                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       691365                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         4536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4461                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4461                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2011790                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2011790                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2011790                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2011790                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.013281                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013281                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.013340                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013340                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.141975                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.141975                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.129792                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.129792                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013302                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013302                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013302                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013302                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 91722.885556                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91722.885556                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 89421.976797                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89421.976797                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 76517.857143                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 76517.857143                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60920.436960                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60920.436960                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 90929.863079                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90929.863079                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 90929.863079                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90929.863079                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12779                       # number of writebacks
system.cpu2.dcache.writebacks::total            12779                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        17537                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        17537                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         9223                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9223                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          644                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          644                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          579                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          579                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        26760                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        26760                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        26760                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        26760                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1158856756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1158856756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    600349108                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    600349108                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     33786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     33786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     21824067                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21824067                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1759205864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1759205864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1759205864                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1759205864                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     24040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     24040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    103150000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    103150000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    127190000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    127190000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013281                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013281                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.013340                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013340                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.141975                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.141975                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.129792                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.129792                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013302                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013302                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013302                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013302                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 66080.672635                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66080.672635                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 65092.606310                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65092.606310                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 52463.509317                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52463.509317                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37692.689119                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37692.689119                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 65740.129447                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65740.129447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 65740.129447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65740.129447                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      923898                       # DTB read hits
system.cpu3.dtb.read_misses                       379                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  750551                       # DTB read accesses
system.cpu3.dtb.write_hits                     453751                       # DTB write hits
system.cpu3.dtb.write_misses                       50                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 348273                       # DTB write accesses
system.cpu3.dtb.data_hits                     1377649                       # DTB hits
system.cpu3.dtb.data_misses                       429                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                 1098824                       # DTB accesses
system.cpu3.itb.fetch_hits                    3939074                       # ITB hits
system.cpu3.itb.fetch_misses                      154                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                3939228                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        23535180                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    4689236                       # Number of instructions committed
system.cpu3.committedOps                      4689236                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              3923406                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1773664                       # Number of float alu accesses
system.cpu3.num_func_calls                      32477                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       496000                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     3923406                       # number of integer instructions
system.cpu3.num_fp_insts                      1773664                       # number of float instructions
system.cpu3.num_int_register_reads            7235893                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           2252952                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             1767887                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1423853                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      1379800                       # number of memory refs
system.cpu3.num_load_insts                     925272                       # Number of load instructions
system.cpu3.num_store_insts                    454528                       # Number of store instructions
system.cpu3.num_idle_cycles              11173022.348647                       # Number of idle cycles
system.cpu3.num_busy_cycles              12362157.651353                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.525263                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.474737                       # Percentage of idle cycles
system.cpu3.Branches                           542144                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                27215      0.58%      0.58% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2525734     53.86%     54.44% # Class of executed instruction
system.cpu3.op_class::IntMult                    3159      0.07%     54.50% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.50% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 366720      7.82%     62.32% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.32% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   1866      0.04%     62.36% # Class of executed instruction
system.cpu3.op_class::FloatMult                339968      7.25%     69.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                   4699      0.10%     69.71% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.71% # Class of executed instruction
system.cpu3.op_class::MemRead                  932168     19.88%     89.59% # Class of executed instruction
system.cpu3.op_class::MemWrite                 454724      9.70%     99.29% # Class of executed instruction
system.cpu3.op_class::IprAccess                 33433      0.71%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   4689686                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     145                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      6833                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1661     31.13%     31.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    241      4.52%     35.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     27      0.51%     36.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3406     63.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5335                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1661     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     241      6.74%     53.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      27      0.76%     53.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1645     46.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3574                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            220365370000     93.63%     93.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              763000000      0.32%     93.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              196640000      0.08%     94.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            14026790000      5.96%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        235351800000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.482971                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.669916                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   42      0.70%      0.70% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  137      2.30%      3.00% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.07%      3.07% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4547     76.24%     79.31% # number of callpals executed
system.cpu3.kern.callpal::rdps                    495      8.30%     87.61% # number of callpals executed
system.cpu3.kern.callpal::rti                     523      8.77%     96.38% # number of callpals executed
system.cpu3.kern.callpal::callsys                 199      3.34%     99.71% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.02%     99.73% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 16      0.27%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5964                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              661                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                370                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                370                      
system.cpu3.kern.mode_good::user                  370                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.559758                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.717750                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      135581480000     57.61%     57.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         99758370000     42.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     137                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            12066                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4656336                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12066                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           385.905520                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9391438                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9391438                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      4677620                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4677620                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      4677620                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4677620                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      4677620                       # number of overall hits
system.cpu3.icache.overall_hits::total        4677620                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        12066                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12066                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        12066                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12066                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        12066                       # number of overall misses
system.cpu3.icache.overall_misses::total        12066                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1156999750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1156999750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1156999750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1156999750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1156999750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1156999750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      4689686                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4689686                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      4689686                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4689686                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      4689686                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4689686                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002573                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002573                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002573                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002573                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002573                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002573                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 95889.254931                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95889.254931                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 95889.254931                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95889.254931                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 95889.254931                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95889.254931                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        12066                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12066                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        12066                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12066                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        12066                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12066                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    845123250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    845123250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    845123250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    845123250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    845123250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    845123250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002573                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002573                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002573                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002573                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002573                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002573                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70041.708105                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70041.708105                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70041.708105                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70041.708105                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70041.708105                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70041.708105                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            11607                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          916.446398                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1335560                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            11607                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           115.065047                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   916.446398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.894967                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894967                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          922                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          913                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2771719                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2771719                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       909818                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         909818                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       447461                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        447461                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2429                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2429                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2381                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2381                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1357279                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1357279                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1357279                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1357279                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        12124                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12124                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         3269                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3269                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          502                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          502                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          502                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          502                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        15393                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15393                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        15393                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15393                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1062624746                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1062624746                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    259081132                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    259081132                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     36065000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     36065000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     30639944                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     30639944                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1321705878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1321705878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1321705878                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1321705878                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       921942                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       921942                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       450730                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       450730                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2883                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2883                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1372672                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1372672                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1372672                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1372672                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.013151                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013151                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.007253                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007253                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.171273                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.171273                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.174124                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.174124                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.011214                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011214                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.011214                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011214                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 87646.382877                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87646.382877                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 79253.940655                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79253.940655                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 71842.629482                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 71842.629482                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 61035.745020                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 61035.745020                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 85864.086143                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85864.086143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 85864.086143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85864.086143                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5742                       # number of writebacks
system.cpu3.dcache.writebacks::total             5742                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        12124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        12124                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         3269                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3269                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          502                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          502                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          502                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          502                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        15393                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        15393                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        15393                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        15393                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    756285254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    756285254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    177679868                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    177679868                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     24295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     24295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     18980056                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     18980056                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    933965122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    933965122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    933965122                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    933965122                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     71504000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     71504000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     72704000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     72704000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.007253                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007253                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.171273                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.171273                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.174124                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.174124                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011214                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011214                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011214                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011214                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 62379.186242                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 62379.186242                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 54352.972775                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54352.972775                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 48396.414343                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48396.414343                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 37808.876494                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37808.876494                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 60674.665237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 60674.665237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 60674.665237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 60674.665237                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.447328                       # Number of seconds simulated
sim_ticks                                447328180000                       # Number of ticks simulated
final_tick                               6097590410000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7911821                       # Simulator instruction rate (inst/s)
host_op_rate                                  7911818                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            14151400003                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464112                       # Number of bytes of host memory used
host_seconds                                    31.61                       # Real time elapsed on the host
sim_insts                                   250093823                       # Number of instructions simulated
sim_ops                                     250093823                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1416704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        9175488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         695168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        8678400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2289664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        8822976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         683200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        8701376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40464832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1416704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       695168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2289664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       683200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5084736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22943872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23644288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           22136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          143367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           10862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          135600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           35776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          137859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           10675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          135959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              632263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        358498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             369442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           3167035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          20511759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1554045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          19400522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           5118533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          19723721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1527290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          19451884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90458938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      3167035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1554045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      5118533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1527290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11366903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        51290916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1565777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52856692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        51290916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          3167035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         20511759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1569926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1554045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         19400522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          5118533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         19723721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1527290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         19451884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143315630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      632263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     369442                       # Number of write requests accepted
system.mem_ctrls.readBursts                    632263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   369442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39817088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  647744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23604928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40464832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23644288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   624                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         4092                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             61731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18436                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  447328180000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                632263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               369442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  565601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       669794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.688839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.778717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.221852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       544697     81.32%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96726     14.44%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11955      1.78%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4514      0.67%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2944      0.44%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1685      0.25%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1277      0.19%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1072      0.16%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4924      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       669794                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.656122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.086528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          19559     96.37%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          453      2.23%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          118      0.58%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           43      0.21%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           21      0.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           12      0.06%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           11      0.05%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           16      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            5      0.02%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           12      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           11      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            6      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.173294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.022573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.664529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         19707     97.10%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           387      1.91%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            21      0.10%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            43      0.21%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            18      0.09%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            21      0.10%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            12      0.06%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            16      0.08%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             7      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20295                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12494564249                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24159726749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3110710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20083.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38833.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        89.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   188029                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133146                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     446566.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    32.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   156150803500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     14937260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    276240116500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9080890560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11595006360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4954851000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6326640375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            22206646800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            26299423800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3563663040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3701376000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        398264524320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        398264524320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1570480846065                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1688550201180                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2280935582250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2177365972500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4289487004035                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4312103144535                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.473220                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           707.182253                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              334350                       # Transaction distribution
system.membus.trans_dist::ReadResp             334350                       # Transaction distribution
system.membus.trans_dist::WriteReq               3465                       # Transaction distribution
system.membus.trans_dist::WriteResp              3465                       # Transaction distribution
system.membus.trans_dist::Writeback            358498                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6266                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4232                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10498                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            316260                       # Transaction distribution
system.membus.trans_dist::ReadExResp           316260                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        44272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        44272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       391051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       400639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        21724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        21724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         1030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       363728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       364758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        71552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        71552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       374482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       376426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        21350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        21350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         1008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       364430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       365438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1688105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1416704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1416704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         8518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     15133440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     15141958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       695168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       695168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         4004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     14250112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     14254116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2289664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2289664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         5003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     14668416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     14673419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       683200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       683200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         3916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     14270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     14274060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64130561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21439                       # Total snoops (count)
system.membus.snoop_fanout::samples           1027240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 1027240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             1027240                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10250000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3982922855                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11213748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          207700500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1411422562                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy          102017750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1322510205                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy          334961750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1347170623                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer8.occupancy          100241250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1326406691                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4172732                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4172732                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4172732                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4172732                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4172732                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4172732                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 143887.310345                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143887.310345                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 143887.310345                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 143887.310345                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 143887.310345                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 143887.310345                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2655232                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2655232                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    676572884                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    676572884                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2655232                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2655232                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2655232                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2655232                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 91559.724138                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91559.724138                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61821.352705                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61821.352705                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 91559.724138                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 91559.724138                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 91559.724138                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 91559.724138                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2633041                       # DTB read hits
system.cpu0.dtb.read_misses                     10685                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 2206709                       # DTB read accesses
system.cpu0.dtb.write_hits                    1008381                       # DTB write hits
system.cpu0.dtb.write_misses                    99612                       # DTB write misses
system.cpu0.dtb.write_acv                          14                       # DTB write access violations
system.cpu0.dtb.write_accesses                 669752                       # DTB write accesses
system.cpu0.dtb.data_hits                     3641422                       # DTB hits
system.cpu0.dtb.data_misses                    110297                       # DTB misses
system.cpu0.dtb.data_acv                           14                       # DTB access violations
system.cpu0.dtb.data_accesses                 2876461                       # DTB accesses
system.cpu0.itb.fetch_hits                   13862862                       # ITB hits
system.cpu0.itb.fetch_misses                      310                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               13863172                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        44732818                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   15916355                       # Number of instructions committed
system.cpu0.committedOps                     15916355                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              9327724                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               6362820                       # Number of float alu accesses
system.cpu0.num_func_calls                     136087                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       715213                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     9327724                       # number of integer instructions
system.cpu0.num_fp_insts                      6362820                       # number of float instructions
system.cpu0.num_int_register_reads           18630861                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           7378580                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            10817558                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            6294977                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      3763201                       # number of memory refs
system.cpu0.num_load_insts                    2654430                       # Number of load instructions
system.cpu0.num_store_insts                   1108771                       # Number of store instructions
system.cpu0.num_idle_cycles              3694548.749992                       # Number of idle cycles
system.cpu0.num_busy_cycles              41038269.250008                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.917409                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.082591                       # Percentage of idle cycles
system.cpu0.Branches                           884964                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               292600      1.83%      1.83% # Class of executed instruction
system.cpu0.op_class::IntAlu                  4553429     28.41%     30.24% # Class of executed instruction
system.cpu0.op_class::IntMult                    5656      0.04%     30.27% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     30.27% # Class of executed instruction
system.cpu0.op_class::FloatAdd                3212750     20.05%     50.32% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.32% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      5      0.00%     50.32% # Class of executed instruction
system.cpu0.op_class::FloatMult               3014841     18.81%     69.13% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.13% # Class of executed instruction
system.cpu0.op_class::MemRead                 2673807     16.68%     85.82% # Class of executed instruction
system.cpu0.op_class::MemWrite                1110287      6.93%     92.74% # Class of executed instruction
system.cpu0.op_class::IprAccess               1163064      7.26%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  16026666                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     165                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    123975                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3751     30.72%     30.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.08%     30.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    458      3.75%     34.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     14      0.11%     34.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7976     65.33%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               12209                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3749     47.05%     47.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.13%     47.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     458      5.75%     52.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      14      0.18%     53.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3737     46.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7968                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            407591450000     91.12%     91.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               48230000      0.01%     91.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1545650000      0.35%     91.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              119170000      0.03%     91.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            38023660000      8.50%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        447328160000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999467                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.468531                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.652633                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.88%     11.76% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     11.76%     23.53% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      5.88%     29.41% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.88%     35.29% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.88%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.88%     47.06% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.88%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     17.65%     70.59% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     23.53%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    17                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   40      0.31%      0.31% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   84      0.65%      0.96% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.04%      1.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10934     84.94%     85.95% # number of callpals executed
system.cpu0.kern.callpal::rdps                    908      7.05%     93.00% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     93.01% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     93.02% # number of callpals executed
system.cpu0.kern.callpal::rti                     793      6.16%     99.18% # number of callpals executed
system.cpu0.kern.callpal::callsys                  74      0.57%     99.75% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.02%     99.77% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 29      0.23%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12872                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              877                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                682                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                682                      
system.cpu0.kern.mode_good::user                  682                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.777651                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.874920                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      107540850000     24.04%     24.04% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        339787310000     75.96%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      84                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3349                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3349                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14409                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14409                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8474                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        13570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        16480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4237                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   722089                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4092000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5362000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98565864                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10105000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11008252                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            22135                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.992155                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           15996961                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22135                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           722.699842                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.992155                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          286                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32075468                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32075468                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     16004530                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16004530                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     16004530                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16004530                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     16004530                       # number of overall hits
system.cpu0.icache.overall_hits::total       16004530                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        22136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22136                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        22136                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22136                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        22136                       # number of overall misses
system.cpu0.icache.overall_misses::total        22136                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2152978500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2152978500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2152978500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2152978500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2152978500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2152978500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     16026666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16026666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     16026666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16026666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     16026666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16026666                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001381                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001381                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001381                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001381                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001381                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001381                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 97261.406758                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97261.406758                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 97261.406758                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97261.406758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 97261.406758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97261.406758                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        22136                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22136                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        22136                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22136                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        22136                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22136                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1576497500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1576497500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1576497500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1576497500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1576497500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1576497500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001381                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001381                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001381                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001381                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 71218.716119                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71218.716119                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 71218.716119                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71218.716119                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 71218.716119                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71218.716119                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           144126                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          993.709080                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3508008                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           144126                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.339869                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   993.709080                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.970419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.970419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          729                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7441936                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7441936                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2569843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2569843                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       912453                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        912453                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7094                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7094                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         5973                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5973                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3482296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3482296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3482296                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3482296                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        62334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        62334                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        86716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        86716                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1342                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1342                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1543                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1543                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       149050                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        149050                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       149050                       # number of overall misses
system.cpu0.dcache.overall_misses::total       149050                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6427992490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6427992490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   9098374360                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   9098374360                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    103663250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    103663250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     90777462                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     90777462                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  15526366850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15526366850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  15526366850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15526366850                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2632177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2632177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       999169                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       999169                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         8436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7516                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7516                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3631346                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3631346                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3631346                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3631346                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.023682                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023682                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.086788                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086788                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.159080                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159080                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.205295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.205295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.041045                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.041045                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.041045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.041045                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 103121.771264                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103121.771264                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 104921.518059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104921.518059                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 77245.342772                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77245.342772                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 58831.796500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 58831.796500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 104168.848373                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104168.848373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 104168.848373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104168.848373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        93093                       # number of writebacks
system.cpu0.dcache.writebacks::total            93093                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        62334                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62334                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        86716                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        86716                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1342                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1342                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       149050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       149050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       149050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       149050                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4744287510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4744287510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6763948640                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6763948640                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     71537750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     71537750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     50981538                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     50981538                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  11508236150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11508236150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11508236150                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11508236150                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    689040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    689040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    365912000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    365912000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1054952000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1054952000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.086788                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.086788                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.159080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.159080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.205029                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.205029                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.041045                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041045                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.041045                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041045                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 76110.750313                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76110.750313                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 78001.160570                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78001.160570                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 53306.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53306.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33083.412070                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33083.412070                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 77210.574639                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77210.574639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 77210.574639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77210.574639                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2285931                       # DTB read hits
system.cpu1.dtb.read_misses                     10554                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                 2061604                       # DTB read accesses
system.cpu1.dtb.write_hits                     763524                       # DTB write hits
system.cpu1.dtb.write_misses                    99625                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                 580702                       # DTB write accesses
system.cpu1.dtb.data_hits                     3049455                       # DTB hits
system.cpu1.dtb.data_misses                    110179                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                 2642306                       # DTB accesses
system.cpu1.itb.fetch_hits                   13230430                       # ITB hits
system.cpu1.itb.fetch_misses                      144                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               13230574                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        44726552                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   14283262                       # Number of instructions committed
system.cpu1.committedOps                     14283262                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              7750123                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               6360176                       # Number of float alu accesses
system.cpu1.num_func_calls                      40192                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       572110                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     7750123                       # number of integer instructions
system.cpu1.num_fp_insts                      6360176                       # number of float instructions
system.cpu1.num_int_register_reads           16510341                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           6229991                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            10815650                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            6293241                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      3171168                       # number of memory refs
system.cpu1.num_load_insts                    2307236                       # Number of load instructions
system.cpu1.num_store_insts                    863932                       # Number of store instructions
system.cpu1.num_idle_cycles              8421477.936785                       # Number of idle cycles
system.cpu1.num_busy_cycles              36305074.063215                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.811712                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.188288                       # Percentage of idle cycles
system.cpu1.Branches                           630958                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               271707      1.89%      1.89% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3567951     24.79%     26.68% # Class of executed instruction
system.cpu1.op_class::IntMult                    3980      0.03%     26.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd                3211645     22.31%     49.02% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.02% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      8      0.00%     49.02% # Class of executed instruction
system.cpu1.op_class::FloatMult               3014860     20.95%     69.96% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.96% # Class of executed instruction
system.cpu1.op_class::MemRead                 2313478     16.07%     86.04% # Class of executed instruction
system.cpu1.op_class::MemWrite                 864146      6.00%     92.04% # Class of executed instruction
system.cpu1.op_class::IprAccess               1145683      7.96%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  14393462                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     110                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    119977                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2423     28.47%     28.47% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    458      5.38%     33.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     22      0.26%     34.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5608     65.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8511                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2423     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     458      8.63%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      22      0.41%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2401     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5304                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            426999000000     95.47%     95.47% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1520260000      0.34%     95.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              183540000      0.04%     95.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            18562720000      4.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        447265520000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.428138                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.623194                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     25.00%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::74                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   18      0.20%      0.20% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   92      1.01%      1.20% # number of callpals executed
system.cpu1.kern.callpal::tbi                       6      0.07%      1.27% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7299     79.74%     81.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                    923     10.08%     91.10% # number of callpals executed
system.cpu1.kern.callpal::rti                     732      8.00%     99.09% # number of callpals executed
system.cpu1.kern.callpal::callsys                  51      0.56%     99.65% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     99.66% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 31      0.34%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9153                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              696                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                601                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                128                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                619                      
system.cpu1.kern.mode_good::user                  601                      
system.cpu1.kern.mode_good::idle                   18                      
system.cpu1.kern.mode_switch_good::kernel     0.889368                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.140625                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.868772                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       35444830000      8.26%      8.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        323480760000     75.43%     83.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         69942260000     16.31%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      92                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            10862                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9362617                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10862                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           861.960689                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28797786                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28797786                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     14382600                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14382600                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     14382600                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14382600                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     14382600                       # number of overall hits
system.cpu1.icache.overall_hits::total       14382600                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10862                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10862                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10862                       # number of overall misses
system.cpu1.icache.overall_misses::total        10862                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1065053750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1065053750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1065053750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1065053750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1065053750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1065053750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     14393462                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14393462                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     14393462                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14393462                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     14393462                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14393462                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000755                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000755                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000755                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000755                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000755                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000755                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 98053.190020                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 98053.190020                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 98053.190020                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 98053.190020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 98053.190020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 98053.190020                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        10862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10862                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        10862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        10862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10862                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    781679250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    781679250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    781679250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    781679250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    781679250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    781679250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000755                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000755                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000755                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000755                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000755                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000755                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71964.578347                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71964.578347                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71964.578347                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71964.578347                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71964.578347                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71964.578347                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           136135                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          993.895870                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2569086                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           136135                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.871605                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   993.895870                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.970601                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970601                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          905                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          901                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.883789                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6258594                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6258594                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2229876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2229876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       683494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683494                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2765                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2765                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2913370                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2913370                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2913370                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2913370                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        63155                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63155                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        75957                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        75957                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          839                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          839                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          837                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          837                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       139112                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139112                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       139112                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139112                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6505204246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6505204246                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   8121726268                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8121726268                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     57168750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     57168750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     51358941                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     51358941                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14626930514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14626930514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14626930514                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14626930514                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2293031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2293031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       759451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       759451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         3635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         3602                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3602                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3052482                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3052482                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3052482                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3052482                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.027542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027542                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.100016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.100016                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.230812                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.230812                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.232371                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.232371                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.045573                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045573                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.045573                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045573                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 103003.788235                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103003.788235                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 106925.316534                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106925.316534                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 68139.153754                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 68139.153754                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61360.741935                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61360.741935                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 105144.994781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105144.994781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 105144.994781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105144.994781                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        87058                       # number of writebacks
system.cpu1.dcache.writebacks::total            87058                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        63155                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63155                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        75957                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        75957                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          839                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          839                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          836                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          836                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       139112                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       139112                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       139112                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       139112                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4795798754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4795798754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6068332732                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6068332732                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     38102250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     38102250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     32349059                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     32349059                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  10864131486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10864131486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  10864131486                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10864131486                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    111883000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    111883000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    112483000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    112483000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.027542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.100016                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100016                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.230812                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.230812                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.232093                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.232093                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.045573                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045573                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.045573                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045573                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 75936.960716                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75936.960716                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 79891.685190                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79891.685190                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 45413.885578                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45413.885578                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 38695.046651                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38695.046651                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 78096.292814                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78096.292814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 78096.292814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78096.292814                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     2529067                       # DTB read hits
system.cpu2.dtb.read_misses                     10577                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 2083068                       # DTB read accesses
system.cpu2.dtb.write_hits                     936811                       # DTB write hits
system.cpu2.dtb.write_misses                    99796                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 596320                       # DTB write accesses
system.cpu2.dtb.data_hits                     3465878                       # DTB hits
system.cpu2.dtb.data_misses                    110373                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 2679388                       # DTB accesses
system.cpu2.itb.fetch_hits                   13430566                       # ITB hits
system.cpu2.itb.fetch_misses                      320                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               13430886                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        44726553                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   15618097                       # Number of instructions committed
system.cpu2.committedOps                     15618097                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              9043401                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               6362040                       # Number of float alu accesses
system.cpu2.num_func_calls                      80433                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       721213                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     9043401                       # number of integer instructions
system.cpu2.num_fp_insts                      6362040                       # number of float instructions
system.cpu2.num_int_register_reads           18321749                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           7188535                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            10816792                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            6294059                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      3588073                       # number of memory refs
system.cpu2.num_load_insts                    2550665                       # Number of load instructions
system.cpu2.num_store_insts                   1037408                       # Number of store instructions
system.cpu2.num_idle_cycles              4682052.669090                       # Number of idle cycles
system.cpu2.num_busy_cycles              40044500.330910                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.895318                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.104682                       # Percentage of idle cycles
system.cpu2.Branches                           832577                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               287487      1.83%      1.83% # Class of executed instruction
system.cpu2.op_class::IntAlu                  4437695     28.21%     30.04% # Class of executed instruction
system.cpu2.op_class::IntMult                    7508      0.05%     30.09% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     30.09% # Class of executed instruction
system.cpu2.op_class::FloatAdd                3212117     20.42%     50.51% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     39      0.00%     50.51% # Class of executed instruction
system.cpu2.op_class::FloatCvt                    131      0.00%     50.51% # Class of executed instruction
system.cpu2.op_class::FloatMult               3014850     19.17%     69.68% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     30      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.68% # Class of executed instruction
system.cpu2.op_class::MemRead                 2565259     16.31%     85.99% # Class of executed instruction
system.cpu2.op_class::MemWrite                1038141      6.60%     92.59% # Class of executed instruction
system.cpu2.op_class::IprAccess               1165220      7.41%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  15728477                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    124593                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4086     32.94%     32.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.15%     33.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    458      3.69%     36.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     23      0.19%     36.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   7818     63.03%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12403                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4085     47.23%     47.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.21%     47.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     458      5.30%     52.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      23      0.27%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4065     47.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8649                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            411493480000     92.00%     92.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               95080000      0.02%     92.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1544000000      0.35%     92.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              183170000      0.04%     92.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            33949800000      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        447265530000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999755                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.519954                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.697331                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.00%      2.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.00%      4.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        27     54.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        6     12.00%     70.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.00%     72.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     74.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        7     14.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   19      0.14%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   98      0.73%      0.87% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.02%      0.90% # number of callpals executed
system.cpu2.kern.callpal::swpipl                11083     82.74%     83.64% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1001      7.47%     91.11% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     91.12% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     91.12% # number of callpals executed
system.cpu2.kern.callpal::rti                     822      6.14%     97.26% # number of callpals executed
system.cpu2.kern.callpal::callsys                 100      0.75%     98.01% # number of callpals executed
system.cpu2.kern.callpal::rdunique                266      1.99%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 13395                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              920                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                674                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                674                      
system.cpu2.kern.mode_good::user                  674                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.732609                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.845671                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      120735050000     26.99%     26.99% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        326622210000     73.01%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            35776                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15697903                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35776                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           438.783067                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         31492730                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        31492730                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     15692701                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15692701                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     15692701                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15692701                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     15692701                       # number of overall hits
system.cpu2.icache.overall_hits::total       15692701                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        35776                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35776                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        35776                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35776                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        35776                       # number of overall misses
system.cpu2.icache.overall_misses::total        35776                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3439489750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3439489750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3439489750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3439489750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3439489750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3439489750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     15728477                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15728477                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     15728477                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15728477                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     15728477                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15728477                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002275                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002275                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002275                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002275                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002275                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002275                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 96139.583799                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 96139.583799                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 96139.583799                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 96139.583799                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 96139.583799                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 96139.583799                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        35776                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35776                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        35776                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35776                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        35776                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35776                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2520215250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2520215250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2520215250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2520215250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2520215250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2520215250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002275                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002275                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002275                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002275                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70444.299251                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70444.299251                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70444.299251                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70444.299251                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70444.299251                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70444.299251                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           137983                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          987.664686                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3333665                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137983                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.159969                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   987.664686                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.964516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          687                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          684                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.670898                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7093525                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7093525                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2473100                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2473100                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       843549                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        843549                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         7367                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7367                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         7447                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7447                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3316649                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3316649                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3316649                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3316649                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        58093                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        58093                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        83919                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        83919                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1348                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1348                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1072                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1072                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       142012                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        142012                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       142012                       # number of overall misses
system.cpu2.dcache.overall_misses::total       142012                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   5980556496                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5980556496                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   8853359941                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8853359941                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    100936250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    100936250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     65841936                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     65841936                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       216000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       216000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  14833916437                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14833916437                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  14833916437                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14833916437                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2531193                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2531193                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       927468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       927468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         8715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         8519                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8519                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3458661                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3458661                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3458661                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3458661                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022951                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022951                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.090482                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.090482                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.154676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.154676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.125836                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.125836                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.041060                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041060                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.041060                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041060                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 102947.971287                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102947.971287                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 105498.873211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105498.873211                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 74878.523739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 74878.523739                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 61419.716418                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 61419.716418                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 104455.373046                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104455.373046                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 104455.373046                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104455.373046                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        91335                       # number of writebacks
system.cpu2.dcache.writebacks::total            91335                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        58093                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        58093                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        83919                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83919                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1348                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1348                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1072                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1072                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       142012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       142012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       142012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       142012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4409274504                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4409274504                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   6604142059                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6604142059                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     68979750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     68979750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     41621064                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     41621064                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  11013416563                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11013416563                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  11013416563                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11013416563                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     28820000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     28820000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    157380000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    157380000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    186200000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    186200000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.022951                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022951                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.090482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.090482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.154676                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.154676                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.125836                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.125836                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.041060                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041060                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.041060                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041060                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 75900.272047                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 75900.272047                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 78696.624829                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78696.624829                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 51171.921365                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51171.921365                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 38825.619403                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 38825.619403                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 77552.717820                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 77552.717820                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 77552.717820                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 77552.717820                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2269364                       # DTB read hits
system.cpu3.dtb.read_misses                     10509                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                 2042406                       # DTB read accesses
system.cpu3.dtb.write_hits                     752398                       # DTB write hits
system.cpu3.dtb.write_misses                    99276                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 573734                       # DTB write accesses
system.cpu3.dtb.data_hits                     3021762                       # DTB hits
system.cpu3.dtb.data_misses                    109785                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                 2616140                       # DTB accesses
system.cpu3.itb.fetch_hits                   13152206                       # ITB hits
system.cpu3.itb.fetch_misses                      139                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses               13152345                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        44726544                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   14210857                       # Number of instructions committed
system.cpu3.committedOps                     14210857                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              7675691                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               6359795                       # Number of float alu accesses
system.cpu3.num_func_calls                      40850                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       564391                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     7675691                       # number of integer instructions
system.cpu3.num_fp_insts                      6359795                       # number of float instructions
system.cpu3.num_int_register_reads           16401516                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6174515                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            10814947                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            6292839                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      3143031                       # number of memory refs
system.cpu3.num_load_insts                    2290582                       # Number of load instructions
system.cpu3.num_store_insts                    852449                       # Number of store instructions
system.cpu3.num_idle_cycles              8621442.130362                       # Number of idle cycles
system.cpu3.num_busy_cycles              36105101.869638                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.807241                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.192759                       # Percentage of idle cycles
system.cpu3.Branches                           623886                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               271886      1.90%      1.90% # Class of executed instruction
system.cpu3.op_class::IntAlu                  3525590     24.62%     26.52% # Class of executed instruction
system.cpu3.op_class::IntMult                    3898      0.03%     26.54% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     26.54% # Class of executed instruction
system.cpu3.op_class::FloatAdd                3211400     22.42%     48.97% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     48.97% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      5      0.00%     48.97% # Class of executed instruction
system.cpu3.op_class::FloatMult               3014669     21.05%     70.02% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.02% # Class of executed instruction
system.cpu3.op_class::MemRead                 2299236     16.06%     86.08% # Class of executed instruction
system.cpu3.op_class::MemWrite                 852627      5.95%     92.03% # Class of executed instruction
system.cpu3.op_class::IprAccess               1141349      7.97%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  14320663                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     111                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    119483                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2396     28.35%     28.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    458      5.42%     33.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     30      0.35%     34.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   5567     65.87%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                8451                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2396     45.51%     45.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     458      8.70%     54.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      30      0.57%     54.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2381     45.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5265                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            425894190000     95.22%     95.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1533600000      0.34%     95.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              216760000      0.05%     95.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            19620890000      4.39%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        447265440000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.427699                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.623003                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    5      0.06%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   93      1.03%      1.08% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.08%      1.16% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 7251     80.07%     81.23% # number of callpals executed
system.cpu3.kern.callpal::rdps                    920     10.16%     91.39% # number of callpals executed
system.cpu3.kern.callpal::rti                     718      7.93%     99.32% # number of callpals executed
system.cpu3.kern.callpal::callsys                  40      0.44%     99.76% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.02%     99.78% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 20      0.22%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  9056                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              811                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                589                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                589                      
system.cpu3.kern.mode_good::user                  589                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.726264                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.841429                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      125936430000     28.15%     28.15% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        321364800000     71.85%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      93                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            10675                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13877147                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10675                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1299.966932                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28652001                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28652001                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     14309988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14309988                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     14309988                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14309988                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     14309988                       # number of overall hits
system.cpu3.icache.overall_hits::total       14309988                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        10675                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10675                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        10675                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10675                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        10675                       # number of overall misses
system.cpu3.icache.overall_misses::total        10675                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1048646250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1048646250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1048646250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1048646250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1048646250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1048646250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     14320663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14320663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     14320663                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14320663                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     14320663                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14320663                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000745                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000745                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000745                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000745                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000745                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000745                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 98233.840749                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98233.840749                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 98233.840749                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98233.840749                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 98233.840749                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98233.840749                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        10675                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10675                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        10675                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10675                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        10675                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10675                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    770087750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    770087750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    770087750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    770087750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    770087750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    770087750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000745                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000745                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000745                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000745                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 72139.367681                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72139.367681                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 72139.367681                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72139.367681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 72139.367681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72139.367681                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           135678                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          996.994969                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2927369                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           135678                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.575856                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   996.994969                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.973628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          894                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          885                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6203591                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6203591                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2212506                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2212506                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       672030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        672030                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         3110                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3110                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3192                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2884536                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2884536                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2884536                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2884536                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        63546                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        63546                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        75934                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        75934                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          895                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          789                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          789                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       139480                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139480                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       139480                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139480                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   6527115747                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6527115747                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   8127649996                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8127649996                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     64591000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     64591000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     48537948                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     48537948                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  14654765743                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14654765743                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  14654765743                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14654765743                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2276052                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2276052                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       747964                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       747964                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         4005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         3981                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3981                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3024016                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3024016                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3024016                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3024016                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027919                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027919                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.101521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.101521                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.223471                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.223471                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.198191                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.198191                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.046124                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046124                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.046124                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046124                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 102714.816778                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102714.816778                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 107035.715174                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 107035.715174                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 72168.715084                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 72168.715084                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 61518.311787                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 61518.311787                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 105067.147570                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105067.147570                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 105067.147570                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105067.147570                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        87012                       # number of writebacks
system.cpu3.dcache.writebacks::total            87012                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        63546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        63546                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        75934                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        75934                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          895                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          789                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          789                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       139480                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       139480                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       139480                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       139480                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   4811979253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4811979253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   6073520004                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6073520004                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     43843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     43843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     30630052                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     30630052                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  10885499257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10885499257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  10885499257                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10885499257                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    109264000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    109264000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    109864000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    109864000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.027919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.027919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.101521                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.101521                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.223471                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.223471                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.198191                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.198191                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.046124                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046124                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.046124                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046124                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 75724.345403                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75724.345403                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 79984.196855                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79984.196855                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 48986.592179                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48986.592179                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 38821.358682                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 38821.358682                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 78043.441762                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78043.441762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 78043.441762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78043.441762                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023252                       # Number of seconds simulated
sim_ticks                                 23251650000                       # Number of ticks simulated
final_tick                               6120842060000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              391392123                       # Simulator instruction rate (inst/s)
host_op_rate                                391384414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            36251836688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464112                       # Number of bytes of host memory used
host_seconds                                     0.64                       # Real time elapsed on the host
sim_insts                                   251026358                       # Number of instructions simulated
sim_ops                                     251026358                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         219328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         278528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         111168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         132160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         357888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         754624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1858688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       219328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       111168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       357888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        691840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       723456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          723456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            5592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           9432793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11978849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4781080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5683898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          15391940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          32454643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            148635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             66060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79937897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      9432793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4781080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     15391940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       148635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29754448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        31114179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31114179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        31114179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          9432793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11978849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4781080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5683898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         15391940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         32454643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           148635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            66060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            111052076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11304                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1846144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  722496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1858688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               723456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          187                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              497                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23251620000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   28624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.816102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.958393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.564674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7551     53.14%     53.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3607     25.39%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1207      8.49%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          534      3.76%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          571      4.02%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          140      0.99%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          109      0.77%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           99      0.70%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          391      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.640823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.525635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.746572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             11      1.74%      1.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           317     50.16%     51.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           111     17.56%     69.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            52      8.23%     77.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            50      7.91%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            34      5.38%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      3.01%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      1.74%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      1.11%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      1.11%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.32%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.32%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.32%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.32%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.862342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.854191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.523646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43      6.80%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.11%      7.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              576     91.14%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           632                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    365998750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               906861250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  144230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12688.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31438.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        79.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17741                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8187                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     576305.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5081047750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       776620000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     17399517250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9136789200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11646512640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4985351250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6354744000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            22324465800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            26406642600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3606664320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3731527440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        399783593040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        399783593040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1579914387675                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1697752153215                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2286615063000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2183248602000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4306366314285                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4328923774935                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.557892                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           707.243245                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               20413                       # Transaction distribution
system.membus.trans_dist::ReadResp              20413                       # Transaction distribution
system.membus.trans_dist::WriteReq                106                       # Transaction distribution
system.membus.trans_dist::WriteResp               106                       # Transaction distribution
system.membus.trans_dist::Writeback             11304                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              258                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            134                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             392                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9556                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9556                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         6854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         6854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        12574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        12626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         3474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         3474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         5471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         5525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        11185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        11185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        31051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        31107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total          228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       219328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       219328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       476736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       476944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       111168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       111168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       198464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       198680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port       357888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total       357888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave          224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1213536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total         1992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2582992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1133                       # Total snoops (count)
system.membus.snoop_fanout::samples             41666                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                   41666    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total               41666                       # Request fanout histogram
system.membus.reqLayer0.occupancy              212000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           132103994                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           32090500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           45371882                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy           16304750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy           21349483                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy           52398750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          111701710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer8.occupancy             507750                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy            1106735                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       47943                       # DTB read hits
system.cpu0.dtb.read_misses                        85                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   11014                       # DTB read accesses
system.cpu0.dtb.write_hits                      37061                       # DTB write hits
system.cpu0.dtb.write_misses                       14                       # DTB write misses
system.cpu0.dtb.write_acv                           7                       # DTB write access violations
system.cpu0.dtb.write_accesses                   6645                       # DTB write accesses
system.cpu0.dtb.data_hits                       85004                       # DTB hits
system.cpu0.dtb.data_misses                        99                       # DTB misses
system.cpu0.dtb.data_acv                            7                       # DTB access violations
system.cpu0.dtb.data_accesses                   17659                       # DTB accesses
system.cpu0.itb.fetch_hits                      61076                       # ITB hits
system.cpu0.itb.fetch_misses                       92                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                  61168                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         2257581                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     227223                       # Number of instructions committed
system.cpu0.committedOps                       227223                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               219154                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   261                       # Number of float alu accesses
system.cpu0.num_func_calls                       6791                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        21218                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      219154                       # number of integer instructions
system.cpu0.num_fp_insts                          261                       # number of float instructions
system.cpu0.num_int_register_reads             302016                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            158751                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 135                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu0.num_mem_refs                        85280                       # number of memory refs
system.cpu0.num_load_insts                      48136                       # Number of load instructions
system.cpu0.num_store_insts                     37144                       # Number of store instructions
system.cpu0.num_idle_cycles              1583274.116075                       # Number of idle cycles
system.cpu0.num_busy_cycles              674306.883925                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.298686                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.701314                       # Percentage of idle cycles
system.cpu0.Branches                            30323                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 3205      1.41%      1.41% # Class of executed instruction
system.cpu0.op_class::IntAlu                   131630     57.90%     59.31% # Class of executed instruction
system.cpu0.op_class::IntMult                     371      0.16%     59.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                     30      0.01%     59.49% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.49% # Class of executed instruction
system.cpu0.op_class::MemRead                   49423     21.74%     81.23% # Class of executed instruction
system.cpu0.op_class::MemWrite                  37473     16.48%     97.71% # Class of executed instruction
system.cpu0.op_class::IprAccess                  5197      2.29%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    227329                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1065                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     273     34.38%     34.38% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     24      3.02%     37.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     37.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    496     62.47%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 794                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      273     47.89%     47.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      24      4.21%     52.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.18%     52.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     272     47.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  570                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             20601720000     91.20%     91.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               79420000      0.35%     91.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               11590000      0.05%     91.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1896480000      8.40%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         22589210000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.548387                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.717884                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      1.43%      1.54% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.12%      1.66% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  726     86.22%     87.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                     48      5.70%     93.59% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.12%     93.71% # number of callpals executed
system.cpu0.kern.callpal::rti                      43      5.11%     98.81% # number of callpals executed
system.cpu0.kern.callpal::callsys                  10      1.19%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   842                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.375000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.539474                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        4427550000     74.59%     74.59% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1508570000     25.41%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                 106                       # Transaction distribution
system.iobus.trans_dist::WriteResp                106                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               212000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              106000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             3426                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999554                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             340989                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3938                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            86.589385                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999554                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           458083                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          458083                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       223901                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         223901                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       223901                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          223901                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       223901                       # number of overall hits
system.cpu0.icache.overall_hits::total         223901                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3427                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3427                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3427                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3427                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3427                       # number of overall misses
system.cpu0.icache.overall_misses::total         3427                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    328201500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    328201500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    328201500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    328201500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    328201500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    328201500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       227328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       227328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       227328                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       227328                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       227328                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       227328                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015075                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015075                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015075                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015075                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015075                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015075                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95769.331777                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95769.331777                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95769.331777                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95769.331777                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95769.331777                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95769.331777                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3427                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3427                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3427                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3427                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3427                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3427                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    240295500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    240295500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    240295500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    240295500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    240295500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    240295500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.015075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.015075                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015075                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.015075                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015075                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70118.325066                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70118.325066                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70118.325066                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70118.325066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70118.325066                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70118.325066                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             4777                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          847.286617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             106632                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5389                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.786973                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   847.286617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.827428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.827428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          612                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           175036                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          175036                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        44605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          44605                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        34078                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         34078                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          731                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        78683                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           78683                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        78683                       # number of overall hits
system.cpu0.dcache.overall_hits::total          78683                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         2659                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2659                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2190                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2190                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          105                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           55                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4849                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4849                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4849                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4849                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    248539749                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    248539749                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    203220415                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    203220415                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     10654750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10654750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3121968                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3121968                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    451760164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    451760164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    451760164                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    451760164                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        47264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        47264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        36268                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        36268                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        83532                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        83532                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        83532                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        83532                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.056258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056258                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.060384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060384                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.133418                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.133418                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.069975                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069975                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.058050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.058050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058050                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 93471.135389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93471.135389                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 92794.710046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92794.710046                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 101473.809524                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 101473.809524                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 56763.054545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 56763.054545                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 93165.634976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93165.634976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 93165.634976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93165.634976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3097                       # number of writebacks
system.cpu0.dcache.writebacks::total             3097                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2659                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         2190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2190                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          105                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           55                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4849                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    179386251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    179386251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    149039585                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    149039585                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      7851250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7851250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1562032                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1562032                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    328425836                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    328425836                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    328425836                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    328425836                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      5782000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      5782000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      5782000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      5782000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.056258                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.056258                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.060384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.133418                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.133418                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.069975                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069975                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.058050                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058050                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.058050                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058050                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 67463.802557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67463.802557                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68054.605023                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68054.605023                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 74773.809524                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74773.809524                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 28400.581818                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 28400.581818                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 67730.632295                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67730.632295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 67730.632295                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67730.632295                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       33435                       # DTB read hits
system.cpu1.dtb.read_misses                       325                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1822                       # DTB read accesses
system.cpu1.dtb.write_hits                      19671                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    875                       # DTB write accesses
system.cpu1.dtb.data_hits                       53106                       # DTB hits
system.cpu1.dtb.data_misses                       363                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2697                       # DTB accesses
system.cpu1.itb.fetch_hits                      28611                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  28736                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2343744                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     178348                       # Number of instructions committed
system.cpu1.committedOps                       178348                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               171323                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   297                       # Number of float alu accesses
system.cpu1.num_func_calls                       4311                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        18927                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      171323                       # number of integer instructions
system.cpu1.num_fp_insts                          297                       # number of float instructions
system.cpu1.num_int_register_reads             229226                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            131297                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        54237                       # number of memory refs
system.cpu1.num_load_insts                      34318                       # Number of load instructions
system.cpu1.num_store_insts                     19919                       # Number of store instructions
system.cpu1.num_idle_cycles              1840869.181011                       # Number of idle cycles
system.cpu1.num_busy_cycles              502874.818989                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.214560                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.785440                       # Percentage of idle cycles
system.cpu1.Branches                            25072                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 3034      1.70%      1.70% # Class of executed instruction
system.cpu1.op_class::IntAlu                   111651     62.47%     64.17% # Class of executed instruction
system.cpu1.op_class::IntMult                     239      0.13%     64.30% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     25      0.01%     64.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.32% # Class of executed instruction
system.cpu1.op_class::MemRead                   35577     19.91%     84.22% # Class of executed instruction
system.cpu1.op_class::MemWrite                  19931     11.15%     95.37% # Class of executed instruction
system.cpu1.op_class::IprAccess                  8272      4.63%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    178732                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1254                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     212     34.14%     34.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     24      3.86%     38.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      0.48%     38.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    382     61.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 621                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      212     47.11%     47.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      24      5.33%     52.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      0.67%     53.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     211     46.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  450                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             22174700000     94.61%     94.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               76240000      0.33%     94.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               23250000      0.10%     95.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1163250000      4.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         23437440000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.552356                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.724638                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.14%      0.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58      8.07%      8.21% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.70%      8.90% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  502     69.82%     78.72% # number of callpals executed
system.cpu1.kern.callpal::rdps                     49      6.82%     85.54% # number of callpals executed
system.cpu1.kern.callpal::rti                      93     12.93%     98.47% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.25%     99.72% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.28%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   719                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 24                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   68                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.543307                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.041667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.630137                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3720230000      7.31%      7.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           413500000      0.81%      8.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         46779330000     91.88%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             1737                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5251687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2249                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2335.120943                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           359201                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          359201                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       176995                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         176995                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       176995                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          176995                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       176995                       # number of overall hits
system.cpu1.icache.overall_hits::total         176995                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1737                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1737                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1737                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1737                       # number of overall misses
system.cpu1.icache.overall_misses::total         1737                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    168175750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    168175750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    168175750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    168175750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    168175750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    168175750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       178732                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       178732                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       178732                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       178732                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       178732                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       178732                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009718                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009718                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009718                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009718                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009718                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009718                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96819.660334                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96819.660334                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96819.660334                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96819.660334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96819.660334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96819.660334                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1737                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1737                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1737                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1737                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1737                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1737                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    122824250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    122824250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    122824250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    122824250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    122824250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    122824250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009718                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009718                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009718                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70710.564191                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70710.564191                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70710.564191                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70710.564191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70710.564191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70710.564191                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2081                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          930.581252                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             242123                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2970                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            81.522896                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   930.581252                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.908771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          889                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          881                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.868164                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           109737                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          109737                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        31887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          31887                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        18344                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         18344                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          571                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          576                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        50231                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           50231                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        50231                       # number of overall hits
system.cpu1.dcache.overall_hits::total          50231                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1485                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          799                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          799                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           38                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           32                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2284                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2284                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2284                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2284                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    139898499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    139898499                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     69990987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     69990987                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      3116000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3116000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1894997                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1894997                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    209889486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    209889486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    209889486                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    209889486                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        33372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        19143                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        19143                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        52515                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        52515                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        52515                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        52515                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.044498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044498                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.041738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041738                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.062397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.062397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.052632                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.052632                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.043492                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.043492                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.043492                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043492                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 94207.743434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94207.743434                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 87598.231539                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87598.231539                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        82000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 59218.656250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 59218.656250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 91895.571804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91895.571804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 91895.571804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91895.571804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1036                       # number of writebacks
system.cpu1.dcache.writebacks::total             1036                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1485                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          799                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          799                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           32                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2284                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2284                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    101231501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    101231501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     50257013                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     50257013                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1180003                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1180003                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        40000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        40000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    151488514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    151488514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    151488514                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    151488514                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      5988000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5988000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      5988000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5988000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.044498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.041738                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041738                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.062397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.062397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.052632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.043492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.043492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 68169.360943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68169.360943                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 62899.891114                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62899.891114                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 57236.842105                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57236.842105                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 36875.093750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36875.093750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 66325.969352                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66325.969352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 66325.969352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66325.969352                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                       91626                       # DTB read hits
system.cpu2.dtb.read_misses                       371                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                   34021                       # DTB read accesses
system.cpu2.dtb.write_hits                      93343                       # DTB write hits
system.cpu2.dtb.write_misses                      106                       # DTB write misses
system.cpu2.dtb.write_acv                           5                       # DTB write access violations
system.cpu2.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu2.dtb.data_hits                      184969                       # DTB hits
system.cpu2.dtb.data_misses                       477                       # DTB misses
system.cpu2.dtb.data_acv                            5                       # DTB access violations
system.cpu2.dtb.data_accesses                   49536                       # DTB accesses
system.cpu2.itb.fetch_hits                     166844                       # ITB hits
system.cpu2.itb.fetch_misses                      152                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 166996                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         2412682                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     491598                       # Number of instructions committed
system.cpu2.committedOps                       491598                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               473039                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu2.num_func_calls                      10175                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        49537                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      473039                       # number of integer instructions
system.cpu2.num_fp_insts                         3618                       # number of float instructions
system.cpu2.num_int_register_reads             679122                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            325638                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       186106                       # number of memory refs
system.cpu2.num_load_insts                      92465                       # Number of load instructions
system.cpu2.num_store_insts                     93641                       # Number of store instructions
system.cpu2.num_idle_cycles              852148.617509                       # Number of idle cycles
system.cpu2.num_busy_cycles              1560533.382491                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.646804                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.353196                       # Percentage of idle cycles
system.cpu2.Branches                            63331                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 9937      2.02%      2.02% # Class of executed instruction
system.cpu2.op_class::IntAlu                   280676     57.04%     59.06% # Class of executed instruction
system.cpu2.op_class::IntMult                     687      0.14%     59.20% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.20% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   1172      0.24%     59.44% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.44% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.44% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.44% # Class of executed instruction
system.cpu2.op_class::FloatDiv                    227      0.05%     59.48% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.48% # Class of executed instruction
system.cpu2.op_class::MemRead                   94919     19.29%     78.77% # Class of executed instruction
system.cpu2.op_class::MemWrite                  93709     19.04%     97.81% # Class of executed instruction
system.cpu2.op_class::IprAccess                 10753      2.19%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    492080                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1636                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     344     39.14%     39.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     24      2.73%     41.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.11%     41.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    510     58.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 879                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      342     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      24      3.39%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.14%     51.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     341     48.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  708                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             22468570000     93.17%     93.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               82690000      0.34%     93.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                6830000      0.03%     93.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1558260000      6.46%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         24116350000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.994186                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.668627                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.805461                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.31%      0.31% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      5.42%      5.73% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  730     74.72%     80.45% # number of callpals executed
system.cpu2.kern.callpal::rdps                     49      5.02%     85.47% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.10%     85.57% # number of callpals executed
system.cpu2.kern.callpal::rti                     124     12.69%     98.26% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      1.54%     99.80% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.20%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   977                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              176                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                102                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                101                      
system.cpu2.kern.mode_good::user                  102                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.573864                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.730216                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       36529450000     89.61%     89.61% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          4236170000     10.39%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements             5592                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.853730                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             542361                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6103                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            88.867934                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.853730                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999714                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999714                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           989755                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          989755                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       486488                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         486488                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       486488                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          486488                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       486488                       # number of overall hits
system.cpu2.icache.overall_hits::total         486488                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         5593                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5593                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         5593                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5593                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         5593                       # number of overall misses
system.cpu2.icache.overall_misses::total         5593                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    536777750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    536777750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    536777750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    536777750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    536777750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    536777750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       492081                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       492081                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       492081                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       492081                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       492081                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       492081                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.011366                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011366                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.011366                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011366                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.011366                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011366                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95973.136063                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95973.136063                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95973.136063                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95973.136063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95973.136063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95973.136063                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         5593                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5593                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         5593                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5593                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         5593                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5593                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    391751250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    391751250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    391751250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    391751250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    391751250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    391751250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.011366                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011366                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.011366                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011366                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.011366                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011366                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70043.134275                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70043.134275                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70043.134275                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70043.134275                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70043.134275                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70043.134275                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            11456                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          865.275046                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             198000                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12479                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.866656                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   865.275046                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.844995                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.844995                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          625                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           382889                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          382889                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        85642                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          85642                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        85208                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         85208                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1246                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1246                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1323                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1323                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       170850                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          170850                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       170850                       # number of overall hits
system.cpu2.dcache.overall_hits::total         170850                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         5085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5085                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         6809                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6809                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          121                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          121                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           38                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        11894                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11894                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        11894                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11894                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    499119250                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    499119250                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    649931216                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    649931216                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     10854250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     10854250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      2301994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2301994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1149050466                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1149050466                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1149050466                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1149050466                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        90727                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        90727                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        92017                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        92017                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       182744                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       182744                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       182744                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       182744                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.056047                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.056047                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.073997                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.073997                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.088515                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.088515                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.027921                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027921                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.065086                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.065086                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.065086                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065086                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 98155.211406                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98155.211406                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 95451.786753                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95451.786753                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 89704.545455                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 89704.545455                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60578.789474                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60578.789474                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 96607.572389                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96607.572389                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 96607.572389                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96607.572389                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7167                       # number of writebacks
system.cpu2.dcache.writebacks::total             7167                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         5085                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5085                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         6809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6809                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          121                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           38                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        11894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        11894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        11894                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        11894                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    363844750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    363844750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    485503784                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    485503784                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      7673750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      7673750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1400006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1400006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    849348534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    849348534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    849348534                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    849348534                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data      6178000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      6178000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data      6178000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      6178000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.056047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.073997                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.073997                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.088515                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.088515                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.027921                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.027921                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.065086                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.065086                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.065086                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.065086                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 71552.556539                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71552.556539                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 71303.243354                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71303.243354                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 63419.421488                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63419.421488                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 36842.263158                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 36842.263158                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 71409.831344                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 71409.831344                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 71409.831344                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 71409.831344                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                        7899                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                       4257                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                       12156                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                       5083                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                   5083                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         2343738                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                      35366                       # Number of instructions committed
system.cpu3.committedOps                        35366                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                33538                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                       1518                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts         2438                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                       33538                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads              45294                       # number of times the integer registers were read
system.cpu3.num_int_register_writes             26585                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                        12181                       # number of memory refs
system.cpu3.num_load_insts                       7899                       # Number of load instructions
system.cpu3.num_store_insts                      4282                       # Number of store instructions
system.cpu3.num_idle_cycles              2246122.443519                       # Number of idle cycles
system.cpu3.num_busy_cycles              97615.556481                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.041650                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.958350                       # Percentage of idle cycles
system.cpu3.Branches                             4708                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  314      0.89%      0.89% # Class of executed instruction
system.cpu3.op_class::IntAlu                    20715     58.57%     59.46% # Class of executed instruction
system.cpu3.op_class::IntMult                     120      0.34%     59.80% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     59.80% # Class of executed instruction
system.cpu3.op_class::MemRead                    8214     23.23%     83.03% # Class of executed instruction
system.cpu3.op_class::MemWrite                   4282     12.11%     95.13% # Class of executed instruction
system.cpu3.op_class::IprAccess                  1721      4.87%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                     35366                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       422                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      97     25.94%     25.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     24      6.42%     32.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.27%     32.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    252     67.38%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 374                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       97     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      24     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.46%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      96     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  218                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             22601610000     96.43%     96.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               72850000      0.31%     96.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               10040000      0.04%     96.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              752880000      3.21%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         23437380000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.380952                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.582888                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                  324     81.61%     81.61% # number of callpals executed
system.cpu3.kern.callpal::rdps                     48     12.09%     93.70% # number of callpals executed
system.cpu3.kern.callpal::rti                      25      6.30%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   397                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements               54                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             540137                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              566                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           954.305654                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            70786                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           70786                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        35312                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          35312                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        35312                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           35312                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        35312                       # number of overall hits
system.cpu3.icache.overall_hits::total          35312                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5349750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5349750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5349750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5349750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5349750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5349750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        35366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        35366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        35366                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        35366                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        35366                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        35366                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001527                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001527                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001527                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001527                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001527                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001527                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 99069.444444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 99069.444444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 99069.444444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 99069.444444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 99069.444444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 99069.444444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3916250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3916250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3916250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3916250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3916250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3916250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001527                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001527                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001527                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001527                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001527                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001527                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 72523.148148                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72523.148148                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 72523.148148                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72523.148148                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 72523.148148                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72523.148148                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                5                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          875.538702                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              28793                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              875                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            32.906286                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   875.538702                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.855018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.855018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          870                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          867                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            24377                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           24377                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         7688                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           7688                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4110                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          102                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data           96                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data        11798                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           11798                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        11798                       # number of overall hits
system.cpu3.dcache.overall_hits::total          11798                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          105                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           16                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           10                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          121                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           121                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          121                       # number of overall misses
system.cpu3.dcache.overall_misses::total          121                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      7097750                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      7097750                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1185990                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1185990                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       248000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       248000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       574995                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       574995                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      8283740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      8283740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      8283740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      8283740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         7793                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         7793                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         4126                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         4126                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        11919                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        11919                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        11919                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        11919                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.013474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013474                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.003878                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003878                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.037736                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037736                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.094340                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.094340                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010152                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010152                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.010152                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010152                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 67597.619048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67597.619048                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 74124.375000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74124.375000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        62000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        62000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 57499.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 57499.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 68460.661157                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68460.661157                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 68460.661157                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68460.661157                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu3.dcache.writebacks::total                4                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          105                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           10                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          121                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          121                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      4721250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      4721250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       690010                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       690010                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       300005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       300005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      5411260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      5411260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      5411260                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      5411260                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data      5500000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5500000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data      5500000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      5500000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013474                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013474                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.003878                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003878                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.037736                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.037736                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.094340                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.094340                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.010152                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010152                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.010152                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010152                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 44964.285714                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44964.285714                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 43125.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43125.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data        40000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 30000.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 30000.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 44721.157025                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44721.157025                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 44721.157025                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44721.157025                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
