
DriverTFT/out/DriverTFT.elf:     file format elf32-littlearm
DriverTFT/out/DriverTFT.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001cb9

Program Header:
0x70000001 off    0x00016038 vaddr 0x1a006038 paddr 0x1a006038 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000d80 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00006040 memsz 0x00006040 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a006040 align 2**16
         filesz 0x00000ca4 memsz 0x00000ca4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006034  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000ca4  10000000  1a006040  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020ca4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020ca4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020ca4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020ca4  2**2
                  CONTENTS
  6 .bss          000000d8  10000ca8  10000ca8  00000ca8  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020ca4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020ca4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020ca4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020ca4  2**2
                  CONTENTS
 11 .init_array   00000004  1a006034  1a006034  00016034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a006038  1a006038  00016038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020ca4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020ca4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020ca4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020ca4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020ca4  2**2
                  CONTENTS
 18 .noinit       00000000  10000d80  10000d80  00020ca4  2**2
                  CONTENTS
 19 .debug_info   000229ad  00000000  00000000  00020ca4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000048e1  00000000  00000000  00043651  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000992d  00000000  00000000  00047f32  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000aa0  00000000  00000000  0005185f  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000c60  00000000  00000000  000522ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000d1af  00000000  00000000  00052f5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0001248e  00000000  00000000  0006010e  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00028263  00000000  00000000  0007259c  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  0009a7ff  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  0009a867  2**0
                  CONTENTS, READONLY
 29 .debug_frame  000024bc  00000000  00000000  0009a89c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000ca8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a006034 l    d  .init_array	00000000 .init_array
1a006038 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000d80 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 DriverTFT.c
00000000 l    df *ABS*	00000000 inicio.c
00000000 l    df *ABS*	00000000 system.c
10000cac l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 board.c
1a001d64 l     F .text	00000044 Board_LED_Init
1a001da8 l     F .text	00000040 Board_TEC_Init
1a001de8 l     F .text	00000040 Board_GPIO_Init
1a001e28 l     F .text	00000030 Board_ADC_Init
1a001e58 l     F .text	00000038 Board_SPI_Init
1a001e90 l     F .text	00000024 Board_I2C_Init
1a005b18 l     O .text	00000008 GpioButtons
1a005b20 l     O .text	0000000c GpioLeds
1a005b2c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005b44 l     O .text	00000004 InitClkStates
1a005b48 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001fc0 l     F .text	0000002c Chip_UART_GetIndex
1a005bbc l     O .text	00000008 UART_BClock
1a005bc4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a00215c l     F .text	00000014 Chip_ADC_GetClockIndex
1a002170 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0022c8 l     F .text	000000a0 pll_calc_divs
1a002368 l     F .text	0000010c pll_get_frac
1a002474 l     F .text	0000004c Chip_Clock_FindBaseClock
1a0026e8 l     F .text	00000022 Chip_Clock_GetDivRate
10000cb0 l     O .bss	00000008 audio_usb_pll_freq
1a005bd8 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a005c44 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000bfc l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002a60 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002a74 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000c34 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a005c8c l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
10000cb8 l     O .bss	00000004 callBackFuncParams
10000cc0 l     O .bss	00000008 tickCounter
10000cc8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a002d68 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000ccc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 s_cos.c
00000000 l    df *ABS*	00000000 s_sin.c
00000000 l    df *ABS*	00000000 e_rem_pio2.c
1a005dc4 l     O .text	00000080 npio2_hw
1a005e44 l     O .text	00000108 two_over_pi
00000000 l    df *ABS*	00000000 k_cos.c
00000000 l    df *ABS*	00000000 k_rem_pio2.c
1a005f50 l     O .text	00000040 PIo2
1a005f90 l     O .text	00000010 init_jk
00000000 l    df *ABS*	00000000 k_sin.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_floor.c
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 impure.c
10000c44 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a006038 l       .init_array	00000000 __init_array_end
1a006034 l       .bss_RAM5	00000000 __preinit_array_end
1a006034 l       .init_array	00000000 __init_array_start
1a006034 l       .bss_RAM5	00000000 __preinit_array_start
1a0059f0 g     F .text	00000010 _malloc_usable_size_r
1a00250c g     F .text	0000001c Chip_Clock_GetDividerSource
1a000b58 g     F .text	000000b0 clrScr
1a004d2c g     F .text	00000012 .hidden __aeabi_dcmple
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a004c68 g     F .text	0000007a .hidden __cmpdf2
1a00427c g     F .text	00000012 fabs
1a000184  w    F .text	00000002 DebugMon_Handler
10000cd8 g     O .bss	00000001 D3
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a0021f0 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a004c68 g     F .text	0000007a .hidden __eqdf2
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0015d4 g     F .text	000000d8 print
10000cd9 g     O .bss	00000001 fch
10000cdc g     O .bss	00000004 B_WR
10000ce0 g     O .bss	00000001 fcl
1a0047d8 g     F .text	0000005a .hidden __floatdidf
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a001f08 g     F .text	00000008 __stdio_init
10000d74 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a00017a  w    F .text	00000002 HardFault_Handler
1a001ae0 g     F .text	000001d4 inicio
1a000000 g       *ABS*	00000000 __vectors_start__
1a00225a g     F .text	0000000c Chip_ADC_SetResolution
1a0056f0 g     F .text	0000000c __malloc_unlock
10000ce1 g     O .bss	00000001 WR
10000ce4 g     O .bss	00000004 disp_y_size
1a002c84 g     F .text	0000002c SysTick_Handler
1a002040 g     F .text	00000040 Chip_UART_SetBaud
10000d75 g     O .bss	00000001 __lock___arc4random_mutex
10000ce8 g     O .bss	00000001 D9
1a001cb4  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a0056b0 g     F .text	00000034 memmove
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
10000cec g     O .bss	00000004 B_REST
1a006040 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
10000cf0 g     O .bss	00000004 B_CS
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a000df0 g     F .text	00000034 setBackColorb
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a004c58 g     F .text	0000008a .hidden __gtdf2
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff5bd6 g       *ABS*	00000000 __valid_user_code_checksum
1a004290 g     F .text	00000108 floor
1a006040 g       .ARM.exidx	00000000 _etext
10000cf4 g     O .bss	00000001 VH
1a004cf4 g     F .text	00000010 .hidden __aeabi_cdcmple
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
10000cf5 g     O .bss	00000001 D0
10000cf8 g     O .bss	00000004 P_SDA
10000cfc g     O .bss	00000004 display_model
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a00278a g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a003200 g     F .text	0000042c __ieee754_rem_pio2
1a005108 g     F .text	0000001c memcpy
1a004ce4 g     F .text	00000020 .hidden __aeabi_cdrcmple
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
10000d00 g     O .bss	00000001 D11
1a005800 g     F .text	000001f0 _svfprintf_r
1a004760 g     F .text	00000022 .hidden __floatsidf
1a004c60 g     F .text	00000082 .hidden __ltdf2
1a0017c0 g     F .text	000000a8 _convert_float
1a004db8 g     F .text	00000000 .hidden __aeabi_uldivmod
10000d80 g       .noinit	00000000 _noinit
10000d6c g     O .bss	00000004 SystemCoreClock
1a001fec g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000e24 g     F .text	0000009c inicioLCD
10000d04 g     O .bss	00000004 display_transfer_mode
1a000180  w    F .text	00000002 UsageFault_Handler
1a003630 g     F .text	00000284 __kernel_cos
1a00283c g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
10000d08 g     O .bss	00000004 display_serial_mode
1a001f48 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a004740 g     F .text	0000001e .hidden __aeabi_ui2d
10000d0c g     O .bss	00000001 __p2
1a004de8 g     F .text	000002d0 .hidden __udivmoddi4
1a0044bc g     F .text	00000000 .hidden __aeabi_drsub
1a001d44 g     F .text	00000020 _sbrk_r
1a005b14 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
10000d10 g     O .bss	00000004 valor
10000d14 g     O .bss	00000004 P_REST
1a000300 g       .text	00000000 __CRP_WORD_END__
10000d18 g     O .bss	00000004 P_SCL
1a004d18 g     F .text	00000012 .hidden __aeabi_dcmplt
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000618 g     F .text	00000028 LCD_Write_DATA
1a0040e8 g     F .text	00000194 __kernel_sin
1a004784 g     F .text	00000042 .hidden __extendsfdf2
1a004a88 g     F .text	000001d0 .hidden __aeabi_ddiv
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0044c8 g     F .text	00000276 .hidden __adddf3
1a000300 g     F .text	000000b8 Conflcd
1a006038 g       .ARM.exidx	00000000 __exidx_start
10000d76 g     O .bss	00000001 __lock___env_recursive_mutex
1a004834 g     F .text	00000254 .hidden __aeabi_dmul
1a0002fc g     O .text	00000004 CRP_WORD
1a0021a2 g     F .text	0000000e setStartMode
10000d77 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a000ddc g     F .text	00000014 setColor
1a0056fc g     F .text	0000004c _realloc_r
1a0050bc g     F .text	00000048 __libc_init_array
10000d1c g     O .bss	00000001 D10
1a002cb0 g     F .text	000000b8 adcInit
1a004740 g     F .text	0000001e .hidden __floatunsidf
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a001ed8 g     F .text	00000030 Board_Init
1a001d42  w    F .text	00000002 _init
10000d1d g     O .bss	00000001 bcl
10000bec g     O .data	00000004 LATCHED_16
1a000114 g       .text	00000000 __data_section_table
1a0038b8 g     F .text	0000082c __kernel_rem_pio2
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000d80 g       .bss	00000000 _ebss
1a002266 g     F .text	0000002a Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a001cb8 g     F .text	00000088 Reset_Handler
1a002c08 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002a28 g     F .text	00000038 Chip_I2C_SetClockRate
1a004d68 g     F .text	0000004e .hidden __fixdfsi
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a0024c0 g     F .text	0000004c Chip_Clock_EnableCrystal
10000d78 g     O .bss	00000001 __lock___malloc_recursive_mutex
10000d1e g     O .bss	00000001 D12
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0010e0 g     F .text	00000208 printCharAscii
1a0044c8 g     F .text	00000276 .hidden __aeabi_dadd
1a00018a g     F .text	0000001e data_init
10000bf8 g     O .data	00000001 orient
1a004c60 g     F .text	00000082 .hidden __ledf2
10000d20 g     O .bss	00000004 P_CS
1a0055d8 g     F .text	00000020 strcat
1a0047c8 g     F .text	0000006a .hidden __aeabi_ul2d
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a005fa0 g     O .text	00000020 __sf_fake_stderr
1a002a04 g     F .text	00000024 Chip_I2C_Init
1a000c08 g     F .text	0000001c setFont
1a005106 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a00267c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a005748 g     F .text	000000b6 __ssputs_r
1a005cdc g     O .text	000000e6 gpioPinsInit
10000be8 g     O .data	00000001 LANDSCAPE
1a002a8c g     F .text	00000012 Chip_SSP_SetClockRate
1a004d54 g     F .text	00000012 .hidden __aeabi_dcmpgt
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a003080 g     F .text	000000c0 cos
1a005610 g     F .text	00000000 memchr
1a005134 g     F .text	0000009c _free_r
1a002764 g     F .text	00000026 Chip_Clock_GetBaseClock
1a004d40 g     F .text	00000012 .hidden __aeabi_dcmpge
10000ca8 g       .bss	00000000 _bss
1a002228 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0044c4 g     F .text	0000027a .hidden __aeabi_dsub
1a003140 g     F .text	000000c0 sin
10000d24 g     O .bss	00000004 B_SCL
1a0047c8 g     F .text	0000006a .hidden __floatundidf
10000d28 g     O .bss	00000001 bch
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002a9e g     F .text	0000003e Chip_SSP_SetBitRate
1a0029e0 g     F .text	00000002 Chip_GPIO_Init
1a005b40 g     O .text	00000004 OscRateIn
1a002b68 g     F .text	0000007c uartInit
10000d80 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000690 g     F .text	00000404 _fast_fill_16
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
10000d29 g     O .bss	00000001 _transparent
1a000178 g       .text	00000000 __bss_section_table_end
1a000ec0 g     F .text	00000074 drawHLine
1a004760 g     F .text	00000022 .hidden __aeabi_i2d
1a002d9c g     F .text	000001ac gpioInit
1a001868 g     F .text	000000e6 printNumF
10000d2a g     O .bss	00000001 D5
10000d2b g     O .bss	00000001 D2
10000d2c g     O .bss	00000004 B_ALE
1a0050b8  w    F .text	00000002 .hidden __aeabi_ldiv0
1a004a88 g     F .text	000001d0 .hidden __divdf3
1a004834 g     F .text	00000254 .hidden __muldf3
10000d30 g     O .bss	00000001 __p3
1a002fb4 g     F .text	0000001c USB0_IRQHandler
1a002808 g     F .text	00000034 Chip_Clock_Disable
10000d31 g     O .bss	00000001 D8
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0056e4 g     F .text	0000000c __malloc_lock
10000bf0 g     O .data	00000004 SERIAL_4PIN
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a005fc0 g     O .text	00000020 __sf_fake_stdin
1a002528 g     F .text	0000001c Chip_Clock_GetDividerDivisor
10000d34 g     O .bss	00000004 P_WR
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a005104 g     F .text	00000002 __retarget_lock_acquire_recursive
1a001338 g     F .text	000000a2 drawRoundRect
10000ca8 g     O .bss	00000001 PORTRAIT
1a005124 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
10000d38 g     O .bss	00000004 B_RS
1a001950 g     F .text	00000190 main
10000d3c g     O .bss	00000008 cfont
1a0012e8 g     F .text	00000050 drawRectangulo
1a000a94 g     F .text	00000080 setXY
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
10000d44 g     O .bss	00000004 SER
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
10000d48 g     O .bss	00000001 VL
1a0051d0 g     F .text	000000b4 _malloc_r
10000000 g     O .data	00000be4 BigFont
1a0047d8 g     F .text	0000005a .hidden __aeabi_l2d
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002798 g     F .text	0000003c Chip_Clock_EnableOpts
1a002544 g     F .text	000000b8 Chip_Clock_GetClockInputHz
10000d49 g     O .bss	00000001 D4
10000d4c g     O .bss	00000004 B_SDA
1a0025fc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000c24 g     F .text	00000190 initlcd
1a002b14 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a003044 g     F .text	00000038 delay
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a004c68 g     F .text	0000007a .hidden __nedf2
1a002f48 g     F .text	0000006a gpioWrite
1a001d40  w    F .text	00000002 _fini
1a000fa8 g     F .text	000000dc drawLine
1a0013e0 g     F .text	000001f4 rotateChar
1a000668 g     F .text	00000028 LCD_Write_DATAb
1a005598 g     F .text	00000040 sprintf
1a0021b0 g     F .text	00000040 Chip_ADC_Init
10000d70 g     O .bss	00000004 g_pUsbApi
1a001f10 g     F .text	00000038 Board_SetupMuxing
1a002080 g     F .text	000000dc Chip_UART_SetBaudFDR
1a002be4 g     F .text	0000000c tickRead
10000c38 g     O .data	00000008 tickRateMS
10000d50 g     O .bss	00000001 D14
10000d51 g     O .bss	00000001 D13
1a000b14 g     F .text	00000044 clrXY
1a002290 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a005284 g     F .text	000000ea _printf_common
10000c40 g     O .data	00000004 _impure_ptr
1a004398 g     F .text	00000124 scalbn
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a005800 g     F .text	000001f0 _svfiprintf_r
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000d80 g       .bss	00000000 _pvHeapStart
10000d52 g     O .bss	00000001 D15
1a000178 g       .text	00000000 __section_table_end
1a002adc g     F .text	00000038 Chip_SSP_Init
1a001094 g     F .text	0000004c drawPixel
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
10000be4 g     O .data	00000004 CTE70
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a001eb4 g     F .text	00000024 Board_Debug_Init
1a004d04 g     F .text	00000012 .hidden __aeabi_dcmpeq
1a002206 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
10000ca4 g       .data	00000000 _edata
1a0029e4 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10000d79 g     O .bss	00000001 __lock___at_quick_exit_mutex
10000d53 g     O .bss	00000001 __p5
1a002888 g     F .text	00000158 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a0016ac g     F .text	00000114 printNumI
1a000000 g     O .text	00000040 g_pfnVectors
1a0022b4 g     F .text	00000014 SystemCoreClockUpdate
1a004d68 g     F .text	0000004e .hidden __aeabi_d2iz
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a005fe0 g     O .text	00000020 __sf_fake_stdout
1a005598 g     F .text	00000040 siprintf
10000d54 g     O .bss	00000004 P_RS
1a0050b8  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
10000d7a g     O .bss	00000001 __lock___dd_hash_mutex
10000d7b g     O .bss	00000001 __lock___tz_mutex
10000d58 g     O .bss	00000001 D1
1a000f34 g     F .text	00000074 drawVLine
1a0055f8 g     F .text	00000010 strlen
1a005370 g     F .text	00000228 _printf_i
1a0027d4 g     F .text	00000034 Chip_Clock_Enable
1a004cf4 g     F .text	00000010 .hidden __aeabi_cdcmpeq
1a004c58 g     F .text	0000008a .hidden __gedf2
1a0003b8 g     F .text	00000260 LCD_Writ_Bus
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10000cd4 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a001084 g     F .text	0000000e setPixel
10000d59 g     O .bss	00000001 __p1
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
10000d5a g     O .bss	00000001 __p4
1a004784 g     F .text	00000042 .hidden __aeabi_f2d
1a002fd0 g     F .text	00000074 boardInit
10000d5b g     O .bss	00000001 D7
10000d5c g     O .bss	00000001 RS
10000bf4 g     O .data	00000004 SERIAL_5PIN
10000cd0 g     O .bss	00000004 __malloc_free_list
10000d5d g     O .bss	00000001 CS
10000d60 g     O .bss	00000004 disp_x_size
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0044c4 g     F .text	0000027a .hidden __subdf3
10000d64 g     O .bss	00000001 D6
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
10000d65 g     O .bss	00000001 REST
1a002bf0 g     F .text	00000018 tickPowerSet
1a000db4 g     F .text	00000028 setColorb
10000d68 g     O .bss	00000004 P_ALE
1a00270c g     F .text	00000058 Chip_Clock_SetBaseClock
1a002b4c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000640 g     F .text	00000028 LCD_Write_COM
10000d7c g     O .bss	00000001 __lock___sfp_recursive_mutex
1a001fb4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 b9 1c 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a d6 5b ff 53     }............[.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	85 2c 00 1a                                         .,..

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	b5 2f 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ./..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a006040 	.word	0x1a006040
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000ca4 	.word	0x00000ca4
1a000120:	1a006040 	.word	0x1a006040
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a006040 	.word	0x1a006040
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a006040 	.word	0x1a006040
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a006040 	.word	0x1a006040
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000ca8 	.word	0x10000ca8
1a000154:	000000d8 	.word	0x000000d8
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Conflcd>:
#define LCDFCONFIGURACION_H_
//para este modelo tenemos
//db0-C5 db1-C4 db2-C3 db3-C2 db4-C1 db5-D10 db6-A7 db7-D9 db8-B26 db9-A14 db10-A15 db11-D0 db12-D1 db13-D2 db14-D3 db15-D6
//rs-c6 wr-c7 cs-c8 rst-c9
//con esta funcion se obtiene la resolucion en x, y y la forma de transferencia.
void Conflcd(int model, int RS, int WR, int CS, int REST) {
1a000300:	b570      	push	{r4, r5, r6, lr}
1a000302:	b0de      	sub	sp, #376	; 0x178
1a000304:	4604      	mov	r4, r0
	int dsx[] = { 239, 239, 239, 239, 239, 239, 175, 175, 239, 127,     // 00-09
1a000306:	4d24      	ldr	r5, [pc, #144]	; (1a000398 <Conflcd+0x98>)
1a000308:	267c      	movs	r6, #124	; 0x7c
1a00030a:	4632      	mov	r2, r6
1a00030c:	4629      	mov	r1, r5
1a00030e:	a83f      	add	r0, sp, #252	; 0xfc
1a000310:	f004 fefa 	bl	1a005108 <memcpy>
			127, 239, 271, 479, 239, 239, 239, 239, 239, 239,           // 10-19
			479, 319, 239, 175, 0, 239, 239, 319, 319, 799,            // 20-29
			127 };                                  // 30-
	int dsy[] = { 319, 399, 319, 319, 319, 319, 219, 219, 399, 159,     // 00-09
1a000314:	4632      	mov	r2, r6
1a000316:	19a9      	adds	r1, r5, r6
1a000318:	a820      	add	r0, sp, #128	; 0x80
1a00031a:	f004 fef5 	bl	1a005108 <memcpy>
			127, 319, 479, 799, 319, 319, 319, 319, 319, 319,           // 10-19
			799, 479, 319, 219, 0, 319, 319, 479, 479, 479,            // 20-29
			159 };                                  // 30-
	int dtm[] = { 16, 16, 16, 8, 8, 16, 8, SERIAL_4PIN, 16, SERIAL_5PIN, // 00-09
1a00031e:	ab01      	add	r3, sp, #4
1a000320:	2210      	movs	r2, #16
1a000322:	601a      	str	r2, [r3, #0]
1a000324:	605a      	str	r2, [r3, #4]
1a000326:	609a      	str	r2, [r3, #8]
1a000328:	2108      	movs	r1, #8
1a00032a:	60d9      	str	r1, [r3, #12]
1a00032c:	6119      	str	r1, [r3, #16]
1a00032e:	615a      	str	r2, [r3, #20]
1a000330:	6199      	str	r1, [r3, #24]
1a000332:	481a      	ldr	r0, [pc, #104]	; (1a00039c <Conflcd+0x9c>)
1a000334:	6805      	ldr	r5, [r0, #0]
1a000336:	61dd      	str	r5, [r3, #28]
1a000338:	621a      	str	r2, [r3, #32]
1a00033a:	4819      	ldr	r0, [pc, #100]	; (1a0003a0 <Conflcd+0xa0>)
1a00033c:	6800      	ldr	r0, [r0, #0]
1a00033e:	6258      	str	r0, [r3, #36]	; 0x24
1a000340:	6298      	str	r0, [r3, #40]	; 0x28
1a000342:	62da      	str	r2, [r3, #44]	; 0x2c
1a000344:	631a      	str	r2, [r3, #48]	; 0x30
1a000346:	635a      	str	r2, [r3, #52]	; 0x34
1a000348:	6399      	str	r1, [r3, #56]	; 0x38
1a00034a:	63da      	str	r2, [r3, #60]	; 0x3c
1a00034c:	4e15      	ldr	r6, [pc, #84]	; (1a0003a4 <Conflcd+0xa4>)
1a00034e:	6836      	ldr	r6, [r6, #0]
1a000350:	641e      	str	r6, [r3, #64]	; 0x40
1a000352:	645a      	str	r2, [r3, #68]	; 0x44
1a000354:	6499      	str	r1, [r3, #72]	; 0x48
1a000356:	64d9      	str	r1, [r3, #76]	; 0x4c
1a000358:	651a      	str	r2, [r3, #80]	; 0x50
1a00035a:	655a      	str	r2, [r3, #84]	; 0x54
1a00035c:	659a      	str	r2, [r3, #88]	; 0x58
1a00035e:	65d9      	str	r1, [r3, #92]	; 0x5c
1a000360:	2100      	movs	r1, #0
1a000362:	6619      	str	r1, [r3, #96]	; 0x60
1a000364:	6658      	str	r0, [r3, #100]	; 0x64
1a000366:	669d      	str	r5, [r3, #104]	; 0x68
1a000368:	66da      	str	r2, [r3, #108]	; 0x6c
1a00036a:	671a      	str	r2, [r3, #112]	; 0x70
1a00036c:	675a      	str	r2, [r3, #116]	; 0x74
1a00036e:	6798      	str	r0, [r3, #120]	; 0x78
			SERIAL_5PIN, 16, 16, 16, 8, 16, LATCHED_16, 16, 8, 8,       // 10-19
			16, 16, 16, 8, 0, SERIAL_5PIN, SERIAL_4PIN, 16, 16, 16,     // 20-29
			SERIAL_5PIN };                              // 30-

	disp_x_size = dsx[model];
1a000370:	aa5e      	add	r2, sp, #376	; 0x178
1a000372:	eb02 0284 	add.w	r2, r2, r4, lsl #2
1a000376:	f852 0c7c 	ldr.w	r0, [r2, #-124]
1a00037a:	490b      	ldr	r1, [pc, #44]	; (1a0003a8 <Conflcd+0xa8>)
1a00037c:	6008      	str	r0, [r1, #0]
	disp_y_size = dsy[model];
1a00037e:	f852 1cf8 	ldr.w	r1, [r2, #-248]
1a000382:	4a0a      	ldr	r2, [pc, #40]	; (1a0003ac <Conflcd+0xac>)
1a000384:	6011      	str	r1, [r2, #0]
	display_transfer_mode = dtm[model];       //para arm es 16
1a000386:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
1a00038a:	4b09      	ldr	r3, [pc, #36]	; (1a0003b0 <Conflcd+0xb0>)
1a00038c:	601a      	str	r2, [r3, #0]
	display_model = model;
1a00038e:	4b09      	ldr	r3, [pc, #36]	; (1a0003b4 <Conflcd+0xb4>)
1a000390:	601c      	str	r4, [r3, #0]

	if (display_transfer_mode != 1) {
		_set_direction_registers (display_transfer_mode); //habilita los pines del micro

	}
}
1a000392:	b05e      	add	sp, #376	; 0x178
1a000394:	bd70      	pop	{r4, r5, r6, pc}
1a000396:	bf00      	nop
1a000398:	1a005a00 	.word	0x1a005a00
1a00039c:	10000bf0 	.word	0x10000bf0
1a0003a0:	10000bf4 	.word	0x10000bf4
1a0003a4:	10000bec 	.word	0x10000bec
1a0003a8:	10000d60 	.word	0x10000d60
1a0003ac:	10000ce4 	.word	0x10000ce4
1a0003b0:	10000d04 	.word	0x10000d04
1a0003b4:	10000cfc 	.word	0x10000cfc

1a0003b8 <LCD_Writ_Bus>:
		 REG_PIOC_OER=(REG_PIOC_OER & 0b11111111111111111111110000111111) | 0b00000000000000000000001111000000; //PC6 - PC9 enable
		 */
	}
}

void LCD_Writ_Bus(char VH, char VL, uint8_t mode) {
1a0003b8:	b570      	push	{r4, r5, r6, lr}
1a0003ba:	4604      	mov	r4, r0
1a0003bc:	460d      	mov	r5, r1
	//aqui para micro arm
	//REG_PIOA_CODR=0x0000C080;  //pone en cero los pines seleccionados
	gpioWrite(D6, OFF);
1a0003be:	2100      	movs	r1, #0
1a0003c0:	4b84      	ldr	r3, [pc, #528]	; (1a0005d4 <LCD_Writ_Bus+0x21c>)
1a0003c2:	f993 0000 	ldrsb.w	r0, [r3]
1a0003c6:	f002 fdbf 	bl	1a002f48 <gpioWrite>
	gpioWrite(D9, OFF);
1a0003ca:	2100      	movs	r1, #0
1a0003cc:	4b82      	ldr	r3, [pc, #520]	; (1a0005d8 <LCD_Writ_Bus+0x220>)
1a0003ce:	f993 0000 	ldrsb.w	r0, [r3]
1a0003d2:	f002 fdb9 	bl	1a002f48 <gpioWrite>
	gpioWrite(D10, OFF);
1a0003d6:	2100      	movs	r1, #0
1a0003d8:	4b80      	ldr	r3, [pc, #512]	; (1a0005dc <LCD_Writ_Bus+0x224>)
1a0003da:	f993 0000 	ldrsb.w	r0, [r3]
1a0003de:	f002 fdb3 	bl	1a002f48 <gpioWrite>
	//REG_PIOB_CODR=0x4000000;
	gpioWrite(D8, OFF);
1a0003e2:	2100      	movs	r1, #0
1a0003e4:	4b7e      	ldr	r3, [pc, #504]	; (1a0005e0 <LCD_Writ_Bus+0x228>)
1a0003e6:	f993 0000 	ldrsb.w	r0, [r3]
1a0003ea:	f002 fdad 	bl	1a002f48 <gpioWrite>
	//REG_PIOC_CODR=0x0000003E;
	gpioWrite(D0, OFF);
1a0003ee:	2100      	movs	r1, #0
1a0003f0:	4b7c      	ldr	r3, [pc, #496]	; (1a0005e4 <LCD_Writ_Bus+0x22c>)
1a0003f2:	f993 0000 	ldrsb.w	r0, [r3]
1a0003f6:	f002 fda7 	bl	1a002f48 <gpioWrite>
	gpioWrite(D1, OFF);
1a0003fa:	2100      	movs	r1, #0
1a0003fc:	4b7a      	ldr	r3, [pc, #488]	; (1a0005e8 <LCD_Writ_Bus+0x230>)
1a0003fe:	f993 0000 	ldrsb.w	r0, [r3]
1a000402:	f002 fda1 	bl	1a002f48 <gpioWrite>
	gpioWrite(D2, OFF);
1a000406:	2100      	movs	r1, #0
1a000408:	4b78      	ldr	r3, [pc, #480]	; (1a0005ec <LCD_Writ_Bus+0x234>)
1a00040a:	f993 0000 	ldrsb.w	r0, [r3]
1a00040e:	f002 fd9b 	bl	1a002f48 <gpioWrite>
	gpioWrite(D3, OFF);
1a000412:	2100      	movs	r1, #0
1a000414:	4b76      	ldr	r3, [pc, #472]	; (1a0005f0 <LCD_Writ_Bus+0x238>)
1a000416:	f993 0000 	ldrsb.w	r0, [r3]
1a00041a:	f002 fd95 	bl	1a002f48 <gpioWrite>
	gpioWrite(D4, OFF);
1a00041e:	2100      	movs	r1, #0
1a000420:	4b74      	ldr	r3, [pc, #464]	; (1a0005f4 <LCD_Writ_Bus+0x23c>)
1a000422:	f993 0000 	ldrsb.w	r0, [r3]
1a000426:	f002 fd8f 	bl	1a002f48 <gpioWrite>
	//REG_PIOD_CODR=0x0000064F;
	gpioWrite(D5, OFF);
1a00042a:	2100      	movs	r1, #0
1a00042c:	4b72      	ldr	r3, [pc, #456]	; (1a0005f8 <LCD_Writ_Bus+0x240>)
1a00042e:	f993 0000 	ldrsb.w	r0, [r3]
1a000432:	f002 fd89 	bl	1a002f48 <gpioWrite>
	gpioWrite(D7, OFF);
1a000436:	2100      	movs	r1, #0
1a000438:	4b70      	ldr	r3, [pc, #448]	; (1a0005fc <LCD_Writ_Bus+0x244>)
1a00043a:	f993 0000 	ldrsb.w	r0, [r3]
1a00043e:	f002 fd83 	bl	1a002f48 <gpioWrite>
	gpioWrite(D11, OFF);
1a000442:	2100      	movs	r1, #0
1a000444:	4b6e      	ldr	r3, [pc, #440]	; (1a000600 <LCD_Writ_Bus+0x248>)
1a000446:	f993 0000 	ldrsb.w	r0, [r3]
1a00044a:	f002 fd7d 	bl	1a002f48 <gpioWrite>
	gpioWrite(D12, OFF);
1a00044e:	2100      	movs	r1, #0
1a000450:	4b6c      	ldr	r3, [pc, #432]	; (1a000604 <LCD_Writ_Bus+0x24c>)
1a000452:	f993 0000 	ldrsb.w	r0, [r3]
1a000456:	f002 fd77 	bl	1a002f48 <gpioWrite>
	gpioWrite(D13, OFF);
1a00045a:	2100      	movs	r1, #0
1a00045c:	4b6a      	ldr	r3, [pc, #424]	; (1a000608 <LCD_Writ_Bus+0x250>)
1a00045e:	f993 0000 	ldrsb.w	r0, [r3]
1a000462:	f002 fd71 	bl	1a002f48 <gpioWrite>
	gpioWrite(D14, OFF);
1a000466:	2100      	movs	r1, #0
1a000468:	4b68      	ldr	r3, [pc, #416]	; (1a00060c <LCD_Writ_Bus+0x254>)
1a00046a:	f993 0000 	ldrsb.w	r0, [r3]
1a00046e:	f002 fd6b 	bl	1a002f48 <gpioWrite>
	gpioWrite(D15, OFF);
1a000472:	2100      	movs	r1, #0
1a000474:	4b66      	ldr	r3, [pc, #408]	; (1a000610 <LCD_Writ_Bus+0x258>)
1a000476:	f993 0000 	ldrsb.w	r0, [r3]
1a00047a:	f002 fd65 	bl	1a002f48 <gpioWrite>

	//REG_PIOA_SODR=((VH & 0x06)<<13) | ((VL & 0x40)<<1);   //pone en 1 los bits seleccionados por puerto
	if ((VL & 0x040)) {
1a00047e:	f015 0f40 	tst.w	r5, #64	; 0x40
1a000482:	d136      	bne.n	1a0004f2 <LCD_Writ_Bus+0x13a>
		gpioWrite(D6, ON);
	}
	if ((VH & 0x02)) {
1a000484:	f014 0f02 	tst.w	r4, #2
1a000488:	d13a      	bne.n	1a000500 <LCD_Writ_Bus+0x148>
		gpioWrite(D9, ON);
	}
	if ((VH & 0x04)) {
1a00048a:	f014 0604 	ands.w	r6, r4, #4
1a00048e:	d13e      	bne.n	1a00050e <LCD_Writ_Bus+0x156>
		gpioWrite(D10, ON);
	}
	//(VH & 0x01) ? REG_PIOB_SODR = 0x4000000 : REG_PIOB_CODR = 0x4000000;
	if ((VH & 0x01)) {
1a000490:	f014 0f01 	tst.w	r4, #1
1a000494:	d142      	bne.n	1a00051c <LCD_Writ_Bus+0x164>
		gpioWrite(D8, ON);
	}

	//REG_PIOC_SODR=((VL & 0x01)<<5) | ((VL & 0x02)<<3) | ((VL & 0x04)<<1) | ((VL & 0x08)>>1) | ((VL & 0x10)>>3);
	if ((VL & 0x01)) {
1a000496:	f015 0f01 	tst.w	r5, #1
1a00049a:	d146      	bne.n	1a00052a <LCD_Writ_Bus+0x172>
		gpioWrite(D0, ON);
	}
	if ((VL & 0x02)) {
1a00049c:	f015 0f02 	tst.w	r5, #2
1a0004a0:	d14a      	bne.n	1a000538 <LCD_Writ_Bus+0x180>
		gpioWrite(D1, ON);
	}
	if ((VL & 0x04)) {
1a0004a2:	f015 0f04 	tst.w	r5, #4
1a0004a6:	d14e      	bne.n	1a000546 <LCD_Writ_Bus+0x18e>
		gpioWrite(D2, ON);
	}
	if ((VL & 0x08)) {
1a0004a8:	f015 0f08 	tst.w	r5, #8
1a0004ac:	d152      	bne.n	1a000554 <LCD_Writ_Bus+0x19c>
		gpioWrite(D3, ON);
	}
	if ((VL & 0x010)) {
1a0004ae:	f015 0f10 	tst.w	r5, #16
1a0004b2:	d156      	bne.n	1a000562 <LCD_Writ_Bus+0x1aa>
		gpioWrite(D4, ON);
	}
	//REG_PIOD_SODR=((VH & 0x78)>>3) | ((VH & 0x80)>>1) | ((VL & 0x20)<<5) | ((VL & 0x80)<<2);
	if ((VL & 0x020)) {
1a0004b4:	f015 0f20 	tst.w	r5, #32
1a0004b8:	d15a      	bne.n	1a000570 <LCD_Writ_Bus+0x1b8>
		gpioWrite(D5, ON);
	}
	if ((VL & 0x080)) {
1a0004ba:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0004be:	d15e      	bne.n	1a00057e <LCD_Writ_Bus+0x1c6>
		gpioWrite(D7, ON);
	}
	if ((VH & 0x08)) {
1a0004c0:	f014 0508 	ands.w	r5, r4, #8
1a0004c4:	d162      	bne.n	1a00058c <LCD_Writ_Bus+0x1d4>
		gpioWrite(D11, ON);
	}
	if ((VH & 0x010)) {
1a0004c6:	f014 0f10 	tst.w	r4, #16
1a0004ca:	d166      	bne.n	1a00059a <LCD_Writ_Bus+0x1e2>
		gpioWrite(D12, ON);
	}
	if ((VH & 0x020)) {
1a0004cc:	f014 0f20 	tst.w	r4, #32
1a0004d0:	d16a      	bne.n	1a0005a8 <LCD_Writ_Bus+0x1f0>
		gpioWrite(D13, ON);
	}
	if ((VH & 0x04)) {
1a0004d2:	2e00      	cmp	r6, #0
1a0004d4:	d16f      	bne.n	1a0005b6 <LCD_Writ_Bus+0x1fe>
		gpioWrite(D14, ON);
	}
	if ((VH & 0x08)) {
1a0004d6:	2d00      	cmp	r5, #0
1a0004d8:	d174      	bne.n	1a0005c4 <LCD_Writ_Bus+0x20c>
		gpioWrite(D15, ON);
	}
	//pulse_low(P_WR, B_WR); hace un pulso en bajo de wr
	//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
	gpioWrite(WR, ON);
1a0004da:	4c4e      	ldr	r4, [pc, #312]	; (1a000614 <LCD_Writ_Bus+0x25c>)
1a0004dc:	2101      	movs	r1, #1
1a0004de:	f994 0000 	ldrsb.w	r0, [r4]
1a0004e2:	f002 fd31 	bl	1a002f48 <gpioWrite>
	//delayMicroseconds(1); //retardo minimo de 12nseg
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
	gpioWrite(WR, OFF);
1a0004e6:	2100      	movs	r1, #0
1a0004e8:	f994 0000 	ldrsb.w	r0, [r4]
1a0004ec:	f002 fd2c 	bl	1a002f48 <gpioWrite>
}
1a0004f0:	bd70      	pop	{r4, r5, r6, pc}
		gpioWrite(D6, ON);
1a0004f2:	2101      	movs	r1, #1
1a0004f4:	4b37      	ldr	r3, [pc, #220]	; (1a0005d4 <LCD_Writ_Bus+0x21c>)
1a0004f6:	f993 0000 	ldrsb.w	r0, [r3]
1a0004fa:	f002 fd25 	bl	1a002f48 <gpioWrite>
1a0004fe:	e7c1      	b.n	1a000484 <LCD_Writ_Bus+0xcc>
		gpioWrite(D9, ON);
1a000500:	2101      	movs	r1, #1
1a000502:	4b35      	ldr	r3, [pc, #212]	; (1a0005d8 <LCD_Writ_Bus+0x220>)
1a000504:	f993 0000 	ldrsb.w	r0, [r3]
1a000508:	f002 fd1e 	bl	1a002f48 <gpioWrite>
1a00050c:	e7bd      	b.n	1a00048a <LCD_Writ_Bus+0xd2>
		gpioWrite(D10, ON);
1a00050e:	2101      	movs	r1, #1
1a000510:	4b32      	ldr	r3, [pc, #200]	; (1a0005dc <LCD_Writ_Bus+0x224>)
1a000512:	f993 0000 	ldrsb.w	r0, [r3]
1a000516:	f002 fd17 	bl	1a002f48 <gpioWrite>
1a00051a:	e7b9      	b.n	1a000490 <LCD_Writ_Bus+0xd8>
		gpioWrite(D8, ON);
1a00051c:	2101      	movs	r1, #1
1a00051e:	4b30      	ldr	r3, [pc, #192]	; (1a0005e0 <LCD_Writ_Bus+0x228>)
1a000520:	f993 0000 	ldrsb.w	r0, [r3]
1a000524:	f002 fd10 	bl	1a002f48 <gpioWrite>
1a000528:	e7b5      	b.n	1a000496 <LCD_Writ_Bus+0xde>
		gpioWrite(D0, ON);
1a00052a:	2101      	movs	r1, #1
1a00052c:	4b2d      	ldr	r3, [pc, #180]	; (1a0005e4 <LCD_Writ_Bus+0x22c>)
1a00052e:	f993 0000 	ldrsb.w	r0, [r3]
1a000532:	f002 fd09 	bl	1a002f48 <gpioWrite>
1a000536:	e7b1      	b.n	1a00049c <LCD_Writ_Bus+0xe4>
		gpioWrite(D1, ON);
1a000538:	2101      	movs	r1, #1
1a00053a:	4b2b      	ldr	r3, [pc, #172]	; (1a0005e8 <LCD_Writ_Bus+0x230>)
1a00053c:	f993 0000 	ldrsb.w	r0, [r3]
1a000540:	f002 fd02 	bl	1a002f48 <gpioWrite>
1a000544:	e7ad      	b.n	1a0004a2 <LCD_Writ_Bus+0xea>
		gpioWrite(D2, ON);
1a000546:	2101      	movs	r1, #1
1a000548:	4b28      	ldr	r3, [pc, #160]	; (1a0005ec <LCD_Writ_Bus+0x234>)
1a00054a:	f993 0000 	ldrsb.w	r0, [r3]
1a00054e:	f002 fcfb 	bl	1a002f48 <gpioWrite>
1a000552:	e7a9      	b.n	1a0004a8 <LCD_Writ_Bus+0xf0>
		gpioWrite(D3, ON);
1a000554:	2101      	movs	r1, #1
1a000556:	4b26      	ldr	r3, [pc, #152]	; (1a0005f0 <LCD_Writ_Bus+0x238>)
1a000558:	f993 0000 	ldrsb.w	r0, [r3]
1a00055c:	f002 fcf4 	bl	1a002f48 <gpioWrite>
1a000560:	e7a5      	b.n	1a0004ae <LCD_Writ_Bus+0xf6>
		gpioWrite(D4, ON);
1a000562:	2101      	movs	r1, #1
1a000564:	4b23      	ldr	r3, [pc, #140]	; (1a0005f4 <LCD_Writ_Bus+0x23c>)
1a000566:	f993 0000 	ldrsb.w	r0, [r3]
1a00056a:	f002 fced 	bl	1a002f48 <gpioWrite>
1a00056e:	e7a1      	b.n	1a0004b4 <LCD_Writ_Bus+0xfc>
		gpioWrite(D5, ON);
1a000570:	2101      	movs	r1, #1
1a000572:	4b21      	ldr	r3, [pc, #132]	; (1a0005f8 <LCD_Writ_Bus+0x240>)
1a000574:	f993 0000 	ldrsb.w	r0, [r3]
1a000578:	f002 fce6 	bl	1a002f48 <gpioWrite>
1a00057c:	e79d      	b.n	1a0004ba <LCD_Writ_Bus+0x102>
		gpioWrite(D7, ON);
1a00057e:	2101      	movs	r1, #1
1a000580:	4b1e      	ldr	r3, [pc, #120]	; (1a0005fc <LCD_Writ_Bus+0x244>)
1a000582:	f993 0000 	ldrsb.w	r0, [r3]
1a000586:	f002 fcdf 	bl	1a002f48 <gpioWrite>
1a00058a:	e799      	b.n	1a0004c0 <LCD_Writ_Bus+0x108>
		gpioWrite(D11, ON);
1a00058c:	2101      	movs	r1, #1
1a00058e:	4b1c      	ldr	r3, [pc, #112]	; (1a000600 <LCD_Writ_Bus+0x248>)
1a000590:	f993 0000 	ldrsb.w	r0, [r3]
1a000594:	f002 fcd8 	bl	1a002f48 <gpioWrite>
1a000598:	e795      	b.n	1a0004c6 <LCD_Writ_Bus+0x10e>
		gpioWrite(D12, ON);
1a00059a:	2101      	movs	r1, #1
1a00059c:	4b19      	ldr	r3, [pc, #100]	; (1a000604 <LCD_Writ_Bus+0x24c>)
1a00059e:	f993 0000 	ldrsb.w	r0, [r3]
1a0005a2:	f002 fcd1 	bl	1a002f48 <gpioWrite>
1a0005a6:	e791      	b.n	1a0004cc <LCD_Writ_Bus+0x114>
		gpioWrite(D13, ON);
1a0005a8:	2101      	movs	r1, #1
1a0005aa:	4b17      	ldr	r3, [pc, #92]	; (1a000608 <LCD_Writ_Bus+0x250>)
1a0005ac:	f993 0000 	ldrsb.w	r0, [r3]
1a0005b0:	f002 fcca 	bl	1a002f48 <gpioWrite>
1a0005b4:	e78d      	b.n	1a0004d2 <LCD_Writ_Bus+0x11a>
		gpioWrite(D14, ON);
1a0005b6:	2101      	movs	r1, #1
1a0005b8:	4b14      	ldr	r3, [pc, #80]	; (1a00060c <LCD_Writ_Bus+0x254>)
1a0005ba:	f993 0000 	ldrsb.w	r0, [r3]
1a0005be:	f002 fcc3 	bl	1a002f48 <gpioWrite>
1a0005c2:	e788      	b.n	1a0004d6 <LCD_Writ_Bus+0x11e>
		gpioWrite(D15, ON);
1a0005c4:	2101      	movs	r1, #1
1a0005c6:	4b12      	ldr	r3, [pc, #72]	; (1a000610 <LCD_Writ_Bus+0x258>)
1a0005c8:	f993 0000 	ldrsb.w	r0, [r3]
1a0005cc:	f002 fcbc 	bl	1a002f48 <gpioWrite>
1a0005d0:	e783      	b.n	1a0004da <LCD_Writ_Bus+0x122>
1a0005d2:	bf00      	nop
1a0005d4:	10000d64 	.word	0x10000d64
1a0005d8:	10000ce8 	.word	0x10000ce8
1a0005dc:	10000d1c 	.word	0x10000d1c
1a0005e0:	10000d31 	.word	0x10000d31
1a0005e4:	10000cf5 	.word	0x10000cf5
1a0005e8:	10000d58 	.word	0x10000d58
1a0005ec:	10000d2b 	.word	0x10000d2b
1a0005f0:	10000cd8 	.word	0x10000cd8
1a0005f4:	10000d49 	.word	0x10000d49
1a0005f8:	10000d2a 	.word	0x10000d2a
1a0005fc:	10000d5b 	.word	0x10000d5b
1a000600:	10000d00 	.word	0x10000d00
1a000604:	10000d1e 	.word	0x10000d1e
1a000608:	10000d51 	.word	0x10000d51
1a00060c:	10000d50 	.word	0x10000d50
1a000610:	10000d52 	.word	0x10000d52
1a000614:	10000ce1 	.word	0x10000ce1

1a000618 <LCD_Write_DATA>:

void LCD_Write_DATA(char VL) {		//no lo uso es para otro modelo de display de 8bits
1a000618:	b510      	push	{r4, lr}
1a00061a:	4604      	mov	r4, r0
	//sbi(P_RS, B_RS); pone en 1 RS
	gpioWrite(RS, ON);
1a00061c:	2101      	movs	r1, #1
1a00061e:	4b06      	ldr	r3, [pc, #24]	; (1a000638 <LCD_Write_DATA+0x20>)
1a000620:	f993 0000 	ldrsb.w	r0, [r3]
1a000624:	f002 fc90 	bl	1a002f48 <gpioWrite>
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111110111111) | 0b00000000000000000000000001000000; //PC6-RS
	LCD_Writ_Bus(0x00, VL, display_transfer_mode);
1a000628:	4b04      	ldr	r3, [pc, #16]	; (1a00063c <LCD_Write_DATA+0x24>)
1a00062a:	781a      	ldrb	r2, [r3, #0]
1a00062c:	4621      	mov	r1, r4
1a00062e:	2000      	movs	r0, #0
1a000630:	f7ff fec2 	bl	1a0003b8 <LCD_Writ_Bus>
}
1a000634:	bd10      	pop	{r4, pc}
1a000636:	bf00      	nop
1a000638:	10000d5c 	.word	0x10000d5c
1a00063c:	10000d04 	.word	0x10000d04

1a000640 <LCD_Write_COM>:

void LCD_Write_COM(char VL) {
1a000640:	b510      	push	{r4, lr}
1a000642:	4604      	mov	r4, r0
	//cbi(P_RS, B_RS); para poner a cero el pin RS
	gpioWrite(RS, OFF);
1a000644:	2100      	movs	r1, #0
1a000646:	4b06      	ldr	r3, [pc, #24]	; (1a000660 <LCD_Write_COM+0x20>)
1a000648:	f993 0000 	ldrsb.w	r0, [r3]
1a00064c:	f002 fc7c 	bl	1a002f48 <gpioWrite>
	//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111110111111) | 0b00000000000000000000000001000000; //PC6-RS
	LCD_Writ_Bus(0x00, VL, display_transfer_mode);
1a000650:	4b04      	ldr	r3, [pc, #16]	; (1a000664 <LCD_Write_COM+0x24>)
1a000652:	781a      	ldrb	r2, [r3, #0]
1a000654:	4621      	mov	r1, r4
1a000656:	2000      	movs	r0, #0
1a000658:	f7ff feae 	bl	1a0003b8 <LCD_Writ_Bus>
}
1a00065c:	bd10      	pop	{r4, pc}
1a00065e:	bf00      	nop
1a000660:	10000d5c 	.word	0x10000d5c
1a000664:	10000d04 	.word	0x10000d04

1a000668 <LCD_Write_DATAb>:

void LCD_Write_DATAb(char VH, char VL) {
1a000668:	b538      	push	{r3, r4, r5, lr}
1a00066a:	4604      	mov	r4, r0
1a00066c:	460d      	mov	r5, r1
	//sbi(P_RS, B_RS);
	gpioWrite(RS, ON);
1a00066e:	2101      	movs	r1, #1
1a000670:	4b05      	ldr	r3, [pc, #20]	; (1a000688 <LCD_Write_DATAb+0x20>)
1a000672:	f993 0000 	ldrsb.w	r0, [r3]
1a000676:	f002 fc67 	bl	1a002f48 <gpioWrite>
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111110111111) | 0b00000000000000000000000001000000; //PC6-RS
	LCD_Writ_Bus(VH, VL, display_transfer_mode);
1a00067a:	4b04      	ldr	r3, [pc, #16]	; (1a00068c <LCD_Write_DATAb+0x24>)
1a00067c:	781a      	ldrb	r2, [r3, #0]
1a00067e:	4629      	mov	r1, r5
1a000680:	4620      	mov	r0, r4
1a000682:	f7ff fe99 	bl	1a0003b8 <LCD_Writ_Bus>
}
1a000686:	bd38      	pop	{r3, r4, r5, pc}
1a000688:	10000d5c 	.word	0x10000d5c
1a00068c:	10000d04 	.word	0x10000d04

1a000690 <_fast_fill_16>:
	else{
		setXY(0, 0, disp_y_size, disp_x_size);
	}
}

void _fast_fill_16(int ch, int cl, long pix) {
1a000690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000692:	4604      	mov	r4, r0
1a000694:	460d      	mov	r5, r1
1a000696:	4616      	mov	r6, r2
	long blocks;

	//REG_PIOA_CODR=0x0000C080;  //pone en cero los pines seleccionados
	gpioWrite(D6, OFF);
1a000698:	2100      	movs	r1, #0
1a00069a:	4be0      	ldr	r3, [pc, #896]	; (1a000a1c <_fast_fill_16+0x38c>)
1a00069c:	f993 0000 	ldrsb.w	r0, [r3]
1a0006a0:	f002 fc52 	bl	1a002f48 <gpioWrite>
	gpioWrite(D9, OFF);
1a0006a4:	2100      	movs	r1, #0
1a0006a6:	4bde      	ldr	r3, [pc, #888]	; (1a000a20 <_fast_fill_16+0x390>)
1a0006a8:	f993 0000 	ldrsb.w	r0, [r3]
1a0006ac:	f002 fc4c 	bl	1a002f48 <gpioWrite>
	gpioWrite(D10, OFF);
1a0006b0:	2100      	movs	r1, #0
1a0006b2:	4bdc      	ldr	r3, [pc, #880]	; (1a000a24 <_fast_fill_16+0x394>)
1a0006b4:	f993 0000 	ldrsb.w	r0, [r3]
1a0006b8:	f002 fc46 	bl	1a002f48 <gpioWrite>
	//REG_PIOB_CODR=0x4000000;
	gpioWrite(D8, OFF);
1a0006bc:	2100      	movs	r1, #0
1a0006be:	4bda      	ldr	r3, [pc, #872]	; (1a000a28 <_fast_fill_16+0x398>)
1a0006c0:	f993 0000 	ldrsb.w	r0, [r3]
1a0006c4:	f002 fc40 	bl	1a002f48 <gpioWrite>

	//REG_PIOC_CODR=0x0000003E;
	gpioWrite(D0, OFF);
1a0006c8:	2100      	movs	r1, #0
1a0006ca:	4bd8      	ldr	r3, [pc, #864]	; (1a000a2c <_fast_fill_16+0x39c>)
1a0006cc:	f993 0000 	ldrsb.w	r0, [r3]
1a0006d0:	f002 fc3a 	bl	1a002f48 <gpioWrite>
	gpioWrite(D1, OFF);
1a0006d4:	2100      	movs	r1, #0
1a0006d6:	4bd6      	ldr	r3, [pc, #856]	; (1a000a30 <_fast_fill_16+0x3a0>)
1a0006d8:	f993 0000 	ldrsb.w	r0, [r3]
1a0006dc:	f002 fc34 	bl	1a002f48 <gpioWrite>
	gpioWrite(D2, OFF);
1a0006e0:	2100      	movs	r1, #0
1a0006e2:	4bd4      	ldr	r3, [pc, #848]	; (1a000a34 <_fast_fill_16+0x3a4>)
1a0006e4:	f993 0000 	ldrsb.w	r0, [r3]
1a0006e8:	f002 fc2e 	bl	1a002f48 <gpioWrite>
	gpioWrite(D3, OFF);
1a0006ec:	2100      	movs	r1, #0
1a0006ee:	4bd2      	ldr	r3, [pc, #840]	; (1a000a38 <_fast_fill_16+0x3a8>)
1a0006f0:	f993 0000 	ldrsb.w	r0, [r3]
1a0006f4:	f002 fc28 	bl	1a002f48 <gpioWrite>
	gpioWrite(D4, OFF);
1a0006f8:	2100      	movs	r1, #0
1a0006fa:	4bd0      	ldr	r3, [pc, #832]	; (1a000a3c <_fast_fill_16+0x3ac>)
1a0006fc:	f993 0000 	ldrsb.w	r0, [r3]
1a000700:	f002 fc22 	bl	1a002f48 <gpioWrite>
	//REG_PIOD_CODR=0x0000064F;
	gpioWrite(D5, OFF);
1a000704:	2100      	movs	r1, #0
1a000706:	4bce      	ldr	r3, [pc, #824]	; (1a000a40 <_fast_fill_16+0x3b0>)
1a000708:	f993 0000 	ldrsb.w	r0, [r3]
1a00070c:	f002 fc1c 	bl	1a002f48 <gpioWrite>
	gpioWrite(D7, OFF);
1a000710:	2100      	movs	r1, #0
1a000712:	4bcc      	ldr	r3, [pc, #816]	; (1a000a44 <_fast_fill_16+0x3b4>)
1a000714:	f993 0000 	ldrsb.w	r0, [r3]
1a000718:	f002 fc16 	bl	1a002f48 <gpioWrite>
	gpioWrite(D11, OFF);
1a00071c:	2100      	movs	r1, #0
1a00071e:	4bca      	ldr	r3, [pc, #808]	; (1a000a48 <_fast_fill_16+0x3b8>)
1a000720:	f993 0000 	ldrsb.w	r0, [r3]
1a000724:	f002 fc10 	bl	1a002f48 <gpioWrite>
	gpioWrite(D12, OFF);
1a000728:	2100      	movs	r1, #0
1a00072a:	4bc8      	ldr	r3, [pc, #800]	; (1a000a4c <_fast_fill_16+0x3bc>)
1a00072c:	f993 0000 	ldrsb.w	r0, [r3]
1a000730:	f002 fc0a 	bl	1a002f48 <gpioWrite>
	gpioWrite(D13, OFF);
1a000734:	2100      	movs	r1, #0
1a000736:	4bc6      	ldr	r3, [pc, #792]	; (1a000a50 <_fast_fill_16+0x3c0>)
1a000738:	f993 0000 	ldrsb.w	r0, [r3]
1a00073c:	f002 fc04 	bl	1a002f48 <gpioWrite>
	gpioWrite(D14, OFF);
1a000740:	2100      	movs	r1, #0
1a000742:	4bc4      	ldr	r3, [pc, #784]	; (1a000a54 <_fast_fill_16+0x3c4>)
1a000744:	f993 0000 	ldrsb.w	r0, [r3]
1a000748:	f002 fbfe 	bl	1a002f48 <gpioWrite>
	gpioWrite(D15, OFF);
1a00074c:	2100      	movs	r1, #0
1a00074e:	4bc2      	ldr	r3, [pc, #776]	; (1a000a58 <_fast_fill_16+0x3c8>)
1a000750:	f993 0000 	ldrsb.w	r0, [r3]
1a000754:	f002 fbf8 	bl	1a002f48 <gpioWrite>

	//REG_PIOA_SODR=((VH & 0x06)<<13) | ((VL & 0x40)<<1);   //pone en 1 los bits seleccionados por puerto
	if ((cl & 0x040)) {
1a000758:	f015 0f40 	tst.w	r5, #64	; 0x40
1a00075c:	f040 80e6 	bne.w	1a00092c <_fast_fill_16+0x29c>
		gpioWrite(D6, ON);
	}
	if ((ch & 0x02)) {
1a000760:	f014 0f02 	tst.w	r4, #2
1a000764:	f040 80e9 	bne.w	1a00093a <_fast_fill_16+0x2aa>
		gpioWrite(D9, ON);
	}
	if ((ch & 0x04)) {
1a000768:	f014 0704 	ands.w	r7, r4, #4
1a00076c:	f040 80ec 	bne.w	1a000948 <_fast_fill_16+0x2b8>
		gpioWrite(D10, ON);
	}
	//(VH & 0x01) ? REG_PIOB_SODR = 0x4000000 : REG_PIOB_CODR = 0x4000000;
	if ((ch & 0x01)) {
1a000770:	f014 0f01 	tst.w	r4, #1
1a000774:	f040 80ef 	bne.w	1a000956 <_fast_fill_16+0x2c6>
		gpioWrite(D8, ON);
	}

	//REG_PIOC_SODR=((VL & 0x01)<<5) | ((VL & 0x02)<<3) | ((VL & 0x04)<<1) | ((VL & 0x08)>>1) | ((VL & 0x10)>>3);
	if ((cl & 0x01)) {
1a000778:	f015 0f01 	tst.w	r5, #1
1a00077c:	f040 80f2 	bne.w	1a000964 <_fast_fill_16+0x2d4>
		gpioWrite(D0, ON);
	}
	if ((cl & 0x02)) {
1a000780:	f015 0f02 	tst.w	r5, #2
1a000784:	f040 80f5 	bne.w	1a000972 <_fast_fill_16+0x2e2>
		gpioWrite(D1, ON);
	}
	if ((cl & 0x04)) {
1a000788:	f015 0f04 	tst.w	r5, #4
1a00078c:	f040 80f8 	bne.w	1a000980 <_fast_fill_16+0x2f0>
		gpioWrite(D2, ON);
	}
	if ((cl & 0x08)) {
1a000790:	f015 0f08 	tst.w	r5, #8
1a000794:	f040 80fb 	bne.w	1a00098e <_fast_fill_16+0x2fe>
		gpioWrite(D3, ON);
	}
	if ((cl & 0x010)) {
1a000798:	f015 0f10 	tst.w	r5, #16
1a00079c:	f040 80fe 	bne.w	1a00099c <_fast_fill_16+0x30c>
		gpioWrite(D4, ON);
	}
	//REG_PIOD_SODR=((VH & 0x78)>>3) | ((VH & 0x80)>>1) | ((VL & 0x20)<<5) | ((VL & 0x80)<<2);
	if ((cl & 0x020)) {
1a0007a0:	f015 0f20 	tst.w	r5, #32
1a0007a4:	f040 8101 	bne.w	1a0009aa <_fast_fill_16+0x31a>
		gpioWrite(D5, ON);
	}
	if ((cl & 0x080)) {
1a0007a8:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0007ac:	f040 8104 	bne.w	1a0009b8 <_fast_fill_16+0x328>
		gpioWrite(D7, ON);
	}
	if ((ch & 0x08)) {
1a0007b0:	f014 0508 	ands.w	r5, r4, #8
1a0007b4:	f040 8107 	bne.w	1a0009c6 <_fast_fill_16+0x336>
		gpioWrite(D11, ON);
	}
	if ((ch & 0x010)) {
1a0007b8:	f014 0f10 	tst.w	r4, #16
1a0007bc:	f040 810a 	bne.w	1a0009d4 <_fast_fill_16+0x344>
		gpioWrite(D12, ON);
	}
	if ((ch & 0x020)) {
1a0007c0:	f014 0f20 	tst.w	r4, #32
1a0007c4:	f040 810d 	bne.w	1a0009e2 <_fast_fill_16+0x352>
		gpioWrite(D13, ON);
	}
	if ((ch & 0x04)) {
1a0007c8:	2f00      	cmp	r7, #0
1a0007ca:	f040 8111 	bne.w	1a0009f0 <_fast_fill_16+0x360>
		gpioWrite(D14, ON);
	}
	if ((ch & 0x08)) {
1a0007ce:	2d00      	cmp	r5, #0
1a0007d0:	f040 8115 	bne.w	1a0009fe <_fast_fill_16+0x36e>
		gpioWrite(D15, ON);
	}

	blocks = pix / 16;
1a0007d4:	4637      	mov	r7, r6
1a0007d6:	2e00      	cmp	r6, #0
1a0007d8:	f2c0 8118 	blt.w	1a000a0c <_fast_fill_16+0x37c>
1a0007dc:	113f      	asrs	r7, r7, #4
	for (int i = 0; i < blocks; i++) {
1a0007de:	2500      	movs	r5, #0
1a0007e0:	42bd      	cmp	r5, r7
1a0007e2:	f280 8116 	bge.w	1a000a12 <_fast_fill_16+0x382>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a0007e6:	4c9d      	ldr	r4, [pc, #628]	; (1a000a5c <_fast_fill_16+0x3cc>)
1a0007e8:	2100      	movs	r1, #0
1a0007ea:	f994 0000 	ldrsb.w	r0, [r4]
1a0007ee:	f002 fbab 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a0007f2:	2101      	movs	r1, #1
1a0007f4:	f994 0000 	ldrsb.w	r0, [r4]
1a0007f8:	f002 fba6 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a0007fc:	2100      	movs	r1, #0
1a0007fe:	f994 0000 	ldrsb.w	r0, [r4]
1a000802:	f002 fba1 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a000806:	2101      	movs	r1, #1
1a000808:	f994 0000 	ldrsb.w	r0, [r4]
1a00080c:	f002 fb9c 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000810:	2100      	movs	r1, #0
1a000812:	f994 0000 	ldrsb.w	r0, [r4]
1a000816:	f002 fb97 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a00081a:	2101      	movs	r1, #1
1a00081c:	f994 0000 	ldrsb.w	r0, [r4]
1a000820:	f002 fb92 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000824:	2100      	movs	r1, #0
1a000826:	f994 0000 	ldrsb.w	r0, [r4]
1a00082a:	f002 fb8d 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a00082e:	2101      	movs	r1, #1
1a000830:	f994 0000 	ldrsb.w	r0, [r4]
1a000834:	f002 fb88 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000838:	2100      	movs	r1, #0
1a00083a:	f994 0000 	ldrsb.w	r0, [r4]
1a00083e:	f002 fb83 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a000842:	2101      	movs	r1, #1
1a000844:	f994 0000 	ldrsb.w	r0, [r4]
1a000848:	f002 fb7e 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a00084c:	2100      	movs	r1, #0
1a00084e:	f994 0000 	ldrsb.w	r0, [r4]
1a000852:	f002 fb79 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a000856:	2101      	movs	r1, #1
1a000858:	f994 0000 	ldrsb.w	r0, [r4]
1a00085c:	f002 fb74 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000860:	2100      	movs	r1, #0
1a000862:	f994 0000 	ldrsb.w	r0, [r4]
1a000866:	f002 fb6f 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a00086a:	2101      	movs	r1, #1
1a00086c:	f994 0000 	ldrsb.w	r0, [r4]
1a000870:	f002 fb6a 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000874:	2100      	movs	r1, #0
1a000876:	f994 0000 	ldrsb.w	r0, [r4]
1a00087a:	f002 fb65 	bl	1a002f48 <gpioWrite>
		// delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a00087e:	2101      	movs	r1, #1
1a000880:	f994 0000 	ldrsb.w	r0, [r4]
1a000884:	f002 fb60 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000888:	2100      	movs	r1, #0
1a00088a:	f994 0000 	ldrsb.w	r0, [r4]
1a00088e:	f002 fb5b 	bl	1a002f48 <gpioWrite>
		// delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a000892:	2101      	movs	r1, #1
1a000894:	f994 0000 	ldrsb.w	r0, [r4]
1a000898:	f002 fb56 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a00089c:	2100      	movs	r1, #0
1a00089e:	f994 0000 	ldrsb.w	r0, [r4]
1a0008a2:	f002 fb51 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a0008a6:	2101      	movs	r1, #1
1a0008a8:	f994 0000 	ldrsb.w	r0, [r4]
1a0008ac:	f002 fb4c 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a0008b0:	2100      	movs	r1, #0
1a0008b2:	f994 0000 	ldrsb.w	r0, [r4]
1a0008b6:	f002 fb47 	bl	1a002f48 <gpioWrite>
		// delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a0008ba:	2101      	movs	r1, #1
1a0008bc:	f994 0000 	ldrsb.w	r0, [r4]
1a0008c0:	f002 fb42 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a0008c4:	2100      	movs	r1, #0
1a0008c6:	f994 0000 	ldrsb.w	r0, [r4]
1a0008ca:	f002 fb3d 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a0008ce:	2101      	movs	r1, #1
1a0008d0:	f994 0000 	ldrsb.w	r0, [r4]
1a0008d4:	f002 fb38 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a0008d8:	2100      	movs	r1, #0
1a0008da:	f994 0000 	ldrsb.w	r0, [r4]
1a0008de:	f002 fb33 	bl	1a002f48 <gpioWrite>
		// delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a0008e2:	2101      	movs	r1, #1
1a0008e4:	f994 0000 	ldrsb.w	r0, [r4]
1a0008e8:	f002 fb2e 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a0008ec:	2100      	movs	r1, #0
1a0008ee:	f994 0000 	ldrsb.w	r0, [r4]
1a0008f2:	f002 fb29 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a0008f6:	2101      	movs	r1, #1
1a0008f8:	f994 0000 	ldrsb.w	r0, [r4]
1a0008fc:	f002 fb24 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000900:	2100      	movs	r1, #0
1a000902:	f994 0000 	ldrsb.w	r0, [r4]
1a000906:	f002 fb1f 	bl	1a002f48 <gpioWrite>
		// delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a00090a:	2101      	movs	r1, #1
1a00090c:	f994 0000 	ldrsb.w	r0, [r4]
1a000910:	f002 fb1a 	bl	1a002f48 <gpioWrite>
		//pulse_low(P_WR, B_WR);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, OFF);
1a000914:	2100      	movs	r1, #0
1a000916:	f994 0000 	ldrsb.w	r0, [r4]
1a00091a:	f002 fb15 	bl	1a002f48 <gpioWrite>
		//delayMicroseconds(1); //retardo minimo de 12nseg
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
		gpioWrite(WR, ON);
1a00091e:	2101      	movs	r1, #1
1a000920:	f994 0000 	ldrsb.w	r0, [r4]
1a000924:	f002 fb10 	bl	1a002f48 <gpioWrite>
	for (int i = 0; i < blocks; i++) {
1a000928:	3501      	adds	r5, #1
1a00092a:	e759      	b.n	1a0007e0 <_fast_fill_16+0x150>
		gpioWrite(D6, ON);
1a00092c:	2101      	movs	r1, #1
1a00092e:	4b3b      	ldr	r3, [pc, #236]	; (1a000a1c <_fast_fill_16+0x38c>)
1a000930:	f993 0000 	ldrsb.w	r0, [r3]
1a000934:	f002 fb08 	bl	1a002f48 <gpioWrite>
1a000938:	e712      	b.n	1a000760 <_fast_fill_16+0xd0>
		gpioWrite(D9, ON);
1a00093a:	2101      	movs	r1, #1
1a00093c:	4b38      	ldr	r3, [pc, #224]	; (1a000a20 <_fast_fill_16+0x390>)
1a00093e:	f993 0000 	ldrsb.w	r0, [r3]
1a000942:	f002 fb01 	bl	1a002f48 <gpioWrite>
1a000946:	e70f      	b.n	1a000768 <_fast_fill_16+0xd8>
		gpioWrite(D10, ON);
1a000948:	2101      	movs	r1, #1
1a00094a:	4b36      	ldr	r3, [pc, #216]	; (1a000a24 <_fast_fill_16+0x394>)
1a00094c:	f993 0000 	ldrsb.w	r0, [r3]
1a000950:	f002 fafa 	bl	1a002f48 <gpioWrite>
1a000954:	e70c      	b.n	1a000770 <_fast_fill_16+0xe0>
		gpioWrite(D8, ON);
1a000956:	2101      	movs	r1, #1
1a000958:	4b33      	ldr	r3, [pc, #204]	; (1a000a28 <_fast_fill_16+0x398>)
1a00095a:	f993 0000 	ldrsb.w	r0, [r3]
1a00095e:	f002 faf3 	bl	1a002f48 <gpioWrite>
1a000962:	e709      	b.n	1a000778 <_fast_fill_16+0xe8>
		gpioWrite(D0, ON);
1a000964:	2101      	movs	r1, #1
1a000966:	4b31      	ldr	r3, [pc, #196]	; (1a000a2c <_fast_fill_16+0x39c>)
1a000968:	f993 0000 	ldrsb.w	r0, [r3]
1a00096c:	f002 faec 	bl	1a002f48 <gpioWrite>
1a000970:	e706      	b.n	1a000780 <_fast_fill_16+0xf0>
		gpioWrite(D1, ON);
1a000972:	2101      	movs	r1, #1
1a000974:	4b2e      	ldr	r3, [pc, #184]	; (1a000a30 <_fast_fill_16+0x3a0>)
1a000976:	f993 0000 	ldrsb.w	r0, [r3]
1a00097a:	f002 fae5 	bl	1a002f48 <gpioWrite>
1a00097e:	e703      	b.n	1a000788 <_fast_fill_16+0xf8>
		gpioWrite(D2, ON);
1a000980:	2101      	movs	r1, #1
1a000982:	4b2c      	ldr	r3, [pc, #176]	; (1a000a34 <_fast_fill_16+0x3a4>)
1a000984:	f993 0000 	ldrsb.w	r0, [r3]
1a000988:	f002 fade 	bl	1a002f48 <gpioWrite>
1a00098c:	e700      	b.n	1a000790 <_fast_fill_16+0x100>
		gpioWrite(D3, ON);
1a00098e:	2101      	movs	r1, #1
1a000990:	4b29      	ldr	r3, [pc, #164]	; (1a000a38 <_fast_fill_16+0x3a8>)
1a000992:	f993 0000 	ldrsb.w	r0, [r3]
1a000996:	f002 fad7 	bl	1a002f48 <gpioWrite>
1a00099a:	e6fd      	b.n	1a000798 <_fast_fill_16+0x108>
		gpioWrite(D4, ON);
1a00099c:	2101      	movs	r1, #1
1a00099e:	4b27      	ldr	r3, [pc, #156]	; (1a000a3c <_fast_fill_16+0x3ac>)
1a0009a0:	f993 0000 	ldrsb.w	r0, [r3]
1a0009a4:	f002 fad0 	bl	1a002f48 <gpioWrite>
1a0009a8:	e6fa      	b.n	1a0007a0 <_fast_fill_16+0x110>
		gpioWrite(D5, ON);
1a0009aa:	2101      	movs	r1, #1
1a0009ac:	4b24      	ldr	r3, [pc, #144]	; (1a000a40 <_fast_fill_16+0x3b0>)
1a0009ae:	f993 0000 	ldrsb.w	r0, [r3]
1a0009b2:	f002 fac9 	bl	1a002f48 <gpioWrite>
1a0009b6:	e6f7      	b.n	1a0007a8 <_fast_fill_16+0x118>
		gpioWrite(D7, ON);
1a0009b8:	2101      	movs	r1, #1
1a0009ba:	4b22      	ldr	r3, [pc, #136]	; (1a000a44 <_fast_fill_16+0x3b4>)
1a0009bc:	f993 0000 	ldrsb.w	r0, [r3]
1a0009c0:	f002 fac2 	bl	1a002f48 <gpioWrite>
1a0009c4:	e6f4      	b.n	1a0007b0 <_fast_fill_16+0x120>
		gpioWrite(D11, ON);
1a0009c6:	2101      	movs	r1, #1
1a0009c8:	4b1f      	ldr	r3, [pc, #124]	; (1a000a48 <_fast_fill_16+0x3b8>)
1a0009ca:	f993 0000 	ldrsb.w	r0, [r3]
1a0009ce:	f002 fabb 	bl	1a002f48 <gpioWrite>
1a0009d2:	e6f1      	b.n	1a0007b8 <_fast_fill_16+0x128>
		gpioWrite(D12, ON);
1a0009d4:	2101      	movs	r1, #1
1a0009d6:	4b1d      	ldr	r3, [pc, #116]	; (1a000a4c <_fast_fill_16+0x3bc>)
1a0009d8:	f993 0000 	ldrsb.w	r0, [r3]
1a0009dc:	f002 fab4 	bl	1a002f48 <gpioWrite>
1a0009e0:	e6ee      	b.n	1a0007c0 <_fast_fill_16+0x130>
		gpioWrite(D13, ON);
1a0009e2:	2101      	movs	r1, #1
1a0009e4:	4b1a      	ldr	r3, [pc, #104]	; (1a000a50 <_fast_fill_16+0x3c0>)
1a0009e6:	f993 0000 	ldrsb.w	r0, [r3]
1a0009ea:	f002 faad 	bl	1a002f48 <gpioWrite>
1a0009ee:	e6eb      	b.n	1a0007c8 <_fast_fill_16+0x138>
		gpioWrite(D14, ON);
1a0009f0:	2101      	movs	r1, #1
1a0009f2:	4b18      	ldr	r3, [pc, #96]	; (1a000a54 <_fast_fill_16+0x3c4>)
1a0009f4:	f993 0000 	ldrsb.w	r0, [r3]
1a0009f8:	f002 faa6 	bl	1a002f48 <gpioWrite>
1a0009fc:	e6e7      	b.n	1a0007ce <_fast_fill_16+0x13e>
		gpioWrite(D15, ON);
1a0009fe:	2101      	movs	r1, #1
1a000a00:	4b15      	ldr	r3, [pc, #84]	; (1a000a58 <_fast_fill_16+0x3c8>)
1a000a02:	f993 0000 	ldrsb.w	r0, [r3]
1a000a06:	f002 fa9f 	bl	1a002f48 <gpioWrite>
1a000a0a:	e6e3      	b.n	1a0007d4 <_fast_fill_16+0x144>
	blocks = pix / 16;
1a000a0c:	f106 070f 	add.w	r7, r6, #15
1a000a10:	e6e4      	b.n	1a0007dc <_fast_fill_16+0x14c>
	}
	if ((pix % 16) != 0)
1a000a12:	f016 0f0f 	tst.w	r6, #15
1a000a16:	d139      	bne.n	1a000a8c <_fast_fill_16+0x3fc>
			//delayMicroseconds(1); //retardo minimo de 12nseg
			//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111101111111) | 0b00000000000000000000000010000000; //PC7-WR
			gpioWrite(WR, ON);

		}
}
1a000a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000a1a:	bf00      	nop
1a000a1c:	10000d64 	.word	0x10000d64
1a000a20:	10000ce8 	.word	0x10000ce8
1a000a24:	10000d1c 	.word	0x10000d1c
1a000a28:	10000d31 	.word	0x10000d31
1a000a2c:	10000cf5 	.word	0x10000cf5
1a000a30:	10000d58 	.word	0x10000d58
1a000a34:	10000d2b 	.word	0x10000d2b
1a000a38:	10000cd8 	.word	0x10000cd8
1a000a3c:	10000d49 	.word	0x10000d49
1a000a40:	10000d2a 	.word	0x10000d2a
1a000a44:	10000d5b 	.word	0x10000d5b
1a000a48:	10000d00 	.word	0x10000d00
1a000a4c:	10000d1e 	.word	0x10000d1e
1a000a50:	10000d51 	.word	0x10000d51
1a000a54:	10000d50 	.word	0x10000d50
1a000a58:	10000d52 	.word	0x10000d52
1a000a5c:	10000ce1 	.word	0x10000ce1
			gpioWrite(WR, OFF);
1a000a60:	4d0b      	ldr	r5, [pc, #44]	; (1a000a90 <_fast_fill_16+0x400>)
1a000a62:	2100      	movs	r1, #0
1a000a64:	f995 0000 	ldrsb.w	r0, [r5]
1a000a68:	f002 fa6e 	bl	1a002f48 <gpioWrite>
			gpioWrite(WR, ON);
1a000a6c:	2101      	movs	r1, #1
1a000a6e:	f995 0000 	ldrsb.w	r0, [r5]
1a000a72:	f002 fa69 	bl	1a002f48 <gpioWrite>
		for (int i = 0; i < (pix % 16) + 1; i++) {
1a000a76:	3401      	adds	r4, #1
1a000a78:	4272      	negs	r2, r6
1a000a7a:	f006 030f 	and.w	r3, r6, #15
1a000a7e:	f002 020f 	and.w	r2, r2, #15
1a000a82:	bf58      	it	pl
1a000a84:	4253      	negpl	r3, r2
1a000a86:	42a3      	cmp	r3, r4
1a000a88:	daea      	bge.n	1a000a60 <_fast_fill_16+0x3d0>
1a000a8a:	e7c5      	b.n	1a000a18 <_fast_fill_16+0x388>
1a000a8c:	2400      	movs	r4, #0
1a000a8e:	e7f3      	b.n	1a000a78 <_fast_fill_16+0x3e8>
1a000a90:	10000ce1 	.word	0x10000ce1

1a000a94 <setXY>:

void setXY(uint32_t x1, uint32_t y1, uint32_t x2, uint32_t y2) {
1a000a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000a96:	4605      	mov	r5, r0
1a000a98:	460f      	mov	r7, r1
1a000a9a:	4614      	mov	r4, r2
1a000a9c:	461e      	mov	r6, r3
	if (orient == LANDSCAPE) {
1a000a9e:	4b1a      	ldr	r3, [pc, #104]	; (1a000b08 <setXY+0x74>)
1a000aa0:	781a      	ldrb	r2, [r3, #0]
1a000aa2:	4b1a      	ldr	r3, [pc, #104]	; (1a000b0c <setXY+0x78>)
1a000aa4:	781b      	ldrb	r3, [r3, #0]
1a000aa6:	429a      	cmp	r2, r3
1a000aa8:	d025      	beq.n	1a000af6 <setXY+0x62>
		y2 = disp_y_size - y2;
		swap(uint32_t, y1, y2)
	}
	swap(uint32_t, x1, y1);
	swap(uint32_t, x2, y2);
	LCD_Write_COM(0x2a);		//habilita las direccion de las columnas
1a000aaa:	202a      	movs	r0, #42	; 0x2a
1a000aac:	f7ff fdc8 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(x1 >> 8);	//SC[15:18]	0
1a000ab0:	f3c7 2007 	ubfx	r0, r7, #8, #8
1a000ab4:	f7ff fdb0 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(x1);			//SC[7:0]  0
1a000ab8:	b2f8      	uxtb	r0, r7
1a000aba:	f7ff fdad 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(x2 >> 8);	//EC[15:18] parte alta
1a000abe:	f3c6 2007 	ubfx	r0, r6, #8, #8
1a000ac2:	f7ff fda9 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(x2);			//EC[7:0]  parte baja
1a000ac6:	b2f0      	uxtb	r0, r6
1a000ac8:	f7ff fda6 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_COM(0x2b);		//setea la direccion de pagina, filas
1a000acc:	202b      	movs	r0, #43	; 0x2b
1a000ace:	f7ff fdb7 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(y1 >> 8);	//SC[15:18]
1a000ad2:	f3c5 2007 	ubfx	r0, r5, #8, #8
1a000ad6:	f7ff fd9f 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(y1);			//SC[7:0]
1a000ada:	b2e8      	uxtb	r0, r5
1a000adc:	f7ff fd9c 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(y2 >> 8);	//EC[15:18] parte alta
1a000ae0:	f3c4 2007 	ubfx	r0, r4, #8, #8
1a000ae4:	f7ff fd98 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(y2);			//EC[7:0]  parte baja
1a000ae8:	b2e0      	uxtb	r0, r4
1a000aea:	f7ff fd95 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_COM(0x2c);		//inicio de escritura de memoria
1a000aee:	202c      	movs	r0, #44	; 0x2c
1a000af0:	f7ff fda6 	bl	1a000640 <LCD_Write_COM>
							/*Transfer image information from the host processor interface
							to the SSD1963 starting at the location provided by
							set_column_address and set_page_address*/
}
1a000af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		y1=disp_y_size-y1;
1a000af6:	4b06      	ldr	r3, [pc, #24]	; (1a000b10 <setXY+0x7c>)
1a000af8:	681b      	ldr	r3, [r3, #0]
		y2 = disp_y_size - y2;
1a000afa:	1b1a      	subs	r2, r3, r4
		swap(uint32_t, x2, y2)
1a000afc:	4634      	mov	r4, r6
		swap(uint32_t, y1, y2)
1a000afe:	1a1e      	subs	r6, r3, r0
		swap(uint32_t, x1, y1);
1a000b00:	460d      	mov	r5, r1
		swap(uint32_t, y1, y2)
1a000b02:	4617      	mov	r7, r2
1a000b04:	e7d1      	b.n	1a000aaa <setXY+0x16>
1a000b06:	bf00      	nop
1a000b08:	10000bf8 	.word	0x10000bf8
1a000b0c:	10000be8 	.word	0x10000be8
1a000b10:	10000ce4 	.word	0x10000ce4

1a000b14 <clrXY>:
void clrXY(void) {
1a000b14:	b508      	push	{r3, lr}
	if (orient == PORTRAIT){
1a000b16:	4b0c      	ldr	r3, [pc, #48]	; (1a000b48 <clrXY+0x34>)
1a000b18:	781a      	ldrb	r2, [r3, #0]
1a000b1a:	4b0c      	ldr	r3, [pc, #48]	; (1a000b4c <clrXY+0x38>)
1a000b1c:	781b      	ldrb	r3, [r3, #0]
1a000b1e:	429a      	cmp	r2, r3
1a000b20:	d008      	beq.n	1a000b34 <clrXY+0x20>
		setXY(0, 0, disp_y_size, disp_x_size);
1a000b22:	4b0b      	ldr	r3, [pc, #44]	; (1a000b50 <clrXY+0x3c>)
1a000b24:	681b      	ldr	r3, [r3, #0]
1a000b26:	4a0b      	ldr	r2, [pc, #44]	; (1a000b54 <clrXY+0x40>)
1a000b28:	6812      	ldr	r2, [r2, #0]
1a000b2a:	2100      	movs	r1, #0
1a000b2c:	4608      	mov	r0, r1
1a000b2e:	f7ff ffb1 	bl	1a000a94 <setXY>
}
1a000b32:	bd08      	pop	{r3, pc}
		setXY(0, 0, disp_x_size, disp_y_size);
1a000b34:	4b07      	ldr	r3, [pc, #28]	; (1a000b54 <clrXY+0x40>)
1a000b36:	681b      	ldr	r3, [r3, #0]
1a000b38:	4a05      	ldr	r2, [pc, #20]	; (1a000b50 <clrXY+0x3c>)
1a000b3a:	6812      	ldr	r2, [r2, #0]
1a000b3c:	2100      	movs	r1, #0
1a000b3e:	4608      	mov	r0, r1
1a000b40:	f7ff ffa8 	bl	1a000a94 <setXY>
1a000b44:	e7f5      	b.n	1a000b32 <clrXY+0x1e>
1a000b46:	bf00      	nop
1a000b48:	10000bf8 	.word	0x10000bf8
1a000b4c:	10000ca8 	.word	0x10000ca8
1a000b50:	10000d60 	.word	0x10000d60
1a000b54:	10000ce4 	.word	0x10000ce4

1a000b58 <clrScr>:
void clrScr(void) {
1a000b58:	b510      	push	{r4, lr}
	gpioWrite(CS, OFF);
1a000b5a:	2100      	movs	r1, #0
1a000b5c:	4b25      	ldr	r3, [pc, #148]	; (1a000bf4 <clrScr+0x9c>)
1a000b5e:	f993 0000 	ldrsb.w	r0, [r3]
1a000b62:	f002 f9f1 	bl	1a002f48 <gpioWrite>
	clrXY();
1a000b66:	f7ff ffd5 	bl	1a000b14 <clrXY>
	if (display_transfer_mode != 1)
1a000b6a:	4b23      	ldr	r3, [pc, #140]	; (1a000bf8 <clrScr+0xa0>)
1a000b6c:	681b      	ldr	r3, [r3, #0]
1a000b6e:	2b01      	cmp	r3, #1
1a000b70:	d105      	bne.n	1a000b7e <clrScr+0x26>
	if (display_transfer_mode == 16)
1a000b72:	4b21      	ldr	r3, [pc, #132]	; (1a000bf8 <clrScr+0xa0>)
1a000b74:	681b      	ldr	r3, [r3, #0]
1a000b76:	2b10      	cmp	r3, #16
1a000b78:	d008      	beq.n	1a000b8c <clrScr+0x34>
		for (i = 0; i < ((disp_x_size + 1) * (disp_y_size + 1)); i++) {
1a000b7a:	2400      	movs	r4, #0
1a000b7c:	e020      	b.n	1a000bc0 <clrScr+0x68>
		gpioWrite(RS, ON);
1a000b7e:	2101      	movs	r1, #1
1a000b80:	4b1e      	ldr	r3, [pc, #120]	; (1a000bfc <clrScr+0xa4>)
1a000b82:	f993 0000 	ldrsb.w	r0, [r3]
1a000b86:	f002 f9df 	bl	1a002f48 <gpioWrite>
1a000b8a:	e7f2      	b.n	1a000b72 <clrScr+0x1a>
		_fast_fill_16(0, 0, ((disp_x_size + 1) * (disp_y_size + 1)));
1a000b8c:	4b1c      	ldr	r3, [pc, #112]	; (1a000c00 <clrScr+0xa8>)
1a000b8e:	681b      	ldr	r3, [r3, #0]
1a000b90:	4a1c      	ldr	r2, [pc, #112]	; (1a000c04 <clrScr+0xac>)
1a000b92:	6812      	ldr	r2, [r2, #0]
1a000b94:	3201      	adds	r2, #1
1a000b96:	fb03 2202 	mla	r2, r3, r2, r2
1a000b9a:	2100      	movs	r1, #0
1a000b9c:	4608      	mov	r0, r1
1a000b9e:	f7ff fd77 	bl	1a000690 <_fast_fill_16>
	gpioWrite(CS, ON);
1a000ba2:	2101      	movs	r1, #1
1a000ba4:	4b13      	ldr	r3, [pc, #76]	; (1a000bf4 <clrScr+0x9c>)
1a000ba6:	f993 0000 	ldrsb.w	r0, [r3]
1a000baa:	f002 f9cd 	bl	1a002f48 <gpioWrite>
	clrXY();
1a000bae:	f7ff ffb1 	bl	1a000b14 <clrXY>
}
1a000bb2:	bd10      	pop	{r4, pc}
				LCD_Writ_Bus(0, 0, display_transfer_mode);
1a000bb4:	b2d2      	uxtb	r2, r2
1a000bb6:	2100      	movs	r1, #0
1a000bb8:	4608      	mov	r0, r1
1a000bba:	f7ff fbfd 	bl	1a0003b8 <LCD_Writ_Bus>
		for (i = 0; i < ((disp_x_size + 1) * (disp_y_size + 1)); i++) {
1a000bbe:	3401      	adds	r4, #1
1a000bc0:	4b0f      	ldr	r3, [pc, #60]	; (1a000c00 <clrScr+0xa8>)
1a000bc2:	681a      	ldr	r2, [r3, #0]
1a000bc4:	4b0f      	ldr	r3, [pc, #60]	; (1a000c04 <clrScr+0xac>)
1a000bc6:	681b      	ldr	r3, [r3, #0]
1a000bc8:	3301      	adds	r3, #1
1a000bca:	fb02 3303 	mla	r3, r2, r3, r3
1a000bce:	42a3      	cmp	r3, r4
1a000bd0:	dde7      	ble.n	1a000ba2 <clrScr+0x4a>
			if (display_transfer_mode != 1)
1a000bd2:	4b09      	ldr	r3, [pc, #36]	; (1a000bf8 <clrScr+0xa0>)
1a000bd4:	681a      	ldr	r2, [r3, #0]
1a000bd6:	2a01      	cmp	r2, #1
1a000bd8:	d1ec      	bne.n	1a000bb4 <clrScr+0x5c>
				LCD_Writ_Bus(1, 0, display_transfer_mode);
1a000bda:	b2d2      	uxtb	r2, r2
1a000bdc:	2100      	movs	r1, #0
1a000bde:	2001      	movs	r0, #1
1a000be0:	f7ff fbea 	bl	1a0003b8 <LCD_Writ_Bus>
				LCD_Writ_Bus(1, 0, display_transfer_mode);
1a000be4:	4b04      	ldr	r3, [pc, #16]	; (1a000bf8 <clrScr+0xa0>)
1a000be6:	781a      	ldrb	r2, [r3, #0]
1a000be8:	2100      	movs	r1, #0
1a000bea:	2001      	movs	r0, #1
1a000bec:	f7ff fbe4 	bl	1a0003b8 <LCD_Writ_Bus>
1a000bf0:	e7e5      	b.n	1a000bbe <clrScr+0x66>
1a000bf2:	bf00      	nop
1a000bf4:	10000d5d 	.word	0x10000d5d
1a000bf8:	10000d04 	.word	0x10000d04
1a000bfc:	10000d5c 	.word	0x10000d5c
1a000c00:	10000d60 	.word	0x10000d60
1a000c04:	10000ce4 	.word	0x10000ce4

1a000c08 <setFont>:

//para establecer el tipo de letra
void setFont(uint8_t* font) {
cfont.font = font;
1a000c08:	4b05      	ldr	r3, [pc, #20]	; (1a000c20 <setFont+0x18>)
1a000c0a:	6018      	str	r0, [r3, #0]
cfont.x_size = fontbyte(0);
1a000c0c:	7802      	ldrb	r2, [r0, #0]
1a000c0e:	711a      	strb	r2, [r3, #4]
cfont.y_size = fontbyte(1);
1a000c10:	7842      	ldrb	r2, [r0, #1]
1a000c12:	715a      	strb	r2, [r3, #5]
cfont.offset = fontbyte(2);
1a000c14:	7882      	ldrb	r2, [r0, #2]
1a000c16:	719a      	strb	r2, [r3, #6]
cfont.numchars = fontbyte(3);
1a000c18:	78c2      	ldrb	r2, [r0, #3]
1a000c1a:	71da      	strb	r2, [r3, #7]
}
1a000c1c:	4770      	bx	lr
1a000c1e:	bf00      	nop
1a000c20:	10000d3c 	.word	0x10000d3c

1a000c24 <initlcd>:
	setBackColorb(0, 0, 0);
	cfont.font = 0;
	_transparent = false;
}

void initlcd(void) {
1a000c24:	b508      	push	{r3, lr}
	LCD_Write_COM(0xE2);    //PLL multiplier, set PLL clock to 120M
1a000c26:	20e2      	movs	r0, #226	; 0xe2
1a000c28:	f7ff fd0a 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x23);     //N=0x36 for 6.5M, 0x23 for 10M crystal
1a000c2c:	2023      	movs	r0, #35	; 0x23
1a000c2e:	f7ff fcf3 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x02);   //frecuencia pll a 120mhz
1a000c32:	2002      	movs	r0, #2
1a000c34:	f7ff fcf0 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x04);
1a000c38:	2004      	movs	r0, #4
1a000c3a:	f7ff fced 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_COM(0xE0);
1a000c3e:	20e0      	movs	r0, #224	; 0xe0
1a000c40:	f7ff fcfe 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x01);	//habilito el reloj del pll
1a000c44:	2001      	movs	r0, #1
1a000c46:	f7ff fce7 	bl	1a000618 <LCD_Write_DATA>
	delay(1);
1a000c4a:	2001      	movs	r0, #1
1a000c4c:	2100      	movs	r1, #0
1a000c4e:	f002 f9f9 	bl	1a003044 <delay>
	//delay(10);
	LCD_Write_COM(0xE0);	// PLL enable
1a000c52:	20e0      	movs	r0, #224	; 0xe0
1a000c54:	f7ff fcf4 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x03);
1a000c58:	2003      	movs	r0, #3
1a000c5a:	f7ff fcdd 	bl	1a000618 <LCD_Write_DATA>
	delay(1);
1a000c5e:	2001      	movs	r0, #1
1a000c60:	2100      	movs	r1, #0
1a000c62:	f002 f9ef 	bl	1a003044 <delay>
	//delay_us(100);
	LCD_Write_COM(0x01);    // software reset
1a000c66:	2001      	movs	r0, #1
1a000c68:	f7ff fcea 	bl	1a000640 <LCD_Write_COM>
	delay(5);
1a000c6c:	2005      	movs	r0, #5
1a000c6e:	2100      	movs	r1, #0
1a000c70:	f002 f9e8 	bl	1a003044 <delay>
	//delay_us(500);
	LCD_Write_COM(0xE6);    //PLL setting for PCLK, pixel clock depends on resolution
1a000c74:	20e6      	movs	r0, #230	; 0xe6
1a000c76:	f7ff fce3 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x04);   //para 3.43mhz de clock
1a000c7a:	2004      	movs	r0, #4
1a000c7c:	f7ff fccc 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x93);
1a000c80:	2093      	movs	r0, #147	; 0x93
1a000c82:	f7ff fcc9 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0xE0);
1a000c86:	20e0      	movs	r0, #224	; 0xe0
1a000c88:	f7ff fcc6 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xB0);    //LCD SPECIFICATION
1a000c8c:	20b0      	movs	r0, #176	; 0xb0
1a000c8e:	f7ff fcd7 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x00); 	// 18bits tft panel
1a000c92:	2000      	movs	r0, #0
1a000c94:	f7ff fcc0 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);	//tft mode
1a000c98:	2000      	movs	r0, #0
1a000c9a:	f7ff fcbd 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x03);   //Set HDP 799 //Low byte of the horizontal panel size
1a000c9e:	2003      	movs	r0, #3
1a000ca0:	f7ff fcba 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x1F);
1a000ca4:	201f      	movs	r0, #31
1a000ca6:	f7ff fcb7 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x01);   //Set VDP 479 High byte of the vertical panel size
1a000caa:	2001      	movs	r0, #1
1a000cac:	f7ff fcb4 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0xDF);
1a000cb0:	20df      	movs	r0, #223	; 0xdf
1a000cb2:	f7ff fcb1 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);	//RGB Even line RGB sequence for serial TFT interface
1a000cb6:	2000      	movs	r0, #0
1a000cb8:	f7ff fcae 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xB4);    //HSYNC
1a000cbc:	20b4      	movs	r0, #180	; 0xb4
1a000cbe:	f7ff fcbf 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x03);   //Set HT  928
1a000cc2:	2003      	movs	r0, #3
1a000cc4:	f7ff fca8 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0xA0);
1a000cc8:	20a0      	movs	r0, #160	; 0xa0
1a000cca:	f7ff fca5 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);   //Set HPS 46
1a000cce:	2000      	movs	r0, #0
1a000cd0:	f7ff fca2 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x2E);
1a000cd4:	202e      	movs	r0, #46	; 0x2e
1a000cd6:	f7ff fc9f 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x30);   //Set HPW 48
1a000cda:	2030      	movs	r0, #48	; 0x30
1a000cdc:	f7ff fc9c 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);   //Set LPS 15
1a000ce0:	2000      	movs	r0, #0
1a000ce2:	f7ff fc99 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x0F);
1a000ce6:	200f      	movs	r0, #15
1a000ce8:	f7ff fc96 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);
1a000cec:	2000      	movs	r0, #0
1a000cee:	f7ff fc93 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xB6);    //VSYNC
1a000cf2:	20b6      	movs	r0, #182	; 0xb6
1a000cf4:	f7ff fca4 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x02);   //Set VT  525 High byte of horizontal total period in pixel clock
1a000cf8:	2002      	movs	r0, #2
1a000cfa:	f7ff fc8d 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x0D);
1a000cfe:	200d      	movs	r0, #13
1a000d00:	f7ff fc8a 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);   //Set VPS 16 High byte of the non-display period between the start of the horizontal sync
1a000d04:	2000      	movs	r0, #0
1a000d06:	f7ff fc87 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x10);
1a000d0a:	2010      	movs	r0, #16
1a000d0c:	f7ff fc84 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x10);   //Set VPW 16
1a000d10:	2010      	movs	r0, #16
1a000d12:	f7ff fc81 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);   //Set FPS 8 Set the horizontal sync pulse
1a000d16:	2000      	movs	r0, #0
1a000d18:	f7ff fc7e 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x08);
1a000d1c:	2008      	movs	r0, #8
1a000d1e:	f7ff fc7b 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xBA);	//Set GPIO value for GPIO configured as output
1a000d22:	20ba      	movs	r0, #186	; 0xba
1a000d24:	f7ff fc8c 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x05);   //GPIO[3:0] out 1
1a000d28:	2005      	movs	r0, #5
1a000d2a:	f7ff fc75 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xB8);	//Set the GPIOs configuration.
1a000d2e:	20b8      	movs	r0, #184	; 0xb8
1a000d30:	f7ff fc86 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x07);     //GPIO3=input, GPIO[2:0]=output
1a000d34:	2007      	movs	r0, #7
1a000d36:	f7ff fc6f 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x01);   //GPIO0 normal
1a000d3a:	2001      	movs	r0, #1
1a000d3c:	f7ff fc6c 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0x36);    //rotation Set the read order from host processor to frame buffer
1a000d40:	2036      	movs	r0, #54	; 0x36
1a000d42:	f7ff fc7d 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x22);   // -- Set to 0x21 to rotate 180 degrees
1a000d46:	2022      	movs	r0, #34	; 0x22
1a000d48:	f7ff fc66 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xF0);    //pixel data interface Set the pixel data format to 8-bit / 9-bit / 12-bit / 16-bit / 16-bit(565) / 18-bit / 24-bit
1a000d4c:	20f0      	movs	r0, #240	; 0xf0
1a000d4e:	f7ff fc77 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x03);	//16bits
1a000d52:	2003      	movs	r0, #3
1a000d54:	f7ff fc60 	bl	1a000618 <LCD_Write_DATA>

	delay(1);
1a000d58:	2001      	movs	r0, #1
1a000d5a:	2100      	movs	r1, #0
1a000d5c:	f002 f972 	bl	1a003044 <delay>
	//delay_us(100);

	setXY(0, 0, 799, 479);	//
1a000d60:	f240 13df 	movw	r3, #479	; 0x1df
1a000d64:	f240 321f 	movw	r2, #799	; 0x31f
1a000d68:	2100      	movs	r1, #0
1a000d6a:	4608      	mov	r0, r1
1a000d6c:	f7ff fe92 	bl	1a000a94 <setXY>
	LCD_Write_COM(0x29);    //display on
1a000d70:	2029      	movs	r0, #41	; 0x29
1a000d72:	f7ff fc65 	bl	1a000640 <LCD_Write_COM>

	LCD_Write_COM(0xBE);    //set PWM for B/L Set the PWM configuration
1a000d76:	20be      	movs	r0, #190	; 0xbe
1a000d78:	f7ff fc62 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x06);	//Set the PWM frequency in system clock
1a000d7c:	2006      	movs	r0, #6
1a000d7e:	f7ff fc4b 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0xF0);	//PWM signal frequency = PLL clock / (256 * (PWMF[7:0] + 1)) / 256
1a000d82:	20f0      	movs	r0, #240	; 0xf0
1a000d84:	f7ff fc48 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x01);	//PWM controlled by DBC
1a000d88:	2001      	movs	r0, #1
1a000d8a:	f7ff fc45 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0xF0);	//DBC manual brightness PWM duty cycle = DBC output * D[7:0] / 255
1a000d8e:	20f0      	movs	r0, #240	; 0xf0
1a000d90:	f7ff fc42 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);	//DBC minimum brightness
1a000d94:	2000      	movs	r0, #0
1a000d96:	f7ff fc3f 	bl	1a000618 <LCD_Write_DATA>
	LCD_Write_DATA(0x00);	//Brightness prescaler F[3:0] Divcode
1a000d9a:	2000      	movs	r0, #0
1a000d9c:	f7ff fc3c 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0xD0);	//Set the Dynamic Backlight Control configuration.
1a000da0:	20d0      	movs	r0, #208	; 0xd0
1a000da2:	f7ff fc4d 	bl	1a000640 <LCD_Write_COM>
	LCD_Write_DATA(0x0D);	//
1a000da6:	200d      	movs	r0, #13
1a000da8:	f7ff fc36 	bl	1a000618 <LCD_Write_DATA>

	LCD_Write_COM(0x2C);	//Transfer image information from the host processor interface to the SSD1963
1a000dac:	202c      	movs	r0, #44	; 0x2c
1a000dae:	f7ff fc47 	bl	1a000640 <LCD_Write_COM>

}
1a000db2:	bd08      	pop	{r3, pc}

1a000db4 <setColorb>:
 */

#ifndef LCDFGRAFICOS_H_
#define LCDFGRAFICOS_H_
void setColorb(uint8_t r, uint8_t g, uint8_t b) {
	fch = ((r & 248) | g >> 5);
1a000db4:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
1a000db8:	b240      	sxtb	r0, r0
1a000dba:	ea40 1051 	orr.w	r0, r0, r1, lsr #5
1a000dbe:	4b05      	ldr	r3, [pc, #20]	; (1a000dd4 <setColorb+0x20>)
1a000dc0:	7018      	strb	r0, [r3, #0]
	fcl = ((g & 28) << 3 | b >> 3);
1a000dc2:	00c9      	lsls	r1, r1, #3
1a000dc4:	f021 011f 	bic.w	r1, r1, #31
1a000dc8:	b249      	sxtb	r1, r1
1a000dca:	ea41 02d2 	orr.w	r2, r1, r2, lsr #3
1a000dce:	4b02      	ldr	r3, [pc, #8]	; (1a000dd8 <setColorb+0x24>)
1a000dd0:	701a      	strb	r2, [r3, #0]
}
1a000dd2:	4770      	bx	lr
1a000dd4:	10000cd9 	.word	0x10000cd9
1a000dd8:	10000ce0 	.word	0x10000ce0

1a000ddc <setColor>:

void setColor(int color) {
	//fch=Byte(color>>8);
	//fcl=Byte(color & 0xFF);
	fch = (color >> 8);
1a000ddc:	1202      	asrs	r2, r0, #8
1a000dde:	4b02      	ldr	r3, [pc, #8]	; (1a000de8 <setColor+0xc>)
1a000de0:	701a      	strb	r2, [r3, #0]
	fcl = (color & 0xFF);
1a000de2:	4b02      	ldr	r3, [pc, #8]	; (1a000dec <setColor+0x10>)
1a000de4:	7018      	strb	r0, [r3, #0]
}
1a000de6:	4770      	bx	lr
1a000de8:	10000cd9 	.word	0x10000cd9
1a000dec:	10000ce0 	.word	0x10000ce0

1a000df0 <setBackColorb>:

void setBackColorb(uint8_t r, uint8_t g, uint8_t b) {
	bch = ((r & 248) | g >> 5);
1a000df0:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
1a000df4:	b240      	sxtb	r0, r0
1a000df6:	ea40 1051 	orr.w	r0, r0, r1, lsr #5
1a000dfa:	4b07      	ldr	r3, [pc, #28]	; (1a000e18 <setBackColorb+0x28>)
1a000dfc:	7018      	strb	r0, [r3, #0]
	bcl = ((g & 28) << 3 | b >> 3);
1a000dfe:	00c9      	lsls	r1, r1, #3
1a000e00:	f021 011f 	bic.w	r1, r1, #31
1a000e04:	b249      	sxtb	r1, r1
1a000e06:	ea41 02d2 	orr.w	r2, r1, r2, lsr #3
1a000e0a:	4b04      	ldr	r3, [pc, #16]	; (1a000e1c <setBackColorb+0x2c>)
1a000e0c:	701a      	strb	r2, [r3, #0]
	_transparent = false;
1a000e0e:	4b04      	ldr	r3, [pc, #16]	; (1a000e20 <setBackColorb+0x30>)
1a000e10:	2200      	movs	r2, #0
1a000e12:	701a      	strb	r2, [r3, #0]
}
1a000e14:	4770      	bx	lr
1a000e16:	bf00      	nop
1a000e18:	10000d28 	.word	0x10000d28
1a000e1c:	10000d1d 	.word	0x10000d1d
1a000e20:	10000d29 	.word	0x10000d29

1a000e24 <inicioLCD>:
void inicioLCD(uint8_t orientation) {
1a000e24:	b510      	push	{r4, lr}
	orient = orientation;
1a000e26:	4b20      	ldr	r3, [pc, #128]	; (1a000ea8 <inicioLCD+0x84>)
1a000e28:	7018      	strb	r0, [r3, #0]
	if (display_transfer_mode != 1)
1a000e2a:	4b20      	ldr	r3, [pc, #128]	; (1a000eac <inicioLCD+0x88>)
1a000e2c:	681b      	ldr	r3, [r3, #0]
1a000e2e:	2b01      	cmp	r3, #1
1a000e30:	d133      	bne.n	1a000e9a <inicioLCD+0x76>
	delay(1);
1a000e32:	2001      	movs	r0, #1
1a000e34:	2100      	movs	r1, #0
1a000e36:	f002 f905 	bl	1a003044 <delay>
	gpioWrite(REST, OFF);
1a000e3a:	4c1d      	ldr	r4, [pc, #116]	; (1a000eb0 <inicioLCD+0x8c>)
1a000e3c:	2100      	movs	r1, #0
1a000e3e:	f994 0000 	ldrsb.w	r0, [r4]
1a000e42:	f002 f881 	bl	1a002f48 <gpioWrite>
	delay(1);
1a000e46:	2001      	movs	r0, #1
1a000e48:	2100      	movs	r1, #0
1a000e4a:	f002 f8fb 	bl	1a003044 <delay>
	gpioWrite(REST, ON);
1a000e4e:	2101      	movs	r1, #1
1a000e50:	f994 0000 	ldrsb.w	r0, [r4]
1a000e54:	f002 f878 	bl	1a002f48 <gpioWrite>
	delay(1);
1a000e58:	2001      	movs	r0, #1
1a000e5a:	2100      	movs	r1, #0
1a000e5c:	f002 f8f2 	bl	1a003044 <delay>
	gpioWrite(CS, OFF);
1a000e60:	4c14      	ldr	r4, [pc, #80]	; (1a000eb4 <inicioLCD+0x90>)
1a000e62:	2100      	movs	r1, #0
1a000e64:	f994 0000 	ldrsb.w	r0, [r4]
1a000e68:	f002 f86e 	bl	1a002f48 <gpioWrite>
	initlcd();
1a000e6c:	f7ff feda 	bl	1a000c24 <initlcd>
	gpioWrite(CS, ON);
1a000e70:	2101      	movs	r1, #1
1a000e72:	f994 0000 	ldrsb.w	r0, [r4]
1a000e76:	f002 f867 	bl	1a002f48 <gpioWrite>
	setColorb(255, 255, 255);
1a000e7a:	22ff      	movs	r2, #255	; 0xff
1a000e7c:	4611      	mov	r1, r2
1a000e7e:	4610      	mov	r0, r2
1a000e80:	f7ff ff98 	bl	1a000db4 <setColorb>
	setBackColorb(0, 0, 0);
1a000e84:	2200      	movs	r2, #0
1a000e86:	4611      	mov	r1, r2
1a000e88:	4610      	mov	r0, r2
1a000e8a:	f7ff ffb1 	bl	1a000df0 <setBackColorb>
	cfont.font = 0;
1a000e8e:	2300      	movs	r3, #0
1a000e90:	4a09      	ldr	r2, [pc, #36]	; (1a000eb8 <inicioLCD+0x94>)
1a000e92:	6013      	str	r3, [r2, #0]
	_transparent = false;
1a000e94:	4a09      	ldr	r2, [pc, #36]	; (1a000ebc <inicioLCD+0x98>)
1a000e96:	7013      	strb	r3, [r2, #0]
}
1a000e98:	bd10      	pop	{r4, pc}
	gpioWrite(REST, ON);
1a000e9a:	2101      	movs	r1, #1
1a000e9c:	4b04      	ldr	r3, [pc, #16]	; (1a000eb0 <inicioLCD+0x8c>)
1a000e9e:	f993 0000 	ldrsb.w	r0, [r3]
1a000ea2:	f002 f851 	bl	1a002f48 <gpioWrite>
1a000ea6:	e7c4      	b.n	1a000e32 <inicioLCD+0xe>
1a000ea8:	10000bf8 	.word	0x10000bf8
1a000eac:	10000d04 	.word	0x10000d04
1a000eb0:	10000d65 	.word	0x10000d65
1a000eb4:	10000d5d 	.word	0x10000d5d
1a000eb8:	10000d3c 	.word	0x10000d3c
1a000ebc:	10000d29 	.word	0x10000d29

1a000ec0 <drawHLine>:
		_transparent = false;
	}
}

//para dibujar una line horizontal l pixeles
void drawHLine(int x, int y, int l) {
1a000ec0:	b570      	push	{r4, r5, r6, lr}
1a000ec2:	4604      	mov	r4, r0
1a000ec4:	460e      	mov	r6, r1
	if (l < 0) {
1a000ec6:	1e15      	subs	r5, r2, #0
1a000ec8:	db18      	blt.n	1a000efc <drawHLine+0x3c>
		l = -l;
		x -= l;
	}
	//cbi(P_CS, B_CS);
	//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, OFF);
1a000eca:	2100      	movs	r1, #0
1a000ecc:	4b14      	ldr	r3, [pc, #80]	; (1a000f20 <drawHLine+0x60>)
1a000ece:	f993 0000 	ldrsb.w	r0, [r3]
1a000ed2:	f002 f839 	bl	1a002f48 <gpioWrite>

	setXY(x, y, x + l, y);
1a000ed6:	4633      	mov	r3, r6
1a000ed8:	1962      	adds	r2, r4, r5
1a000eda:	4631      	mov	r1, r6
1a000edc:	4620      	mov	r0, r4
1a000ede:	f7ff fdd9 	bl	1a000a94 <setXY>
	if (display_transfer_mode == 16) {
1a000ee2:	4b10      	ldr	r3, [pc, #64]	; (1a000f24 <drawHLine+0x64>)
1a000ee4:	681b      	ldr	r3, [r3, #0]
1a000ee6:	2b10      	cmp	r3, #16
1a000ee8:	d00b      	beq.n	1a000f02 <drawHLine+0x42>
		_fast_fill_16(fch, fcl, l);
	}

	//sbi(P_CS, B_CS);
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, ON);
1a000eea:	2101      	movs	r1, #1
1a000eec:	4b0c      	ldr	r3, [pc, #48]	; (1a000f20 <drawHLine+0x60>)
1a000eee:	f993 0000 	ldrsb.w	r0, [r3]
1a000ef2:	f002 f829 	bl	1a002f48 <gpioWrite>
	clrXY();
1a000ef6:	f7ff fe0d 	bl	1a000b14 <clrXY>
}
1a000efa:	bd70      	pop	{r4, r5, r6, pc}
		x -= l;
1a000efc:	442c      	add	r4, r5
		l = -l;
1a000efe:	426d      	negs	r5, r5
1a000f00:	e7e3      	b.n	1a000eca <drawHLine+0xa>
		gpioWrite(RS, ON);
1a000f02:	2101      	movs	r1, #1
1a000f04:	4b08      	ldr	r3, [pc, #32]	; (1a000f28 <drawHLine+0x68>)
1a000f06:	f993 0000 	ldrsb.w	r0, [r3]
1a000f0a:	f002 f81d 	bl	1a002f48 <gpioWrite>
		_fast_fill_16(fch, fcl, l);
1a000f0e:	462a      	mov	r2, r5
1a000f10:	4b06      	ldr	r3, [pc, #24]	; (1a000f2c <drawHLine+0x6c>)
1a000f12:	7819      	ldrb	r1, [r3, #0]
1a000f14:	4b06      	ldr	r3, [pc, #24]	; (1a000f30 <drawHLine+0x70>)
1a000f16:	7818      	ldrb	r0, [r3, #0]
1a000f18:	f7ff fbba 	bl	1a000690 <_fast_fill_16>
1a000f1c:	e7e5      	b.n	1a000eea <drawHLine+0x2a>
1a000f1e:	bf00      	nop
1a000f20:	10000d5d 	.word	0x10000d5d
1a000f24:	10000d04 	.word	0x10000d04
1a000f28:	10000d5c 	.word	0x10000d5c
1a000f2c:	10000ce0 	.word	0x10000ce0
1a000f30:	10000cd9 	.word	0x10000cd9

1a000f34 <drawVLine>:

//para graficar linea horizontal l pixeles
void drawVLine(int x, int y, int l) {
1a000f34:	b570      	push	{r4, r5, r6, lr}
1a000f36:	4606      	mov	r6, r0
1a000f38:	460c      	mov	r4, r1
	if (l < 0) {
1a000f3a:	1e15      	subs	r5, r2, #0
1a000f3c:	db18      	blt.n	1a000f70 <drawVLine+0x3c>
		l = -l;
		y -= l;
	}
	//cbi(P_CS, B_CS);
	//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, OFF);
1a000f3e:	2100      	movs	r1, #0
1a000f40:	4b14      	ldr	r3, [pc, #80]	; (1a000f94 <drawVLine+0x60>)
1a000f42:	f993 0000 	ldrsb.w	r0, [r3]
1a000f46:	f001 ffff 	bl	1a002f48 <gpioWrite>
	setXY(x, y, x, y + l);
1a000f4a:	1963      	adds	r3, r4, r5
1a000f4c:	4632      	mov	r2, r6
1a000f4e:	4621      	mov	r1, r4
1a000f50:	4630      	mov	r0, r6
1a000f52:	f7ff fd9f 	bl	1a000a94 <setXY>
	if (display_transfer_mode == 16) {
1a000f56:	4b10      	ldr	r3, [pc, #64]	; (1a000f98 <drawVLine+0x64>)
1a000f58:	681b      	ldr	r3, [r3, #0]
1a000f5a:	2b10      	cmp	r3, #16
1a000f5c:	d00b      	beq.n	1a000f76 <drawVLine+0x42>
		_fast_fill_16(fch, fcl, l);
	}

	//sbi(P_CS, B_CS);
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, ON);
1a000f5e:	2101      	movs	r1, #1
1a000f60:	4b0c      	ldr	r3, [pc, #48]	; (1a000f94 <drawVLine+0x60>)
1a000f62:	f993 0000 	ldrsb.w	r0, [r3]
1a000f66:	f001 ffef 	bl	1a002f48 <gpioWrite>
	clrXY();
1a000f6a:	f7ff fdd3 	bl	1a000b14 <clrXY>
}
1a000f6e:	bd70      	pop	{r4, r5, r6, pc}
		y -= l;
1a000f70:	442c      	add	r4, r5
		l = -l;
1a000f72:	426d      	negs	r5, r5
1a000f74:	e7e3      	b.n	1a000f3e <drawVLine+0xa>
		gpioWrite(RS, ON);
1a000f76:	2101      	movs	r1, #1
1a000f78:	4b08      	ldr	r3, [pc, #32]	; (1a000f9c <drawVLine+0x68>)
1a000f7a:	f993 0000 	ldrsb.w	r0, [r3]
1a000f7e:	f001 ffe3 	bl	1a002f48 <gpioWrite>
		_fast_fill_16(fch, fcl, l);
1a000f82:	462a      	mov	r2, r5
1a000f84:	4b06      	ldr	r3, [pc, #24]	; (1a000fa0 <drawVLine+0x6c>)
1a000f86:	7819      	ldrb	r1, [r3, #0]
1a000f88:	4b06      	ldr	r3, [pc, #24]	; (1a000fa4 <drawVLine+0x70>)
1a000f8a:	7818      	ldrb	r0, [r3, #0]
1a000f8c:	f7ff fb80 	bl	1a000690 <_fast_fill_16>
1a000f90:	e7e5      	b.n	1a000f5e <drawVLine+0x2a>
1a000f92:	bf00      	nop
1a000f94:	10000d5d 	.word	0x10000d5d
1a000f98:	10000d04 	.word	0x10000d04
1a000f9c:	10000d5c 	.word	0x10000d5c
1a000fa0:	10000ce0 	.word	0x10000ce0
1a000fa4:	10000cd9 	.word	0x10000cd9

1a000fa8 <drawLine>:

//para dibujar una linea mediante dos puntos
void drawLine(int x1, int y1, int x2, int y2) {
1a000fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000fac:	4605      	mov	r5, r0
1a000fae:	460c      	mov	r4, r1
1a000fb0:	4691      	mov	r9, r2
	if (y1 == y2)
1a000fb2:	4299      	cmp	r1, r3
1a000fb4:	d033      	beq.n	1a00101e <drawLine+0x76>
1a000fb6:	461e      	mov	r6, r3
		drawHLine(x1, y1, x2 - x1);
	else if (x1 == x2)
1a000fb8:	4282      	cmp	r2, r0
1a000fba:	d037      	beq.n	1a00102c <drawLine+0x84>
		drawVLine(x1, y1, y2 - y1);
	else {
		unsigned int dx = (x2 > x1 ? x2 - x1 : x1 - x2);
1a000fbc:	4282      	cmp	r2, r0
1a000fbe:	dd39      	ble.n	1a001034 <drawLine+0x8c>
1a000fc0:	1a17      	subs	r7, r2, r0
		short xstep = x2 > x1 ? 1 : -1;
1a000fc2:	45a9      	cmp	r9, r5
1a000fc4:	dd38      	ble.n	1a001038 <drawLine+0x90>
1a000fc6:	f04f 0a01 	mov.w	sl, #1
		unsigned int dy = (y2 > y1 ? y2 - y1 : y1 - y2);
1a000fca:	42b4      	cmp	r4, r6
1a000fcc:	da37      	bge.n	1a00103e <drawLine+0x96>
1a000fce:	eba6 0804 	sub.w	r8, r6, r4
		short ystep = y2 > y1 ? 1 : -1;
1a000fd2:	42b4      	cmp	r4, r6
1a000fd4:	da36      	bge.n	1a001044 <drawLine+0x9c>
1a000fd6:	f04f 0b01 	mov.w	fp, #1
		int col = x1, row = y1;

		//cbi(P_CS, B_CS);
		//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
		gpioWrite(CS, OFF);
1a000fda:	2100      	movs	r1, #0
1a000fdc:	4b26      	ldr	r3, [pc, #152]	; (1a001078 <drawLine+0xd0>)
1a000fde:	f993 0000 	ldrsb.w	r0, [r3]
1a000fe2:	f001 ffb1 	bl	1a002f48 <gpioWrite>
		if (dx < dy) {
1a000fe6:	4547      	cmp	r7, r8
1a000fe8:	d22f      	bcs.n	1a00104a <drawLine+0xa2>
			int t = -(dy >> 1);
1a000fea:	ea4f 0958 	mov.w	r9, r8, lsr #1
1a000fee:	f1c9 0900 	rsb	r9, r9, #0
			while (true) {
				setXY(col, row, col, row);
1a000ff2:	4623      	mov	r3, r4
1a000ff4:	462a      	mov	r2, r5
1a000ff6:	4621      	mov	r1, r4
1a000ff8:	4628      	mov	r0, r5
1a000ffa:	f7ff fd4b 	bl	1a000a94 <setXY>
				LCD_Write_DATAb(fch, fcl);
1a000ffe:	4b1f      	ldr	r3, [pc, #124]	; (1a00107c <drawLine+0xd4>)
1a001000:	7819      	ldrb	r1, [r3, #0]
1a001002:	4b1f      	ldr	r3, [pc, #124]	; (1a001080 <drawLine+0xd8>)
1a001004:	7818      	ldrb	r0, [r3, #0]
1a001006:	f7ff fb2f 	bl	1a000668 <LCD_Write_DATAb>
				if (row == y2)
1a00100a:	42b4      	cmp	r4, r6
1a00100c:	d00c      	beq.n	1a001028 <drawLine+0x80>
					return;
				row += ystep;
1a00100e:	445c      	add	r4, fp
				t += dx;
				if (t >= 0) {
1a001010:	eb19 0907 	adds.w	r9, r9, r7
1a001014:	d4ed      	bmi.n	1a000ff2 <drawLine+0x4a>
					col += xstep;
1a001016:	4455      	add	r5, sl
					t -= dy;
1a001018:	eba9 0908 	sub.w	r9, r9, r8
1a00101c:	e7e9      	b.n	1a000ff2 <drawLine+0x4a>
		drawHLine(x1, y1, x2 - x1);
1a00101e:	1a12      	subs	r2, r2, r0
1a001020:	f7ff ff4e 	bl	1a000ec0 <drawHLine>
		}
		//sbi(P_CS, B_CS);
		//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
		gpioWrite(CS, ON);
	}
	clrXY();
1a001024:	f7ff fd76 	bl	1a000b14 <clrXY>
}
1a001028:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		drawVLine(x1, y1, y2 - y1);
1a00102c:	1a5a      	subs	r2, r3, r1
1a00102e:	f7ff ff81 	bl	1a000f34 <drawVLine>
1a001032:	e7f7      	b.n	1a001024 <drawLine+0x7c>
		unsigned int dx = (x2 > x1 ? x2 - x1 : x1 - x2);
1a001034:	1a87      	subs	r7, r0, r2
1a001036:	e7c4      	b.n	1a000fc2 <drawLine+0x1a>
		short xstep = x2 > x1 ? 1 : -1;
1a001038:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
1a00103c:	e7c5      	b.n	1a000fca <drawLine+0x22>
		unsigned int dy = (y2 > y1 ? y2 - y1 : y1 - y2);
1a00103e:	eba4 0806 	sub.w	r8, r4, r6
1a001042:	e7c6      	b.n	1a000fd2 <drawLine+0x2a>
		short ystep = y2 > y1 ? 1 : -1;
1a001044:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
1a001048:	e7c7      	b.n	1a000fda <drawLine+0x32>
			int t = -(dx >> 1);
1a00104a:	087e      	lsrs	r6, r7, #1
1a00104c:	4276      	negs	r6, r6
				setXY(col, row, col, row);
1a00104e:	4623      	mov	r3, r4
1a001050:	462a      	mov	r2, r5
1a001052:	4621      	mov	r1, r4
1a001054:	4628      	mov	r0, r5
1a001056:	f7ff fd1d 	bl	1a000a94 <setXY>
				LCD_Write_DATAb(fch, fcl);
1a00105a:	4b08      	ldr	r3, [pc, #32]	; (1a00107c <drawLine+0xd4>)
1a00105c:	7819      	ldrb	r1, [r3, #0]
1a00105e:	4b08      	ldr	r3, [pc, #32]	; (1a001080 <drawLine+0xd8>)
1a001060:	7818      	ldrb	r0, [r3, #0]
1a001062:	f7ff fb01 	bl	1a000668 <LCD_Write_DATAb>
				if (col == x2)
1a001066:	454d      	cmp	r5, r9
1a001068:	d0de      	beq.n	1a001028 <drawLine+0x80>
				col += xstep;
1a00106a:	4455      	add	r5, sl
				if (t >= 0) {
1a00106c:	eb16 0608 	adds.w	r6, r6, r8
1a001070:	d4ed      	bmi.n	1a00104e <drawLine+0xa6>
					row += ystep;
1a001072:	445c      	add	r4, fp
					t -= dx;
1a001074:	1bf6      	subs	r6, r6, r7
1a001076:	e7ea      	b.n	1a00104e <drawLine+0xa6>
1a001078:	10000d5d 	.word	0x10000d5d
1a00107c:	10000ce0 	.word	0x10000ce0
1a001080:	10000cd9 	.word	0x10000cd9

1a001084 <setPixel>:

// para enviar el dato del pixel
void setPixel(int color) {
1a001084:	b508      	push	{r3, lr}
	LCD_Write_DATAb((color >> 8), (color & 0xFF));  // rrrrrggggggbbbbb
1a001086:	b2c1      	uxtb	r1, r0
1a001088:	f3c0 2007 	ubfx	r0, r0, #8, #8
1a00108c:	f7ff faec 	bl	1a000668 <LCD_Write_DATAb>
}
1a001090:	bd08      	pop	{r3, pc}
1a001092:	Address 0x000000001a001092 is out of bounds.


1a001094 <drawPixel>:

//para dibujar un pixel en x e y
void drawPixel(int x, int y) {
1a001094:	b570      	push	{r4, r5, r6, lr}
1a001096:	4605      	mov	r5, r0
1a001098:	460e      	mov	r6, r1
	//cbi(P_CS, B_CS);
	//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, OFF);
1a00109a:	4c0e      	ldr	r4, [pc, #56]	; (1a0010d4 <drawPixel+0x40>)
1a00109c:	2100      	movs	r1, #0
1a00109e:	f994 0000 	ldrsb.w	r0, [r4]
1a0010a2:	f001 ff51 	bl	1a002f48 <gpioWrite>
	setXY(x, y, x, y);
1a0010a6:	4633      	mov	r3, r6
1a0010a8:	462a      	mov	r2, r5
1a0010aa:	4631      	mov	r1, r6
1a0010ac:	4628      	mov	r0, r5
1a0010ae:	f7ff fcf1 	bl	1a000a94 <setXY>
	setPixel((fch << 8) | fcl);
1a0010b2:	4b09      	ldr	r3, [pc, #36]	; (1a0010d8 <drawPixel+0x44>)
1a0010b4:	7818      	ldrb	r0, [r3, #0]
1a0010b6:	4b09      	ldr	r3, [pc, #36]	; (1a0010dc <drawPixel+0x48>)
1a0010b8:	781b      	ldrb	r3, [r3, #0]
1a0010ba:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a0010be:	f7ff ffe1 	bl	1a001084 <setPixel>
	//sbi(P_CS, B_CS);
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, ON);
1a0010c2:	2101      	movs	r1, #1
1a0010c4:	f994 0000 	ldrsb.w	r0, [r4]
1a0010c8:	f001 ff3e 	bl	1a002f48 <gpioWrite>
	clrXY();
1a0010cc:	f7ff fd22 	bl	1a000b14 <clrXY>
}
1a0010d0:	bd70      	pop	{r4, r5, r6, pc}
1a0010d2:	bf00      	nop
1a0010d4:	10000d5d 	.word	0x10000d5d
1a0010d8:	10000cd9 	.word	0x10000cd9
1a0010dc:	10000ce0 	.word	0x10000ce0

1a0010e0 <printCharAscii>:

//Para imprimir un caracter ASCII en x e y
void printCharAscii(uint8_t c, int x, int y) {
1a0010e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0010e4:	4604      	mov	r4, r0
1a0010e6:	4688      	mov	r8, r1
1a0010e8:	4691      	mov	r9, r2
	int j;
	int temp;

	//cbi(P_CS, B_CS);
	//REG_PIOC_CODR=(REG_PIOC_CODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, OFF);
1a0010ea:	2100      	movs	r1, #0
1a0010ec:	4b75      	ldr	r3, [pc, #468]	; (1a0012c4 <printCharAscii+0x1e4>)
1a0010ee:	f993 0000 	ldrsb.w	r0, [r3]
1a0010f2:	f001 ff29 	bl	1a002f48 <gpioWrite>
	if (!_transparent) {
1a0010f6:	4b74      	ldr	r3, [pc, #464]	; (1a0012c8 <printCharAscii+0x1e8>)
1a0010f8:	781b      	ldrb	r3, [r3, #0]
1a0010fa:	2b00      	cmp	r3, #0
1a0010fc:	f040 8096 	bne.w	1a00122c <printCharAscii+0x14c>
		if (orient == PORTRAIT) {
1a001100:	4b72      	ldr	r3, [pc, #456]	; (1a0012cc <printCharAscii+0x1ec>)
1a001102:	781a      	ldrb	r2, [r3, #0]
1a001104:	4b72      	ldr	r3, [pc, #456]	; (1a0012d0 <printCharAscii+0x1f0>)
1a001106:	781b      	ldrb	r3, [r3, #0]
1a001108:	429a      	cmp	r2, r3
1a00110a:	d00d      	beq.n	1a001128 <printCharAscii+0x48>
					}
				}
				temp++;
			}
		} else {
			temp = ((c - cfont.offset) * ((cfont.x_size / 8) * cfont.y_size))
1a00110c:	4a71      	ldr	r2, [pc, #452]	; (1a0012d4 <printCharAscii+0x1f4>)
1a00110e:	7997      	ldrb	r7, [r2, #6]
1a001110:	1be4      	subs	r4, r4, r7
1a001112:	7913      	ldrb	r3, [r2, #4]
1a001114:	08db      	lsrs	r3, r3, #3
1a001116:	7957      	ldrb	r7, [r2, #5]
1a001118:	fb07 f703 	mul.w	r7, r7, r3
1a00111c:	fb07 f704 	mul.w	r7, r7, r4
1a001120:	3704      	adds	r7, #4
					+ 4;

			for (j = 0; j < ((cfont.x_size / 8) * cfont.y_size);
1a001122:	f04f 0a00 	mov.w	sl, #0
1a001126:	e06a      	b.n	1a0011fe <printCharAscii+0x11e>
			setXY(x, y, x + cfont.x_size - 1, y + cfont.y_size - 1);
1a001128:	4d6a      	ldr	r5, [pc, #424]	; (1a0012d4 <printCharAscii+0x1f4>)
1a00112a:	792a      	ldrb	r2, [r5, #4]
1a00112c:	4442      	add	r2, r8
1a00112e:	796b      	ldrb	r3, [r5, #5]
1a001130:	444b      	add	r3, r9
1a001132:	3b01      	subs	r3, #1
1a001134:	3a01      	subs	r2, #1
1a001136:	4649      	mov	r1, r9
1a001138:	4640      	mov	r0, r8
1a00113a:	f7ff fcab 	bl	1a000a94 <setXY>
			temp = ((c - cfont.offset) * ((cfont.x_size / 8) * cfont.y_size))
1a00113e:	79ae      	ldrb	r6, [r5, #6]
1a001140:	1ba4      	subs	r4, r4, r6
1a001142:	792b      	ldrb	r3, [r5, #4]
1a001144:	08db      	lsrs	r3, r3, #3
1a001146:	796e      	ldrb	r6, [r5, #5]
1a001148:	fb06 f603 	mul.w	r6, r6, r3
1a00114c:	fb06 f604 	mul.w	r6, r6, r4
1a001150:	3604      	adds	r6, #4
			for (j = 0; j < ((cfont.x_size / 8) * cfont.y_size); j++) {
1a001152:	2700      	movs	r7, #0
1a001154:	e01d      	b.n	1a001192 <printCharAscii+0xb2>
						setPixel((bch << 8) | bcl);
1a001156:	4b60      	ldr	r3, [pc, #384]	; (1a0012d8 <printCharAscii+0x1f8>)
1a001158:	7818      	ldrb	r0, [r3, #0]
1a00115a:	4b60      	ldr	r3, [pc, #384]	; (1a0012dc <printCharAscii+0x1fc>)
1a00115c:	781b      	ldrb	r3, [r3, #0]
1a00115e:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a001162:	f7ff ff8f 	bl	1a001084 <setPixel>
				for (i = 0; i < 8; i++) {
1a001166:	3401      	adds	r4, #1
1a001168:	b2e4      	uxtb	r4, r4
1a00116a:	2c07      	cmp	r4, #7
1a00116c:	d80f      	bhi.n	1a00118e <printCharAscii+0xae>
					if ((ch & (1 << (7 - i))) != 0) {
1a00116e:	f1c4 0307 	rsb	r3, r4, #7
1a001172:	fa45 f303 	asr.w	r3, r5, r3
1a001176:	f013 0f01 	tst.w	r3, #1
1a00117a:	d0ec      	beq.n	1a001156 <printCharAscii+0x76>
						setPixel((fch << 8) | fcl);
1a00117c:	4b58      	ldr	r3, [pc, #352]	; (1a0012e0 <printCharAscii+0x200>)
1a00117e:	7818      	ldrb	r0, [r3, #0]
1a001180:	4b58      	ldr	r3, [pc, #352]	; (1a0012e4 <printCharAscii+0x204>)
1a001182:	781b      	ldrb	r3, [r3, #0]
1a001184:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a001188:	f7ff ff7c 	bl	1a001084 <setPixel>
1a00118c:	e7eb      	b.n	1a001166 <printCharAscii+0x86>
				temp++;
1a00118e:	3601      	adds	r6, #1
			for (j = 0; j < ((cfont.x_size / 8) * cfont.y_size); j++) {
1a001190:	3701      	adds	r7, #1
1a001192:	4950      	ldr	r1, [pc, #320]	; (1a0012d4 <printCharAscii+0x1f4>)
1a001194:	790b      	ldrb	r3, [r1, #4]
1a001196:	08da      	lsrs	r2, r3, #3
1a001198:	794b      	ldrb	r3, [r1, #5]
1a00119a:	fb03 f302 	mul.w	r3, r3, r2
1a00119e:	42bb      	cmp	r3, r7
1a0011a0:	f340 8086 	ble.w	1a0012b0 <printCharAscii+0x1d0>
				ch = pgm_read_byte(&cfont.font[temp]);
1a0011a4:	4b4b      	ldr	r3, [pc, #300]	; (1a0012d4 <printCharAscii+0x1f4>)
1a0011a6:	681b      	ldr	r3, [r3, #0]
1a0011a8:	5d9d      	ldrb	r5, [r3, r6]
				for (i = 0; i < 8; i++) {
1a0011aa:	2400      	movs	r4, #0
1a0011ac:	e7dd      	b.n	1a00116a <printCharAscii+0x8a>
					ch = pgm_read_byte(&cfont.font[temp + zz]);
					for (i = 0; i < 8; i++) {
						if ((ch & (1 << i)) != 0) {
							setPixel((fch << 8) | fcl);
						} else {
							setPixel((bch << 8) | bcl);
1a0011ae:	4b4a      	ldr	r3, [pc, #296]	; (1a0012d8 <printCharAscii+0x1f8>)
1a0011b0:	7818      	ldrb	r0, [r3, #0]
1a0011b2:	4b4a      	ldr	r3, [pc, #296]	; (1a0012dc <printCharAscii+0x1fc>)
1a0011b4:	781b      	ldrb	r3, [r3, #0]
1a0011b6:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a0011ba:	f7ff ff63 	bl	1a001084 <setPixel>
					for (i = 0; i < 8; i++) {
1a0011be:	3401      	adds	r4, #1
1a0011c0:	b2e4      	uxtb	r4, r4
1a0011c2:	2c07      	cmp	r4, #7
1a0011c4:	d80d      	bhi.n	1a0011e2 <printCharAscii+0x102>
						if ((ch & (1 << i)) != 0) {
1a0011c6:	fa45 f304 	asr.w	r3, r5, r4
1a0011ca:	f013 0f01 	tst.w	r3, #1
1a0011ce:	d0ee      	beq.n	1a0011ae <printCharAscii+0xce>
							setPixel((fch << 8) | fcl);
1a0011d0:	4b43      	ldr	r3, [pc, #268]	; (1a0012e0 <printCharAscii+0x200>)
1a0011d2:	7818      	ldrb	r0, [r3, #0]
1a0011d4:	4b43      	ldr	r3, [pc, #268]	; (1a0012e4 <printCharAscii+0x204>)
1a0011d6:	781b      	ldrb	r3, [r3, #0]
1a0011d8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a0011dc:	f7ff ff52 	bl	1a001084 <setPixel>
1a0011e0:	e7ed      	b.n	1a0011be <printCharAscii+0xde>
				for (int zz = (cfont.x_size / 8) - 1; zz >= 0; zz--) {
1a0011e2:	3e01      	subs	r6, #1
1a0011e4:	2e00      	cmp	r6, #0
1a0011e6:	db05      	blt.n	1a0011f4 <printCharAscii+0x114>
					ch = pgm_read_byte(&cfont.font[temp + zz]);
1a0011e8:	4b3a      	ldr	r3, [pc, #232]	; (1a0012d4 <printCharAscii+0x1f4>)
1a0011ea:	681a      	ldr	r2, [r3, #0]
1a0011ec:	19bb      	adds	r3, r7, r6
1a0011ee:	5cd5      	ldrb	r5, [r2, r3]
					for (i = 0; i < 8; i++) {
1a0011f0:	2400      	movs	r4, #0
1a0011f2:	e7e6      	b.n	1a0011c2 <printCharAscii+0xe2>
						}
					}
				}
				temp += (cfont.x_size / 8);
1a0011f4:	4b37      	ldr	r3, [pc, #220]	; (1a0012d4 <printCharAscii+0x1f4>)
1a0011f6:	791b      	ldrb	r3, [r3, #4]
1a0011f8:	08db      	lsrs	r3, r3, #3
1a0011fa:	441f      	add	r7, r3
					j += (cfont.x_size / 8)) {
1a0011fc:	449a      	add	sl, r3
			for (j = 0; j < ((cfont.x_size / 8) * cfont.y_size);
1a0011fe:	4935      	ldr	r1, [pc, #212]	; (1a0012d4 <printCharAscii+0x1f4>)
1a001200:	790a      	ldrb	r2, [r1, #4]
1a001202:	08d3      	lsrs	r3, r2, #3
1a001204:	7949      	ldrb	r1, [r1, #5]
1a001206:	fb01 f103 	mul.w	r1, r1, r3
1a00120a:	4551      	cmp	r1, sl
1a00120c:	dd50      	ble.n	1a0012b0 <printCharAscii+0x1d0>
				setXY(x, y + (j / (cfont.x_size / 8)), x + cfont.x_size - 1,
1a00120e:	fb9a f3f3 	sdiv	r3, sl, r3
1a001212:	eb03 0109 	add.w	r1, r3, r9
1a001216:	4442      	add	r2, r8
1a001218:	460b      	mov	r3, r1
1a00121a:	3a01      	subs	r2, #1
1a00121c:	4640      	mov	r0, r8
1a00121e:	f7ff fc39 	bl	1a000a94 <setXY>
				for (int zz = (cfont.x_size / 8) - 1; zz >= 0; zz--) {
1a001222:	4b2c      	ldr	r3, [pc, #176]	; (1a0012d4 <printCharAscii+0x1f4>)
1a001224:	791e      	ldrb	r6, [r3, #4]
1a001226:	08f6      	lsrs	r6, r6, #3
1a001228:	3e01      	subs	r6, #1
1a00122a:	e7db      	b.n	1a0011e4 <printCharAscii+0x104>
			}
		}
	} else {
		temp = ((c - cfont.offset) * ((cfont.x_size / 8) * cfont.y_size)) + 4;
1a00122c:	4a29      	ldr	r2, [pc, #164]	; (1a0012d4 <printCharAscii+0x1f4>)
1a00122e:	7993      	ldrb	r3, [r2, #6]
1a001230:	1ae4      	subs	r4, r4, r3
1a001232:	7913      	ldrb	r3, [r2, #4]
1a001234:	08db      	lsrs	r3, r3, #3
1a001236:	f892 a005 	ldrb.w	sl, [r2, #5]
1a00123a:	fb0a fa03 	mul.w	sl, sl, r3
1a00123e:	fb0a f404 	mul.w	r4, sl, r4
1a001242:	f104 0a04 	add.w	sl, r4, #4
		for (j = 0; j < cfont.y_size; j++) {
1a001246:	2700      	movs	r7, #0
1a001248:	e02c      	b.n	1a0012a4 <printCharAscii+0x1c4>
			for (int zz = 0; zz < (cfont.x_size / 8); zz++) {
				ch = pgm_read_byte(&cfont.font[temp + zz]);
				for (i = 0; i < 8; i++) {

					if ((ch & (1 << (7 - i))) != 0) {
						setXY(x + i + (zz * 8), y + j, x + i + (zz * 8) + 1,
1a00124a:	eb04 0008 	add.w	r0, r4, r8
1a00124e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
1a001252:	eb07 0109 	add.w	r1, r7, r9
1a001256:	1c4b      	adds	r3, r1, #1
1a001258:	1c42      	adds	r2, r0, #1
1a00125a:	f7ff fc1b 	bl	1a000a94 <setXY>
								y + j + 1);
						setPixel((fch << 8) | fcl);
1a00125e:	4b20      	ldr	r3, [pc, #128]	; (1a0012e0 <printCharAscii+0x200>)
1a001260:	7818      	ldrb	r0, [r3, #0]
1a001262:	4b20      	ldr	r3, [pc, #128]	; (1a0012e4 <printCharAscii+0x204>)
1a001264:	781b      	ldrb	r3, [r3, #0]
1a001266:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a00126a:	f7ff ff0b 	bl	1a001084 <setPixel>
				for (i = 0; i < 8; i++) {
1a00126e:	3401      	adds	r4, #1
1a001270:	b2e4      	uxtb	r4, r4
1a001272:	2c07      	cmp	r4, #7
1a001274:	d807      	bhi.n	1a001286 <printCharAscii+0x1a6>
					if ((ch & (1 << (7 - i))) != 0) {
1a001276:	f1c4 0307 	rsb	r3, r4, #7
1a00127a:	fa45 f303 	asr.w	r3, r5, r3
1a00127e:	f013 0f01 	tst.w	r3, #1
1a001282:	d0f4      	beq.n	1a00126e <printCharAscii+0x18e>
1a001284:	e7e1      	b.n	1a00124a <printCharAscii+0x16a>
			for (int zz = 0; zz < (cfont.x_size / 8); zz++) {
1a001286:	3601      	adds	r6, #1
1a001288:	4b12      	ldr	r3, [pc, #72]	; (1a0012d4 <printCharAscii+0x1f4>)
1a00128a:	791b      	ldrb	r3, [r3, #4]
1a00128c:	08db      	lsrs	r3, r3, #3
1a00128e:	42b3      	cmp	r3, r6
1a001290:	dd06      	ble.n	1a0012a0 <printCharAscii+0x1c0>
				ch = pgm_read_byte(&cfont.font[temp + zz]);
1a001292:	4b10      	ldr	r3, [pc, #64]	; (1a0012d4 <printCharAscii+0x1f4>)
1a001294:	681a      	ldr	r2, [r3, #0]
1a001296:	eb0a 0306 	add.w	r3, sl, r6
1a00129a:	5cd5      	ldrb	r5, [r2, r3]
				for (i = 0; i < 8; i++) {
1a00129c:	2400      	movs	r4, #0
1a00129e:	e7e8      	b.n	1a001272 <printCharAscii+0x192>
					}
				}
			}
			temp += (cfont.x_size / 8);
1a0012a0:	449a      	add	sl, r3
		for (j = 0; j < cfont.y_size; j++) {
1a0012a2:	3701      	adds	r7, #1
1a0012a4:	4b0b      	ldr	r3, [pc, #44]	; (1a0012d4 <printCharAscii+0x1f4>)
1a0012a6:	795b      	ldrb	r3, [r3, #5]
1a0012a8:	42bb      	cmp	r3, r7
1a0012aa:	dd01      	ble.n	1a0012b0 <printCharAscii+0x1d0>
			for (int zz = 0; zz < (cfont.x_size / 8); zz++) {
1a0012ac:	2600      	movs	r6, #0
1a0012ae:	e7eb      	b.n	1a001288 <printCharAscii+0x1a8>
		}
	}

	//sbi(P_CS, B_CS);
	//REG_PIOC_SODR=(REG_PIOC_SODR & 0b11111111111111111111111011111111) | 0b00000000000000000000000100000000; //PC8-CS
	gpioWrite(CS, ON);
1a0012b0:	2101      	movs	r1, #1
1a0012b2:	4b04      	ldr	r3, [pc, #16]	; (1a0012c4 <printCharAscii+0x1e4>)
1a0012b4:	f993 0000 	ldrsb.w	r0, [r3]
1a0012b8:	f001 fe46 	bl	1a002f48 <gpioWrite>
	clrXY();
1a0012bc:	f7ff fc2a 	bl	1a000b14 <clrXY>
}
1a0012c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0012c4:	10000d5d 	.word	0x10000d5d
1a0012c8:	10000d29 	.word	0x10000d29
1a0012cc:	10000bf8 	.word	0x10000bf8
1a0012d0:	10000ca8 	.word	0x10000ca8
1a0012d4:	10000d3c 	.word	0x10000d3c
1a0012d8:	10000d28 	.word	0x10000d28
1a0012dc:	10000d1d 	.word	0x10000d1d
1a0012e0:	10000cd9 	.word	0x10000cd9
1a0012e4:	10000ce0 	.word	0x10000ce0

1a0012e8 <drawRectangulo>:

//Para dibujar una rectangulo
void drawRectangulo(int x1, int y1, int x2, int y2){
1a0012e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0012ec:	4607      	mov	r7, r0
1a0012ee:	460c      	mov	r4, r1
1a0012f0:	4616      	mov	r6, r2
1a0012f2:	461d      	mov	r5, r3
	if (x1>x2)
1a0012f4:	4290      	cmp	r0, r2
1a0012f6:	dc01      	bgt.n	1a0012fc <drawRectangulo+0x14>
1a0012f8:	4606      	mov	r6, r0
1a0012fa:	4617      	mov	r7, r2
	{
		swap(int, x1, x2);
	}
	if (y1>y2)
1a0012fc:	42ac      	cmp	r4, r5
1a0012fe:	dc02      	bgt.n	1a001306 <drawRectangulo+0x1e>
1a001300:	462b      	mov	r3, r5
1a001302:	4625      	mov	r5, r4
1a001304:	461c      	mov	r4, r3
	{
		swap(int, y1, y2);
	}

	drawHLine(x1, y1, x2-x1);
1a001306:	eba7 0806 	sub.w	r8, r7, r6
1a00130a:	4642      	mov	r2, r8
1a00130c:	4629      	mov	r1, r5
1a00130e:	4630      	mov	r0, r6
1a001310:	f7ff fdd6 	bl	1a000ec0 <drawHLine>
	drawHLine(x1, y2, x2-x1);
1a001314:	4642      	mov	r2, r8
1a001316:	4621      	mov	r1, r4
1a001318:	4630      	mov	r0, r6
1a00131a:	f7ff fdd1 	bl	1a000ec0 <drawHLine>
	drawVLine(x1, y1, y2-y1);
1a00131e:	1b64      	subs	r4, r4, r5
1a001320:	4622      	mov	r2, r4
1a001322:	4629      	mov	r1, r5
1a001324:	4630      	mov	r0, r6
1a001326:	f7ff fe05 	bl	1a000f34 <drawVLine>
	drawVLine(x2, y1, y2-y1);
1a00132a:	4622      	mov	r2, r4
1a00132c:	4629      	mov	r1, r5
1a00132e:	4638      	mov	r0, r7
1a001330:	f7ff fe00 	bl	1a000f34 <drawVLine>
}
1a001334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a001338 <drawRoundRect>:

//Para dibujar una rectangulo con las esquinas redondeadas.
void drawRoundRect(int x1, int y1, int x2, int y2){
1a001338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00133c:	b083      	sub	sp, #12
1a00133e:	4606      	mov	r6, r0
1a001340:	460f      	mov	r7, r1
1a001342:	4614      	mov	r4, r2
1a001344:	461d      	mov	r5, r3
	if (x1>x2)
1a001346:	4290      	cmp	r0, r2
1a001348:	dc01      	bgt.n	1a00134e <drawRoundRect+0x16>
1a00134a:	4604      	mov	r4, r0
1a00134c:	4616      	mov	r6, r2
	{
		swap(int, x1, x2);
	}
	if (y1>y2)
1a00134e:	42af      	cmp	r7, r5
1a001350:	dc02      	bgt.n	1a001358 <drawRoundRect+0x20>
1a001352:	462b      	mov	r3, r5
1a001354:	463d      	mov	r5, r7
1a001356:	461f      	mov	r7, r3
	{
		swap(int, y1, y2);
	}
	if ((x2-x1)>4 && (y2-y1)>4)
1a001358:	eba6 0804 	sub.w	r8, r6, r4
1a00135c:	f1b8 0f04 	cmp.w	r8, #4
1a001360:	dd04      	ble.n	1a00136c <drawRoundRect+0x34>
1a001362:	eba7 0905 	sub.w	r9, r7, r5
1a001366:	f1b9 0f04 	cmp.w	r9, #4
1a00136a:	dc02      	bgt.n	1a001372 <drawRoundRect+0x3a>
		drawHLine(x1+2, y1, x2-x1-4);
		drawHLine(x1+2, y2, x2-x1-4);
		drawVLine(x1, y1+2, y2-y1-4);
		drawVLine(x2, y1+2, y2-y1-4);
	}
}
1a00136c:	b003      	add	sp, #12
1a00136e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		drawPixel(x1+1,y1+1);
1a001372:	f104 0b01 	add.w	fp, r4, #1
1a001376:	f105 0a01 	add.w	sl, r5, #1
1a00137a:	4651      	mov	r1, sl
1a00137c:	4658      	mov	r0, fp
1a00137e:	f7ff fe89 	bl	1a001094 <drawPixel>
		drawPixel(x2-1,y1+1);
1a001382:	1e73      	subs	r3, r6, #1
1a001384:	4651      	mov	r1, sl
1a001386:	9301      	str	r3, [sp, #4]
1a001388:	4618      	mov	r0, r3
1a00138a:	f7ff fe83 	bl	1a001094 <drawPixel>
		drawPixel(x1+1,y2-1);
1a00138e:	f107 3aff 	add.w	sl, r7, #4294967295	; 0xffffffff
1a001392:	4651      	mov	r1, sl
1a001394:	4658      	mov	r0, fp
1a001396:	f7ff fe7d 	bl	1a001094 <drawPixel>
		drawPixel(x2-1,y2-1);
1a00139a:	4651      	mov	r1, sl
1a00139c:	9801      	ldr	r0, [sp, #4]
1a00139e:	f7ff fe79 	bl	1a001094 <drawPixel>
		drawHLine(x1+2, y1, x2-x1-4);
1a0013a2:	f104 0a02 	add.w	sl, r4, #2
1a0013a6:	f1a8 0804 	sub.w	r8, r8, #4
1a0013aa:	4642      	mov	r2, r8
1a0013ac:	4629      	mov	r1, r5
1a0013ae:	4650      	mov	r0, sl
1a0013b0:	f7ff fd86 	bl	1a000ec0 <drawHLine>
		drawHLine(x1+2, y2, x2-x1-4);
1a0013b4:	4642      	mov	r2, r8
1a0013b6:	4639      	mov	r1, r7
1a0013b8:	4650      	mov	r0, sl
1a0013ba:	f7ff fd81 	bl	1a000ec0 <drawHLine>
		drawVLine(x1, y1+2, y2-y1-4);
1a0013be:	3502      	adds	r5, #2
1a0013c0:	f1a9 0904 	sub.w	r9, r9, #4
1a0013c4:	464a      	mov	r2, r9
1a0013c6:	4629      	mov	r1, r5
1a0013c8:	4620      	mov	r0, r4
1a0013ca:	f7ff fdb3 	bl	1a000f34 <drawVLine>
		drawVLine(x2, y1+2, y2-y1-4);
1a0013ce:	464a      	mov	r2, r9
1a0013d0:	4629      	mov	r1, r5
1a0013d2:	4630      	mov	r0, r6
1a0013d4:	f7ff fdae 	bl	1a000f34 <drawVLine>
}
1a0013d8:	e7c8      	b.n	1a00136c <drawRoundRect+0x34>
1a0013da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0013de:	Address 0x000000001a0013de is out of bounds.


1a0013e0 <rotateChar>:
				drawHLine(x+x1, y-y1, 2*(-x1));
				break;
			}
}

void rotateChar(uint8_t c, int x, int y, int pos, int deg){
1a0013e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0013e4:	ed2d 8b02 	vpush	{d8}
1a0013e8:	b08d      	sub	sp, #52	; 0x34
1a0013ea:	4604      	mov	r4, r0
1a0013ec:	910b      	str	r1, [sp, #44]	; 0x2c
1a0013ee:	4617      	mov	r7, r2
1a0013f0:	461e      	mov	r6, r3
	uint8_t i,j,ch;
	uint32_t temp;
	int newx,newy;
	double radian;
	radian=deg*0.0175;
1a0013f2:	9818      	ldr	r0, [sp, #96]	; 0x60
1a0013f4:	f003 f9b4 	bl	1a004760 <__aeabi_i2d>
1a0013f8:	a374      	add	r3, pc, #464	; (adr r3, 1a0015cc <rotateChar+0x1ec>)
1a0013fa:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0013fe:	f003 fa19 	bl	1a004834 <__aeabi_dmul>
1a001402:	ec41 0b18 	vmov	d8, r0, r1

	//cbi(P_CS, B_CS);
	gpioWrite(CS, OFF);
1a001406:	2100      	movs	r1, #0
1a001408:	4b69      	ldr	r3, [pc, #420]	; (1a0015b0 <rotateChar+0x1d0>)
1a00140a:	f993 0000 	ldrsb.w	r0, [r3]
1a00140e:	f001 fd9b 	bl	1a002f48 <gpioWrite>

	temp=((c-cfont.offset)*((cfont.x_size/8)*cfont.y_size))+4;
1a001412:	4968      	ldr	r1, [pc, #416]	; (1a0015b4 <rotateChar+0x1d4>)
1a001414:	798b      	ldrb	r3, [r1, #6]
1a001416:	1ae4      	subs	r4, r4, r3
1a001418:	790b      	ldrb	r3, [r1, #4]
1a00141a:	08da      	lsrs	r2, r3, #3
1a00141c:	794b      	ldrb	r3, [r1, #5]
1a00141e:	fb03 f302 	mul.w	r3, r3, r2
1a001422:	fb03 f304 	mul.w	r3, r3, r4
1a001426:	3304      	adds	r3, #4
1a001428:	930a      	str	r3, [sp, #40]	; 0x28
	for(j=0;j<cfont.y_size;j++)
1a00142a:	2300      	movs	r3, #0
1a00142c:	9308      	str	r3, [sp, #32]
1a00142e:	9709      	str	r7, [sp, #36]	; 0x24
1a001430:	e0a4      	b.n	1a00157c <rotateChar+0x19c>

				setXY(newx,newy,newx+1,newy+1);

				if((ch&(1<<(7-i)))!=0)
				{
					setPixel((fch<<8)|fcl);
1a001432:	4b61      	ldr	r3, [pc, #388]	; (1a0015b8 <rotateChar+0x1d8>)
1a001434:	7818      	ldrb	r0, [r3, #0]
1a001436:	4b61      	ldr	r3, [pc, #388]	; (1a0015bc <rotateChar+0x1dc>)
1a001438:	781b      	ldrb	r3, [r3, #0]
1a00143a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a00143e:	f7ff fe21 	bl	1a001084 <setPixel>
			for(i=0;i<8;i++)
1a001442:	3501      	adds	r5, #1
1a001444:	b2ed      	uxtb	r5, r5
1a001446:	2d07      	cmp	r5, #7
1a001448:	d87f      	bhi.n	1a00154a <rotateChar+0x16a>
				newx=x+(((i+(zz*8)+(pos*cfont.x_size))*cos(radian))-((j)*sin(radian)));
1a00144a:	eb05 00ca 	add.w	r0, r5, sl, lsl #3
1a00144e:	4b59      	ldr	r3, [pc, #356]	; (1a0015b4 <rotateChar+0x1d4>)
1a001450:	791b      	ldrb	r3, [r3, #4]
1a001452:	fb0b 0003 	mla	r0, fp, r3, r0
1a001456:	f003 f983 	bl	1a004760 <__aeabi_i2d>
1a00145a:	4606      	mov	r6, r0
1a00145c:	460f      	mov	r7, r1
1a00145e:	eeb0 0a48 	vmov.f32	s0, s16
1a001462:	eef0 0a68 	vmov.f32	s1, s17
1a001466:	f001 fe0b 	bl	1a003080 <cos>
1a00146a:	ec54 3b10 	vmov	r3, r4, d0
1a00146e:	ed8d 0b04 	vstr	d0, [sp, #16]
1a001472:	ee10 2a10 	vmov	r2, s0
1a001476:	4623      	mov	r3, r4
1a001478:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a00147c:	4630      	mov	r0, r6
1a00147e:	4639      	mov	r1, r7
1a001480:	f003 f9d8 	bl	1a004834 <__aeabi_dmul>
1a001484:	4606      	mov	r6, r0
1a001486:	460f      	mov	r7, r1
1a001488:	9808      	ldr	r0, [sp, #32]
1a00148a:	f003 f969 	bl	1a004760 <__aeabi_i2d>
1a00148e:	e9cd 0100 	strd	r0, r1, [sp]
1a001492:	eeb0 0a48 	vmov.f32	s0, s16
1a001496:	eef0 0a68 	vmov.f32	s1, s17
1a00149a:	f001 fe51 	bl	1a003140 <sin>
1a00149e:	ec54 3b10 	vmov	r3, r4, d0
1a0014a2:	ed8d 0b06 	vstr	d0, [sp, #24]
1a0014a6:	ee10 2a10 	vmov	r2, s0
1a0014aa:	4623      	mov	r3, r4
1a0014ac:	e9dd 0100 	ldrd	r0, r1, [sp]
1a0014b0:	f003 f9c0 	bl	1a004834 <__aeabi_dmul>
1a0014b4:	4602      	mov	r2, r0
1a0014b6:	460b      	mov	r3, r1
1a0014b8:	4630      	mov	r0, r6
1a0014ba:	4639      	mov	r1, r7
1a0014bc:	f003 f802 	bl	1a0044c4 <__aeabi_dsub>
1a0014c0:	4606      	mov	r6, r0
1a0014c2:	460f      	mov	r7, r1
1a0014c4:	4648      	mov	r0, r9
1a0014c6:	f003 f94b 	bl	1a004760 <__aeabi_i2d>
1a0014ca:	4632      	mov	r2, r6
1a0014cc:	463b      	mov	r3, r7
1a0014ce:	f002 fffb 	bl	1a0044c8 <__adddf3>
1a0014d2:	f003 fc49 	bl	1a004d68 <__aeabi_d2iz>
1a0014d6:	4604      	mov	r4, r0
				newy=y+(((j)*cos(radian))+((i+(zz*8)+(pos*cfont.x_size))*sin(radian)));
1a0014d8:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0014dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a0014e0:	f003 f9a8 	bl	1a004834 <__aeabi_dmul>
1a0014e4:	4606      	mov	r6, r0
1a0014e6:	460f      	mov	r7, r1
1a0014e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a0014ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a0014f0:	f003 f9a0 	bl	1a004834 <__aeabi_dmul>
1a0014f4:	4602      	mov	r2, r0
1a0014f6:	460b      	mov	r3, r1
1a0014f8:	4630      	mov	r0, r6
1a0014fa:	4639      	mov	r1, r7
1a0014fc:	f002 ffe4 	bl	1a0044c8 <__adddf3>
1a001500:	4606      	mov	r6, r0
1a001502:	460f      	mov	r7, r1
1a001504:	9809      	ldr	r0, [sp, #36]	; 0x24
1a001506:	f003 f92b 	bl	1a004760 <__aeabi_i2d>
1a00150a:	4632      	mov	r2, r6
1a00150c:	463b      	mov	r3, r7
1a00150e:	f002 ffdb 	bl	1a0044c8 <__adddf3>
1a001512:	f003 fc29 	bl	1a004d68 <__aeabi_d2iz>
1a001516:	4601      	mov	r1, r0
				setXY(newx,newy,newx+1,newy+1);
1a001518:	1c43      	adds	r3, r0, #1
1a00151a:	1c62      	adds	r2, r4, #1
1a00151c:	4620      	mov	r0, r4
1a00151e:	f7ff fab9 	bl	1a000a94 <setXY>
				if((ch&(1<<(7-i)))!=0)
1a001522:	f1c5 0307 	rsb	r3, r5, #7
1a001526:	fa48 f303 	asr.w	r3, r8, r3
1a00152a:	f013 0f01 	tst.w	r3, #1
1a00152e:	d180      	bne.n	1a001432 <rotateChar+0x52>
				}
				else
				{
					if (!_transparent)
1a001530:	4b23      	ldr	r3, [pc, #140]	; (1a0015c0 <rotateChar+0x1e0>)
1a001532:	781b      	ldrb	r3, [r3, #0]
1a001534:	2b00      	cmp	r3, #0
1a001536:	d184      	bne.n	1a001442 <rotateChar+0x62>
						setPixel((bch<<8)|bcl);
1a001538:	4b22      	ldr	r3, [pc, #136]	; (1a0015c4 <rotateChar+0x1e4>)
1a00153a:	7818      	ldrb	r0, [r3, #0]
1a00153c:	4b22      	ldr	r3, [pc, #136]	; (1a0015c8 <rotateChar+0x1e8>)
1a00153e:	781b      	ldrb	r3, [r3, #0]
1a001540:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a001544:	f7ff fd9e 	bl	1a001084 <setPixel>
1a001548:	e77b      	b.n	1a001442 <rotateChar+0x62>
1a00154a:	464f      	mov	r7, r9
		for (int zz=0; zz<(cfont.x_size/8); zz++)
1a00154c:	f10a 0a01 	add.w	sl, sl, #1
1a001550:	4b18      	ldr	r3, [pc, #96]	; (1a0015b4 <rotateChar+0x1d4>)
1a001552:	791b      	ldrb	r3, [r3, #4]
1a001554:	08db      	lsrs	r3, r3, #3
1a001556:	4553      	cmp	r3, sl
1a001558:	dd08      	ble.n	1a00156c <rotateChar+0x18c>
			ch=pgm_read_byte(&cfont.font[temp+zz]);
1a00155a:	4b16      	ldr	r3, [pc, #88]	; (1a0015b4 <rotateChar+0x1d4>)
1a00155c:	681a      	ldr	r2, [r3, #0]
1a00155e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a001560:	4453      	add	r3, sl
1a001562:	5cd6      	ldrb	r6, [r2, r3]
			for(i=0;i<8;i++)
1a001564:	2500      	movs	r5, #0
1a001566:	46b0      	mov	r8, r6
1a001568:	46b9      	mov	r9, r7
1a00156a:	e76c      	b.n	1a001446 <rotateChar+0x66>
1a00156c:	465e      	mov	r6, fp
				}
			}
		}
		temp+=(cfont.x_size/8);
1a00156e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1a001570:	441a      	add	r2, r3
1a001572:	920a      	str	r2, [sp, #40]	; 0x28
	for(j=0;j<cfont.y_size;j++)
1a001574:	9b08      	ldr	r3, [sp, #32]
1a001576:	3301      	adds	r3, #1
1a001578:	b2db      	uxtb	r3, r3
1a00157a:	9308      	str	r3, [sp, #32]
1a00157c:	4b0d      	ldr	r3, [pc, #52]	; (1a0015b4 <rotateChar+0x1d4>)
1a00157e:	795b      	ldrb	r3, [r3, #5]
1a001580:	9a08      	ldr	r2, [sp, #32]
1a001582:	4293      	cmp	r3, r2
1a001584:	d905      	bls.n	1a001592 <rotateChar+0x1b2>
		for (int zz=0; zz<(cfont.x_size/8); zz++)
1a001586:	f04f 0b00 	mov.w	fp, #0
1a00158a:	46da      	mov	sl, fp
1a00158c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
1a00158e:	46b3      	mov	fp, r6
1a001590:	e7de      	b.n	1a001550 <rotateChar+0x170>
	}
	//sbi(P_CS, B_CS);
	gpioWrite(CS, ON);
1a001592:	2101      	movs	r1, #1
1a001594:	4b06      	ldr	r3, [pc, #24]	; (1a0015b0 <rotateChar+0x1d0>)
1a001596:	f993 0000 	ldrsb.w	r0, [r3]
1a00159a:	f001 fcd5 	bl	1a002f48 <gpioWrite>

	clrXY();
1a00159e:	f7ff fab9 	bl	1a000b14 <clrXY>
}
1a0015a2:	b00d      	add	sp, #52	; 0x34
1a0015a4:	ecbd 8b02 	vpop	{d8}
1a0015a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0015ac:	f3af 8000 	nop.w
1a0015b0:	10000d5d 	.word	0x10000d5d
1a0015b4:	10000d3c 	.word	0x10000d3c
1a0015b8:	10000cd9 	.word	0x10000cd9
1a0015bc:	10000ce0 	.word	0x10000ce0
1a0015c0:	10000d29 	.word	0x10000d29
1a0015c4:	10000d28 	.word	0x10000d28
1a0015c8:	10000d1d 	.word	0x10000d1d
1a0015cc:	1eb851ec 	.word	0x1eb851ec
1a0015d0:	3f91eb85 	.word	0x3f91eb85

1a0015d4 <print>:

//para imprimir un string en x,y y rotarlo
void print(char *st, int x, int y, int deg){
1a0015d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0015d8:	b083      	sub	sp, #12
1a0015da:	4604      	mov	r4, r0
1a0015dc:	460e      	mov	r6, r1
1a0015de:	4691      	mov	r9, r2
1a0015e0:	461f      	mov	r7, r3
	int stl, i;

	stl = strlen(st);
1a0015e2:	f004 f809 	bl	1a0055f8 <strlen>
1a0015e6:	4680      	mov	r8, r0

	if (orient==PORTRAIT)
1a0015e8:	4b2b      	ldr	r3, [pc, #172]	; (1a001698 <print+0xc4>)
1a0015ea:	781a      	ldrb	r2, [r3, #0]
1a0015ec:	4b2b      	ldr	r3, [pc, #172]	; (1a00169c <print+0xc8>)
1a0015ee:	781b      	ldrb	r3, [r3, #0]
1a0015f0:	429a      	cmp	r2, r3
1a0015f2:	d009      	beq.n	1a001608 <print+0x34>
	if (x==CENTER)
		x=((disp_x_size+1)-(stl*cfont.x_size))/2;
	}
	else
	{
	if (x==RIGHT)
1a0015f4:	f242 730f 	movw	r3, #9999	; 0x270f
1a0015f8:	429e      	cmp	r6, r3
1a0015fa:	d020      	beq.n	1a00163e <print+0x6a>
		x=(disp_y_size+1)-(stl*cfont.x_size);
	if (x==CENTER)
1a0015fc:	f242 730e 	movw	r3, #9998	; 0x270e
1a001600:	429e      	cmp	r6, r3
1a001602:	d024      	beq.n	1a00164e <print+0x7a>
		x=((disp_y_size+1)-(stl*cfont.x_size))/2;
	}

	for (i=0; i<stl; i++)
1a001604:	2500      	movs	r5, #0
1a001606:	e036      	b.n	1a001676 <print+0xa2>
	if (x==RIGHT)
1a001608:	f242 730f 	movw	r3, #9999	; 0x270f
1a00160c:	429e      	cmp	r6, r3
1a00160e:	d00e      	beq.n	1a00162e <print+0x5a>
	if (x==CENTER)
1a001610:	f242 730e 	movw	r3, #9998	; 0x270e
1a001614:	429e      	cmp	r6, r3
1a001616:	d1f5      	bne.n	1a001604 <print+0x30>
		x=((disp_x_size+1)-(stl*cfont.x_size))/2;
1a001618:	4b21      	ldr	r3, [pc, #132]	; (1a0016a0 <print+0xcc>)
1a00161a:	681a      	ldr	r2, [r3, #0]
1a00161c:	3201      	adds	r2, #1
1a00161e:	4b21      	ldr	r3, [pc, #132]	; (1a0016a4 <print+0xd0>)
1a001620:	791b      	ldrb	r3, [r3, #4]
1a001622:	fb00 2013 	mls	r0, r0, r3, r2
1a001626:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
1a00162a:	1046      	asrs	r6, r0, #1
1a00162c:	e7ea      	b.n	1a001604 <print+0x30>
		x=(disp_x_size+1)-(stl*cfont.x_size);
1a00162e:	4b1c      	ldr	r3, [pc, #112]	; (1a0016a0 <print+0xcc>)
1a001630:	681b      	ldr	r3, [r3, #0]
1a001632:	3301      	adds	r3, #1
1a001634:	4a1b      	ldr	r2, [pc, #108]	; (1a0016a4 <print+0xd0>)
1a001636:	7916      	ldrb	r6, [r2, #4]
1a001638:	fb00 3616 	mls	r6, r0, r6, r3
1a00163c:	e7e8      	b.n	1a001610 <print+0x3c>
		x=(disp_y_size+1)-(stl*cfont.x_size);
1a00163e:	4b1a      	ldr	r3, [pc, #104]	; (1a0016a8 <print+0xd4>)
1a001640:	681b      	ldr	r3, [r3, #0]
1a001642:	3301      	adds	r3, #1
1a001644:	4a17      	ldr	r2, [pc, #92]	; (1a0016a4 <print+0xd0>)
1a001646:	7916      	ldrb	r6, [r2, #4]
1a001648:	fb00 3616 	mls	r6, r0, r6, r3
1a00164c:	e7d6      	b.n	1a0015fc <print+0x28>
		x=((disp_y_size+1)-(stl*cfont.x_size))/2;
1a00164e:	4b16      	ldr	r3, [pc, #88]	; (1a0016a8 <print+0xd4>)
1a001650:	681b      	ldr	r3, [r3, #0]
1a001652:	3301      	adds	r3, #1
1a001654:	4a13      	ldr	r2, [pc, #76]	; (1a0016a4 <print+0xd0>)
1a001656:	7916      	ldrb	r6, [r2, #4]
1a001658:	fb00 3016 	mls	r0, r0, r6, r3
1a00165c:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
1a001660:	1046      	asrs	r6, r0, #1
1a001662:	e7cf      	b.n	1a001604 <print+0x30>
		if (deg==0)
			printCharAscii(*st++, x + (i*(cfont.x_size)), y);
		else
			rotateChar(*st++, x, y, i, deg);
1a001664:	f814 0b01 	ldrb.w	r0, [r4], #1
1a001668:	9700      	str	r7, [sp, #0]
1a00166a:	462b      	mov	r3, r5
1a00166c:	464a      	mov	r2, r9
1a00166e:	4631      	mov	r1, r6
1a001670:	f7ff feb6 	bl	1a0013e0 <rotateChar>
	for (i=0; i<stl; i++)
1a001674:	3501      	adds	r5, #1
1a001676:	4545      	cmp	r5, r8
1a001678:	da0b      	bge.n	1a001692 <print+0xbe>
		if (deg==0)
1a00167a:	2f00      	cmp	r7, #0
1a00167c:	d1f2      	bne.n	1a001664 <print+0x90>
			printCharAscii(*st++, x + (i*(cfont.x_size)), y);
1a00167e:	4b09      	ldr	r3, [pc, #36]	; (1a0016a4 <print+0xd0>)
1a001680:	7919      	ldrb	r1, [r3, #4]
1a001682:	464a      	mov	r2, r9
1a001684:	fb05 6101 	mla	r1, r5, r1, r6
1a001688:	f814 0b01 	ldrb.w	r0, [r4], #1
1a00168c:	f7ff fd28 	bl	1a0010e0 <printCharAscii>
1a001690:	e7f0      	b.n	1a001674 <print+0xa0>
}
1a001692:	b003      	add	sp, #12
1a001694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a001698:	10000bf8 	.word	0x10000bf8
1a00169c:	10000ca8 	.word	0x10000ca8
1a0016a0:	10000d60 	.word	0x10000d60
1a0016a4:	10000d3c 	.word	0x10000d3c
1a0016a8:	10000ce4 	.word	0x10000ce4

1a0016ac <printNumI>:

//para imprimir un numero entero
void printNumI(long num, int x, int y, int length, char filler){
1a0016ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0016b0:	b08e      	sub	sp, #56	; 0x38
1a0016b2:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
	char buf[25];
	char st[27];
	bool neg=false;
	int c=0, f=0;

	if (num==0)
1a0016b6:	b9e8      	cbnz	r0, 1a0016f4 <printNumI+0x48>
	{
		if (length!=0)
1a0016b8:	b933      	cbnz	r3, 1a0016c8 <printNumI+0x1c>
			st[c]=48;
			st[c+1]=0;
		}
		else
		{
			st[0]=48;
1a0016ba:	2330      	movs	r3, #48	; 0x30
1a0016bc:	f88d 3000 	strb.w	r3, [sp]
			st[1]=0;
1a0016c0:	2300      	movs	r3, #0
1a0016c2:	f88d 3001 	strb.w	r3, [sp, #1]
1a0016c6:	e071      	b.n	1a0017ac <printNumI+0x100>
			for (c=0; c<(length-1); c++)
1a0016c8:	2000      	movs	r0, #0
1a0016ca:	1e5c      	subs	r4, r3, #1
1a0016cc:	4284      	cmp	r4, r0
1a0016ce:	dd05      	ble.n	1a0016dc <printNumI+0x30>
				st[c]=filler;
1a0016d0:	ac0e      	add	r4, sp, #56	; 0x38
1a0016d2:	4404      	add	r4, r0
1a0016d4:	f804 7c38 	strb.w	r7, [r4, #-56]
			for (c=0; c<(length-1); c++)
1a0016d8:	3001      	adds	r0, #1
1a0016da:	e7f6      	b.n	1a0016ca <printNumI+0x1e>
			st[c]=48;
1a0016dc:	ab0e      	add	r3, sp, #56	; 0x38
1a0016de:	4403      	add	r3, r0
1a0016e0:	2430      	movs	r4, #48	; 0x30
1a0016e2:	f803 4c38 	strb.w	r4, [r3, #-56]
			st[c+1]=0;
1a0016e6:	3001      	adds	r0, #1
1a0016e8:	ab0e      	add	r3, sp, #56	; 0x38
1a0016ea:	4418      	add	r0, r3
1a0016ec:	2300      	movs	r3, #0
1a0016ee:	f800 3c38 	strb.w	r3, [r0, #-56]
1a0016f2:	e05b      	b.n	1a0017ac <printNumI+0x100>
1a0016f4:	4604      	mov	r4, r0
		}
	}
	else
	{
		if (num<0)
1a0016f6:	2800      	cmp	r0, #0
1a0016f8:	db1f      	blt.n	1a00173a <printNumI+0x8e>
	bool neg=false;
1a0016fa:	f04f 0c00 	mov.w	ip, #0
1a0016fe:	2500      	movs	r5, #0
		{
			neg=true;
			num=-num;
		}

		while (num>0)
1a001700:	2c00      	cmp	r4, #0
1a001702:	dd1e      	ble.n	1a001742 <printNumI+0x96>
		{
			buf[c]=48+(num % 10);
1a001704:	4e2d      	ldr	r6, [pc, #180]	; (1a0017bc <printNumI+0x110>)
1a001706:	fb86 0e04 	smull	r0, lr, r6, r4
1a00170a:	17e0      	asrs	r0, r4, #31
1a00170c:	ebc0 00ae 	rsb	r0, r0, lr, asr #2
1a001710:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001714:	ea4f 0e40 	mov.w	lr, r0, lsl #1
1a001718:	eba4 000e 	sub.w	r0, r4, lr
1a00171c:	f100 0830 	add.w	r8, r0, #48	; 0x30
1a001720:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
1a001724:	44ae      	add	lr, r5
1a001726:	f80e 8c1c 	strb.w	r8, [lr, #-28]
			c++;
1a00172a:	3501      	adds	r5, #1
			num=(num-(num % 10))/10;
1a00172c:	1a20      	subs	r0, r4, r0
1a00172e:	fb86 6400 	smull	r6, r4, r6, r0
1a001732:	17c0      	asrs	r0, r0, #31
1a001734:	ebc0 04a4 	rsb	r4, r0, r4, asr #2
1a001738:	e7e2      	b.n	1a001700 <printNumI+0x54>
			num=-num;
1a00173a:	4244      	negs	r4, r0
			neg=true;
1a00173c:	f04f 0c01 	mov.w	ip, #1
1a001740:	e7dd      	b.n	1a0016fe <printNumI+0x52>
		}
		buf[c]=0;
1a001742:	2400      	movs	r4, #0
1a001744:	a80e      	add	r0, sp, #56	; 0x38
1a001746:	4428      	add	r0, r5
1a001748:	f800 4c1c 	strb.w	r4, [r0, #-28]

		if (neg)
1a00174c:	f1bc 0f00 	cmp.w	ip, #0
1a001750:	d002      	beq.n	1a001758 <printNumI+0xac>
		{
			st[0]=45;
1a001752:	202d      	movs	r0, #45	; 0x2d
1a001754:	f88d 0000 	strb.w	r0, [sp]
		}

		if (length>(c+neg))
1a001758:	4666      	mov	r6, ip
1a00175a:	44ac      	add	ip, r5
1a00175c:	459c      	cmp	ip, r3
1a00175e:	db1d      	blt.n	1a00179c <printNumI+0xf0>
	int c=0, f=0;
1a001760:	2400      	movs	r4, #0
				st[i+neg]=filler;
				f++;
			}
		}

		for (int i=0; i<c; i++)
1a001762:	2700      	movs	r7, #0
1a001764:	42bd      	cmp	r5, r7
1a001766:	dd1b      	ble.n	1a0017a0 <printNumI+0xf4>
		{
			st[i+neg+f]=buf[c-i-1];
1a001768:	1be8      	subs	r0, r5, r7
1a00176a:	3801      	subs	r0, #1
1a00176c:	19f3      	adds	r3, r6, r7
1a00176e:	4423      	add	r3, r4
1a001770:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
1a001774:	4470      	add	r0, lr
1a001776:	f810 0c1c 	ldrb.w	r0, [r0, #-28]
1a00177a:	4473      	add	r3, lr
1a00177c:	f803 0c38 	strb.w	r0, [r3, #-56]
		for (int i=0; i<c; i++)
1a001780:	3701      	adds	r7, #1
1a001782:	e7ef      	b.n	1a001764 <printNumI+0xb8>
				st[i+neg]=filler;
1a001784:	1930      	adds	r0, r6, r4
1a001786:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
1a00178a:	4470      	add	r0, lr
1a00178c:	f800 7c38 	strb.w	r7, [r0, #-56]
				f++;
1a001790:	3401      	adds	r4, #1
			for (int i=0; i<(length-c-neg); i++)
1a001792:	1b58      	subs	r0, r3, r5
1a001794:	1b80      	subs	r0, r0, r6
1a001796:	42a0      	cmp	r0, r4
1a001798:	dcf4      	bgt.n	1a001784 <printNumI+0xd8>
1a00179a:	e7e2      	b.n	1a001762 <printNumI+0xb6>
	int c=0, f=0;
1a00179c:	2400      	movs	r4, #0
1a00179e:	e7f8      	b.n	1a001792 <printNumI+0xe6>
		}
		st[c+neg+f]=0;
1a0017a0:	4464      	add	r4, ip
1a0017a2:	ab0e      	add	r3, sp, #56	; 0x38
1a0017a4:	441c      	add	r4, r3
1a0017a6:	2300      	movs	r3, #0
1a0017a8:	f804 3c38 	strb.w	r3, [r4, #-56]

	}

	print(st,x,y,0);
1a0017ac:	2300      	movs	r3, #0
1a0017ae:	4668      	mov	r0, sp
1a0017b0:	f7ff ff10 	bl	1a0015d4 <print>
}
1a0017b4:	b00e      	add	sp, #56	; 0x38
1a0017b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0017ba:	bf00      	nop
1a0017bc:	66666667 	.word	0x66666667

1a0017c0 <_convert_float>:

	print(st,x,y,0);
}

void _convert_float(char *buf, double num, int width, uint8_t prec)
{
1a0017c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0017c4:	b086      	sub	sp, #24
1a0017c6:	4680      	mov	r8, r0
1a0017c8:	ec57 6b10 	vmov	r6, r7, d0
	char format[10];
	char formato[10]="%d.%0";
1a0017cc:	4b23      	ldr	r3, [pc, #140]	; (1a00185c <_convert_float+0x9c>)
1a0017ce:	e893 0003 	ldmia.w	r3, {r0, r1}
1a0017d2:	9003      	str	r0, [sp, #12]
1a0017d4:	f8ad 1010 	strh.w	r1, [sp, #16]
1a0017d8:	2400      	movs	r4, #0
1a0017da:	f8cd 4012 	str.w	r4, [sp, #18]
	char formatob[10]="u";
1a0017de:	2375      	movs	r3, #117	; 0x75
1a0017e0:	9300      	str	r3, [sp, #0]
1a0017e2:	9401      	str	r4, [sp, #4]
1a0017e4:	f8ad 4008 	strh.w	r4, [sp, #8]
	int decimales;
	int i;

	sprintf(formatob,"%d",prec);
1a0017e8:	4615      	mov	r5, r2
1a0017ea:	491d      	ldr	r1, [pc, #116]	; (1a001860 <_convert_float+0xa0>)
1a0017ec:	4668      	mov	r0, sp
1a0017ee:	f003 fed3 	bl	1a005598 <siprintf>
	i=0;
1a0017f2:	4623      	mov	r3, r4
	decimales=1;
1a0017f4:	2401      	movs	r4, #1
	while(i!=prec){
1a0017f6:	429d      	cmp	r5, r3
1a0017f8:	d004      	beq.n	1a001804 <_convert_float+0x44>
		decimales=(10*decimales);
1a0017fa:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a0017fe:	0054      	lsls	r4, r2, #1
		i++;
1a001800:	3301      	adds	r3, #1
1a001802:	e7f8      	b.n	1a0017f6 <_convert_float+0x36>
	}
	strcat (formatob, "u");
1a001804:	4668      	mov	r0, sp
1a001806:	f003 fef7 	bl	1a0055f8 <strlen>
1a00180a:	4b16      	ldr	r3, [pc, #88]	; (1a001864 <_convert_float+0xa4>)
1a00180c:	881b      	ldrh	r3, [r3, #0]
1a00180e:	f82d 3000 	strh.w	r3, [sp, r0]
	strcat (formato, formatob);
1a001812:	4669      	mov	r1, sp
1a001814:	a803      	add	r0, sp, #12
1a001816:	f003 fedf 	bl	1a0055d8 <strcat>
	sprintf(buf,(formato), (int) num, (int) ((num - (int) num ) * decimales) );
1a00181a:	4630      	mov	r0, r6
1a00181c:	4639      	mov	r1, r7
1a00181e:	f003 faa3 	bl	1a004d68 <__aeabi_d2iz>
1a001822:	4605      	mov	r5, r0
1a001824:	f002 ff9c 	bl	1a004760 <__aeabi_i2d>
1a001828:	4602      	mov	r2, r0
1a00182a:	460b      	mov	r3, r1
1a00182c:	4630      	mov	r0, r6
1a00182e:	4639      	mov	r1, r7
1a001830:	f002 fe48 	bl	1a0044c4 <__aeabi_dsub>
1a001834:	4606      	mov	r6, r0
1a001836:	460f      	mov	r7, r1
1a001838:	4620      	mov	r0, r4
1a00183a:	f002 ff91 	bl	1a004760 <__aeabi_i2d>
1a00183e:	4632      	mov	r2, r6
1a001840:	463b      	mov	r3, r7
1a001842:	f002 fff7 	bl	1a004834 <__aeabi_dmul>
1a001846:	f003 fa8f 	bl	1a004d68 <__aeabi_d2iz>
1a00184a:	4603      	mov	r3, r0
1a00184c:	462a      	mov	r2, r5
1a00184e:	a903      	add	r1, sp, #12
1a001850:	4640      	mov	r0, r8
1a001852:	f003 fea1 	bl	1a005598 <siprintf>

}
1a001856:	b006      	add	sp, #24
1a001858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00185c:	1a005af8 	.word	0x1a005af8
1a001860:	1a005b04 	.word	0x1a005b04
1a001864:	1a005b08 	.word	0x1a005b08

1a001868 <printNumF>:
void printNumF(double num, uint8_t dec, int x, int y, char divider, int length, char filler){
1a001868:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00186c:	ed2d 8b02 	vpush	{d8}
1a001870:	b089      	sub	sp, #36	; 0x24
1a001872:	eeb0 8a40 	vmov.f32	s16, s0
1a001876:	eef0 8a60 	vmov.f32	s17, s1
1a00187a:	460d      	mov	r5, r1
1a00187c:	4616      	mov	r6, r2
1a00187e:	461f      	mov	r7, r3
1a001880:	f89d 404c 	ldrb.w	r4, [sp, #76]	; 0x4c
	if (dec<1)
1a001884:	b128      	cbz	r0, 1a001892 <printNumF+0x2a>
1a001886:	4681      	mov	r9, r0
	else if (dec>5)
1a001888:	2805      	cmp	r0, #5
1a00188a:	d904      	bls.n	1a001896 <printNumF+0x2e>
		dec=5;
1a00188c:	f04f 0905 	mov.w	r9, #5
1a001890:	e001      	b.n	1a001896 <printNumF+0x2e>
		dec=1;
1a001892:	f04f 0901 	mov.w	r9, #1
	if (num<0)
1a001896:	2200      	movs	r2, #0
1a001898:	2300      	movs	r3, #0
1a00189a:	ec51 0b18 	vmov	r0, r1, d8
1a00189e:	f003 fa3b 	bl	1a004d18 <__aeabi_dcmplt>
1a0018a2:	b970      	cbnz	r0, 1a0018c2 <printNumF+0x5a>
	bool neg=false;
1a0018a4:	f04f 0800 	mov.w	r8, #0
	_convert_float(st, num, length, dec);
1a0018a8:	464a      	mov	r2, r9
1a0018aa:	9912      	ldr	r1, [sp, #72]	; 0x48
1a0018ac:	eeb0 0a48 	vmov.f32	s0, s16
1a0018b0:	eef0 0a68 	vmov.f32	s1, s17
1a0018b4:	a801      	add	r0, sp, #4
1a0018b6:	f7ff ff83 	bl	1a0017c0 <_convert_float>
	if (divider != '.')
1a0018ba:	2f2e      	cmp	r7, #46	; 0x2e
1a0018bc:	d012      	beq.n	1a0018e4 <printNumF+0x7c>
		for (int i=0; i<sizeof(st); i++)
1a0018be:	2300      	movs	r3, #0
1a0018c0:	e003      	b.n	1a0018ca <printNumF+0x62>
		neg = true;
1a0018c2:	f04f 0801 	mov.w	r8, #1
1a0018c6:	e7ef      	b.n	1a0018a8 <printNumF+0x40>
		for (int i=0; i<sizeof(st); i++)
1a0018c8:	3301      	adds	r3, #1
1a0018ca:	2b1a      	cmp	r3, #26
1a0018cc:	d80a      	bhi.n	1a0018e4 <printNumF+0x7c>
			if (st[i]=='.')
1a0018ce:	aa08      	add	r2, sp, #32
1a0018d0:	441a      	add	r2, r3
1a0018d2:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
1a0018d6:	2a2e      	cmp	r2, #46	; 0x2e
1a0018d8:	d1f6      	bne.n	1a0018c8 <printNumF+0x60>
				st[i]=divider;
1a0018da:	aa08      	add	r2, sp, #32
1a0018dc:	441a      	add	r2, r3
1a0018de:	f802 7c1c 	strb.w	r7, [r2, #-28]
1a0018e2:	e7f1      	b.n	1a0018c8 <printNumF+0x60>
	if (filler != ' ')
1a0018e4:	2c20      	cmp	r4, #32
1a0018e6:	d027      	beq.n	1a001938 <printNumF+0xd0>
		if (neg)
1a0018e8:	f1b8 0f00 	cmp.w	r8, #0
1a0018ec:	d022      	beq.n	1a001934 <printNumF+0xcc>
			st[0]='-';
1a0018ee:	232d      	movs	r3, #45	; 0x2d
1a0018f0:	f88d 3004 	strb.w	r3, [sp, #4]
			for (int i=1; i<sizeof(st); i++)
1a0018f4:	2301      	movs	r3, #1
1a0018f6:	e004      	b.n	1a001902 <printNumF+0x9a>
					st[i]=filler;
1a0018f8:	aa08      	add	r2, sp, #32
1a0018fa:	441a      	add	r2, r3
1a0018fc:	f802 4c1c 	strb.w	r4, [r2, #-28]
			for (int i=1; i<sizeof(st); i++)
1a001900:	3301      	adds	r3, #1
1a001902:	2b1a      	cmp	r3, #26
1a001904:	d818      	bhi.n	1a001938 <printNumF+0xd0>
				if ((st[i]==' ') || (st[i]=='-'))
1a001906:	aa08      	add	r2, sp, #32
1a001908:	441a      	add	r2, r3
1a00190a:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
1a00190e:	2a20      	cmp	r2, #32
1a001910:	d0f2      	beq.n	1a0018f8 <printNumF+0x90>
1a001912:	2a2d      	cmp	r2, #45	; 0x2d
1a001914:	d1f4      	bne.n	1a001900 <printNumF+0x98>
1a001916:	e7ef      	b.n	1a0018f8 <printNumF+0x90>
			for (int i=0; i<sizeof(st); i++)
1a001918:	3301      	adds	r3, #1
1a00191a:	2b1a      	cmp	r3, #26
1a00191c:	d80c      	bhi.n	1a001938 <printNumF+0xd0>
				if (st[i]==' ')
1a00191e:	aa08      	add	r2, sp, #32
1a001920:	441a      	add	r2, r3
1a001922:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
1a001926:	2a20      	cmp	r2, #32
1a001928:	d1f6      	bne.n	1a001918 <printNumF+0xb0>
					st[i]=filler;
1a00192a:	aa08      	add	r2, sp, #32
1a00192c:	441a      	add	r2, r3
1a00192e:	f802 4c1c 	strb.w	r4, [r2, #-28]
1a001932:	e7f1      	b.n	1a001918 <printNumF+0xb0>
			for (int i=0; i<sizeof(st); i++)
1a001934:	2300      	movs	r3, #0
1a001936:	e7f0      	b.n	1a00191a <printNumF+0xb2>
	print(st,x,y,0);
1a001938:	2300      	movs	r3, #0
1a00193a:	4632      	mov	r2, r6
1a00193c:	4629      	mov	r1, r5
1a00193e:	a801      	add	r0, sp, #4
1a001940:	f7ff fe48 	bl	1a0015d4 <print>
}
1a001944:	b009      	add	sp, #36	; 0x24
1a001946:	ecbd 8b02 	vpop	{d8}
1a00194a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00194e:	Address 0x000000001a00194e is out of bounds.


1a001950 <main>:
short ResV = 480;

float valor;

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main(void) {
1a001950:	b500      	push	{lr}
1a001952:	b083      	sub	sp, #12
	// ---------- CONFIGURACIONES ------------------------------

	// Inicializar y configurar la plataforma
	boardConfig();
1a001954:	f001 fb3c 	bl	1a002fd0 <boardInit>
	inicio();		//inicializacion
1a001958:	f000 f8c2 	bl	1a001ae0 <inicio>

	/*configura lcd y selecciona el modelo*/
	Conflcd(CTE70, 38, 39, 40, 41);	//configura RS, WR, CS y rest pero no se usan por ahora vienen por defecto
1a00195c:	2329      	movs	r3, #41	; 0x29
1a00195e:	9300      	str	r3, [sp, #0]
1a001960:	2328      	movs	r3, #40	; 0x28
1a001962:	2227      	movs	r2, #39	; 0x27
1a001964:	2126      	movs	r1, #38	; 0x26
1a001966:	4858      	ldr	r0, [pc, #352]	; (1a001ac8 <main+0x178>)
1a001968:	6800      	ldr	r0, [r0, #0]
1a00196a:	f7fe fcc9 	bl	1a000300 <Conflcd>
	inicioLCD(LANDSCAPE); //inicializa LCD
1a00196e:	4b57      	ldr	r3, [pc, #348]	; (1a001acc <main+0x17c>)
1a001970:	7818      	ldrb	r0, [r3, #0]
1a001972:	f7ff fa57 	bl	1a000e24 <inicioLCD>
	setFont(BigFont); //configura letra pantalla
1a001976:	4856      	ldr	r0, [pc, #344]	; (1a001ad0 <main+0x180>)
1a001978:	f7ff f946 	bl	1a000c08 <setFont>
	clrScr();  //borra lcd
1a00197c:	f7ff f8ec 	bl	1a000b58 <clrScr>

	/* Retardo bloqueante durante 100ms */

	delay(1000);
1a001980:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001984:	2100      	movs	r1, #0
1a001986:	f001 fb5d 	bl	1a003044 <delay>
	valor=3.3/2;
1a00198a:	4b52      	ldr	r3, [pc, #328]	; (1a001ad4 <main+0x184>)
1a00198c:	4a52      	ldr	r2, [pc, #328]	; (1a001ad8 <main+0x188>)
1a00198e:	601a      	str	r2, [r3, #0]
	// ---------- REPETIR POR SIEMPRE --------------------------
	while ( TRUE) {
		setColor(VGA_GREEN);
1a001990:	f44f 6080 	mov.w	r0, #1024	; 0x400
1a001994:	f7ff fa22 	bl	1a000ddc <setColor>
		drawPixel(380, 470);
1a001998:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
1a00199c:	f44f 70be 	mov.w	r0, #380	; 0x17c
1a0019a0:	f7ff fb78 	bl	1a001094 <drawPixel>
		delay(500);
1a0019a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0019a8:	2100      	movs	r1, #0
1a0019aa:	f001 fb4b 	bl	1a003044 <delay>
		drawVLine(100, 100, 200);
1a0019ae:	22c8      	movs	r2, #200	; 0xc8
1a0019b0:	2164      	movs	r1, #100	; 0x64
1a0019b2:	4608      	mov	r0, r1
1a0019b4:	f7ff fabe 	bl	1a000f34 <drawVLine>
		delay(500);
1a0019b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0019bc:	2100      	movs	r1, #0
1a0019be:	f001 fb41 	bl	1a003044 <delay>
		drawHLine(100, 100, 400);
1a0019c2:	f44f 72c8 	mov.w	r2, #400	; 0x190
1a0019c6:	2164      	movs	r1, #100	; 0x64
1a0019c8:	4608      	mov	r0, r1
1a0019ca:	f7ff fa79 	bl	1a000ec0 <drawHLine>
		delay(500);
1a0019ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0019d2:	2100      	movs	r1, #0
1a0019d4:	f001 fb36 	bl	1a003044 <delay>
		setColor(VGA_WHITE);
1a0019d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
1a0019dc:	f7ff f9fe 	bl	1a000ddc <setColor>
		drawLine(200, 200, 400, 200);
1a0019e0:	23c8      	movs	r3, #200	; 0xc8
1a0019e2:	f44f 72c8 	mov.w	r2, #400	; 0x190
1a0019e6:	4619      	mov	r1, r3
1a0019e8:	4618      	mov	r0, r3
1a0019ea:	f7ff fadd 	bl	1a000fa8 <drawLine>
		delay(500);
1a0019ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0019f2:	2100      	movs	r1, #0
1a0019f4:	f001 fb26 	bl	1a003044 <delay>
		setColor(VGA_RED);
1a0019f8:	f44f 4078 	mov.w	r0, #63488	; 0xf800
1a0019fc:	f7ff f9ee 	bl	1a000ddc <setColor>
		setFont(BigFont);
1a001a00:	4833      	ldr	r0, [pc, #204]	; (1a001ad0 <main+0x180>)
1a001a02:	f7ff f901 	bl	1a000c08 <setFont>
		printCharAscii(97, 300, 350);
1a001a06:	f44f 72af 	mov.w	r2, #350	; 0x15e
1a001a0a:	f44f 7196 	mov.w	r1, #300	; 0x12c
1a001a0e:	2061      	movs	r0, #97	; 0x61
1a001a10:	f7ff fb66 	bl	1a0010e0 <printCharAscii>
		delay(500);
1a001a14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001a18:	2100      	movs	r1, #0
1a001a1a:	f001 fb13 	bl	1a003044 <delay>
		drawRectangulo(200,100,500,200);
1a001a1e:	23c8      	movs	r3, #200	; 0xc8
1a001a20:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a001a24:	2164      	movs	r1, #100	; 0x64
1a001a26:	4618      	mov	r0, r3
1a001a28:	f7ff fc5e 	bl	1a0012e8 <drawRectangulo>
		delay(500);
1a001a2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001a30:	2100      	movs	r1, #0
1a001a32:	f001 fb07 	bl	1a003044 <delay>
		drawRoundRect(200,300,500,400);
1a001a36:	f44f 73c8 	mov.w	r3, #400	; 0x190
1a001a3a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a001a3e:	f44f 7196 	mov.w	r1, #300	; 0x12c
1a001a42:	20c8      	movs	r0, #200	; 0xc8
1a001a44:	f7ff fc78 	bl	1a001338 <drawRoundRect>
		//delay(500);
		//drawCircle(300,300,50);
		//delay(500);
		//setColor(VGA_BLUE);
		//drawfillCircle(300,300,50);
		delay(500);
1a001a48:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001a4c:	2100      	movs	r1, #0
1a001a4e:	f001 faf9 	bl	1a003044 <delay>
		print("hola",300,400,90);
1a001a52:	235a      	movs	r3, #90	; 0x5a
1a001a54:	f44f 72c8 	mov.w	r2, #400	; 0x190
1a001a58:	f44f 7196 	mov.w	r1, #300	; 0x12c
1a001a5c:	481f      	ldr	r0, [pc, #124]	; (1a001adc <main+0x18c>)
1a001a5e:	f7ff fdb9 	bl	1a0015d4 <print>
		delay(500);
1a001a62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001a66:	2100      	movs	r1, #0
1a001a68:	f001 faec 	bl	1a003044 <delay>
		printNumI(12,700,400,2,0);
1a001a6c:	2300      	movs	r3, #0
1a001a6e:	9300      	str	r3, [sp, #0]
1a001a70:	2302      	movs	r3, #2
1a001a72:	f44f 72c8 	mov.w	r2, #400	; 0x190
1a001a76:	f44f 712f 	mov.w	r1, #700	; 0x2bc
1a001a7a:	200c      	movs	r0, #12
1a001a7c:	f7ff fe16 	bl	1a0016ac <printNumI>
		delay(500);
1a001a80:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001a84:	2100      	movs	r1, #0
1a001a86:	f001 fadd 	bl	1a003044 <delay>
		printNumF(valor,4,550,400,'.',4,' ');
1a001a8a:	4b12      	ldr	r3, [pc, #72]	; (1a001ad4 <main+0x184>)
1a001a8c:	6818      	ldr	r0, [r3, #0]
1a001a8e:	f002 fe79 	bl	1a004784 <__aeabi_f2d>
1a001a92:	ec41 0b10 	vmov	d0, r0, r1
1a001a96:	2320      	movs	r3, #32
1a001a98:	9301      	str	r3, [sp, #4]
1a001a9a:	2004      	movs	r0, #4
1a001a9c:	9000      	str	r0, [sp, #0]
1a001a9e:	232e      	movs	r3, #46	; 0x2e
1a001aa0:	f44f 72c8 	mov.w	r2, #400	; 0x190
1a001aa4:	f240 2126 	movw	r1, #550	; 0x226
1a001aa8:	f7ff fede 	bl	1a001868 <printNumF>
		delay(500);
1a001aac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001ab0:	2100      	movs	r1, #0
1a001ab2:	f001 fac7 	bl	1a003044 <delay>
		clrScr();
1a001ab6:	f7ff f84f 	bl	1a000b58 <clrScr>
		delay(500);
1a001aba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a001abe:	2100      	movs	r1, #0
1a001ac0:	f001 fac0 	bl	1a003044 <delay>
1a001ac4:	e764      	b.n	1a001990 <main+0x40>
1a001ac6:	bf00      	nop
1a001ac8:	10000be4 	.word	0x10000be4
1a001acc:	10000be8 	.word	0x10000be8
1a001ad0:	10000000 	.word	0x10000000
1a001ad4:	10000d10 	.word	0x10000d10
1a001ad8:	3fd33333 	.word	0x3fd33333
1a001adc:	1a005b0c 	.word	0x1a005b0c

1a001ae0 <inicio>:
// Bibliotecas
#include "sapi.h"        // <= Biblioteca sAPI
#include "inicio.h"

void inicio() {
1a001ae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* Inicializar UART_USB a 115200 baudios */
	uartConfig(UART_USB, 230400);
1a001ae4:	f44f 3161 	mov.w	r1, #230400	; 0x38400
1a001ae8:	2003      	movs	r0, #3
1a001aea:	f001 f83d 	bl	1a002b68 <uartInit>
	uartConfig(UART_232, 230400);
1a001aee:	f44f 3161 	mov.w	r1, #230400	; 0x38400
1a001af2:	2005      	movs	r0, #5
1a001af4:	f001 f838 	bl	1a002b68 <uartInit>
	/* Inicializar AnalogIO */
	adcConfig(ADC_ENABLE); /* ADC */
1a001af8:	2000      	movs	r0, #0
1a001afa:	f001 f8d9 	bl	1a002cb0 <adcInit>
	/***configuracion de pines*/
	D0 = GPIO0;
1a001afe:	2020      	movs	r0, #32
1a001b00:	4b58      	ldr	r3, [pc, #352]	; (1a001c64 <inicio+0x184>)
1a001b02:	7018      	strb	r0, [r3, #0]
	D1 = GPIO1;
1a001b04:	f8df b19c 	ldr.w	fp, [pc, #412]	; 1a001ca4 <inicio+0x1c4>
1a001b08:	230f      	movs	r3, #15
1a001b0a:	f88b 3000 	strb.w	r3, [fp]
	D2 = GPIO2;
1a001b0e:	f8df a198 	ldr.w	sl, [pc, #408]	; 1a001ca8 <inicio+0x1c8>
1a001b12:	231f      	movs	r3, #31
1a001b14:	f88a 3000 	strb.w	r3, [sl]
	D3 = GPIO3;
1a001b18:	f8df 9190 	ldr.w	r9, [pc, #400]	; 1a001cac <inicio+0x1cc>
1a001b1c:	230e      	movs	r3, #14
1a001b1e:	f889 3000 	strb.w	r3, [r9]
	D4 = GPIO4;
1a001b22:	f8df 818c 	ldr.w	r8, [pc, #396]	; 1a001cb0 <inicio+0x1d0>
1a001b26:	231e      	movs	r3, #30
1a001b28:	f888 3000 	strb.w	r3, [r8]
	D5 = GPIO5;
1a001b2c:	230d      	movs	r3, #13
1a001b2e:	4a4e      	ldr	r2, [pc, #312]	; (1a001c68 <inicio+0x188>)
1a001b30:	7013      	strb	r3, [r2, #0]
	D6 = GPIO6;
1a001b32:	231d      	movs	r3, #29
1a001b34:	494d      	ldr	r1, [pc, #308]	; (1a001c6c <inicio+0x18c>)
1a001b36:	700b      	strb	r3, [r1, #0]
	D7 = GPIO7;
1a001b38:	230c      	movs	r3, #12
1a001b3a:	4c4d      	ldr	r4, [pc, #308]	; (1a001c70 <inicio+0x190>)
1a001b3c:	7023      	strb	r3, [r4, #0]
	D8 = GPIO8;
1a001b3e:	230b      	movs	r3, #11
1a001b40:	4d4c      	ldr	r5, [pc, #304]	; (1a001c74 <inicio+0x194>)
1a001b42:	702b      	strb	r3, [r5, #0]
	D9 = LCDEN;
1a001b44:	2321      	movs	r3, #33	; 0x21
1a001b46:	4e4c      	ldr	r6, [pc, #304]	; (1a001c78 <inicio+0x198>)
1a001b48:	7033      	strb	r3, [r6, #0]
	D10 = LCD1;
1a001b4a:	2310      	movs	r3, #16
1a001b4c:	4f4b      	ldr	r7, [pc, #300]	; (1a001c7c <inicio+0x19c>)
1a001b4e:	703b      	strb	r3, [r7, #0]
	D11 = LCD2;
1a001b50:	2311      	movs	r3, #17
1a001b52:	494b      	ldr	r1, [pc, #300]	; (1a001c80 <inicio+0x1a0>)
1a001b54:	700b      	strb	r3, [r1, #0]
	D12 = LCD3;
1a001b56:	2312      	movs	r3, #18
1a001b58:	4c4a      	ldr	r4, [pc, #296]	; (1a001c84 <inicio+0x1a4>)
1a001b5a:	7023      	strb	r3, [r4, #0]
	D13 = LCD4;
1a001b5c:	2314      	movs	r3, #20
1a001b5e:	4d4a      	ldr	r5, [pc, #296]	; (1a001c88 <inicio+0x1a8>)
1a001b60:	702b      	strb	r3, [r5, #0]
	D14 = LCDRS;
1a001b62:	2313      	movs	r3, #19
1a001b64:	4e49      	ldr	r6, [pc, #292]	; (1a001c8c <inicio+0x1ac>)
1a001b66:	7033      	strb	r3, [r6, #0]
	D15 = T_COL0;
1a001b68:	2302      	movs	r3, #2
1a001b6a:	4f49      	ldr	r7, [pc, #292]	; (1a001c90 <inicio+0x1b0>)
1a001b6c:	703b      	strb	r3, [r7, #0]
	RS = T_FIL2;
1a001b6e:	4f49      	ldr	r7, [pc, #292]	; (1a001c94 <inicio+0x1b4>)
1a001b70:	2303      	movs	r3, #3
1a001b72:	703b      	strb	r3, [r7, #0]
	WR = T_FIL3;
1a001b74:	4e48      	ldr	r6, [pc, #288]	; (1a001c98 <inicio+0x1b8>)
1a001b76:	2304      	movs	r3, #4
1a001b78:	7033      	strb	r3, [r6, #0]
	CS = T_FIL0;
1a001b7a:	4d48      	ldr	r5, [pc, #288]	; (1a001c9c <inicio+0x1bc>)
1a001b7c:	2305      	movs	r3, #5
1a001b7e:	702b      	strb	r3, [r5, #0]
	REST = T_COL1;
1a001b80:	4c47      	ldr	r4, [pc, #284]	; (1a001ca0 <inicio+0x1c0>)
1a001b82:	2306      	movs	r3, #6
1a001b84:	7023      	strb	r3, [r4, #0]
	/***Inicializacion de pines*/
	gpioInit(D0, GPIO_OUTPUT);
1a001b86:	2101      	movs	r1, #1
1a001b88:	f001 f908 	bl	1a002d9c <gpioInit>
	gpioInit(D1, GPIO_OUTPUT);
1a001b8c:	2101      	movs	r1, #1
1a001b8e:	f99b 0000 	ldrsb.w	r0, [fp]
1a001b92:	f001 f903 	bl	1a002d9c <gpioInit>
	gpioInit(D2, GPIO_OUTPUT);
1a001b96:	2101      	movs	r1, #1
1a001b98:	f99a 0000 	ldrsb.w	r0, [sl]
1a001b9c:	f001 f8fe 	bl	1a002d9c <gpioInit>
	gpioInit(D3, GPIO_OUTPUT);
1a001ba0:	2101      	movs	r1, #1
1a001ba2:	f999 0000 	ldrsb.w	r0, [r9]
1a001ba6:	f001 f8f9 	bl	1a002d9c <gpioInit>
	gpioInit(D4, GPIO_OUTPUT);
1a001baa:	2101      	movs	r1, #1
1a001bac:	f998 0000 	ldrsb.w	r0, [r8]
1a001bb0:	f001 f8f4 	bl	1a002d9c <gpioInit>
	gpioInit(D5, GPIO_OUTPUT);
1a001bb4:	2101      	movs	r1, #1
1a001bb6:	4a2c      	ldr	r2, [pc, #176]	; (1a001c68 <inicio+0x188>)
1a001bb8:	f992 0000 	ldrsb.w	r0, [r2]
1a001bbc:	f001 f8ee 	bl	1a002d9c <gpioInit>
	gpioInit(D6, GPIO_OUTPUT);
1a001bc0:	2101      	movs	r1, #1
1a001bc2:	4b2a      	ldr	r3, [pc, #168]	; (1a001c6c <inicio+0x18c>)
1a001bc4:	f993 0000 	ldrsb.w	r0, [r3]
1a001bc8:	f001 f8e8 	bl	1a002d9c <gpioInit>
	gpioInit(D7, GPIO_OUTPUT);
1a001bcc:	2101      	movs	r1, #1
1a001bce:	4b28      	ldr	r3, [pc, #160]	; (1a001c70 <inicio+0x190>)
1a001bd0:	f993 0000 	ldrsb.w	r0, [r3]
1a001bd4:	f001 f8e2 	bl	1a002d9c <gpioInit>
	gpioInit(D8, GPIO_OUTPUT);
1a001bd8:	2101      	movs	r1, #1
1a001bda:	4b26      	ldr	r3, [pc, #152]	; (1a001c74 <inicio+0x194>)
1a001bdc:	f993 0000 	ldrsb.w	r0, [r3]
1a001be0:	f001 f8dc 	bl	1a002d9c <gpioInit>
	gpioInit(D9, GPIO_OUTPUT);
1a001be4:	2101      	movs	r1, #1
1a001be6:	4b24      	ldr	r3, [pc, #144]	; (1a001c78 <inicio+0x198>)
1a001be8:	f993 0000 	ldrsb.w	r0, [r3]
1a001bec:	f001 f8d6 	bl	1a002d9c <gpioInit>
	gpioInit(D10, GPIO_OUTPUT);
1a001bf0:	2101      	movs	r1, #1
1a001bf2:	4b22      	ldr	r3, [pc, #136]	; (1a001c7c <inicio+0x19c>)
1a001bf4:	f993 0000 	ldrsb.w	r0, [r3]
1a001bf8:	f001 f8d0 	bl	1a002d9c <gpioInit>
	gpioInit(D11, GPIO_OUTPUT);
1a001bfc:	2101      	movs	r1, #1
1a001bfe:	4b20      	ldr	r3, [pc, #128]	; (1a001c80 <inicio+0x1a0>)
1a001c00:	f993 0000 	ldrsb.w	r0, [r3]
1a001c04:	f001 f8ca 	bl	1a002d9c <gpioInit>
	gpioInit(D12, GPIO_OUTPUT);
1a001c08:	2101      	movs	r1, #1
1a001c0a:	4b1e      	ldr	r3, [pc, #120]	; (1a001c84 <inicio+0x1a4>)
1a001c0c:	f993 0000 	ldrsb.w	r0, [r3]
1a001c10:	f001 f8c4 	bl	1a002d9c <gpioInit>
	gpioInit(D13, GPIO_OUTPUT);
1a001c14:	2101      	movs	r1, #1
1a001c16:	4b1c      	ldr	r3, [pc, #112]	; (1a001c88 <inicio+0x1a8>)
1a001c18:	f993 0000 	ldrsb.w	r0, [r3]
1a001c1c:	f001 f8be 	bl	1a002d9c <gpioInit>
	gpioInit(D14, GPIO_OUTPUT);
1a001c20:	2101      	movs	r1, #1
1a001c22:	4b1a      	ldr	r3, [pc, #104]	; (1a001c8c <inicio+0x1ac>)
1a001c24:	f993 0000 	ldrsb.w	r0, [r3]
1a001c28:	f001 f8b8 	bl	1a002d9c <gpioInit>
	gpioInit(D15, GPIO_OUTPUT);
1a001c2c:	2101      	movs	r1, #1
1a001c2e:	4b18      	ldr	r3, [pc, #96]	; (1a001c90 <inicio+0x1b0>)
1a001c30:	f993 0000 	ldrsb.w	r0, [r3]
1a001c34:	f001 f8b2 	bl	1a002d9c <gpioInit>
	gpioInit(RS, GPIO_OUTPUT);
1a001c38:	2101      	movs	r1, #1
1a001c3a:	f997 0000 	ldrsb.w	r0, [r7]
1a001c3e:	f001 f8ad 	bl	1a002d9c <gpioInit>
	gpioInit(WR, GPIO_OUTPUT);
1a001c42:	2101      	movs	r1, #1
1a001c44:	f996 0000 	ldrsb.w	r0, [r6]
1a001c48:	f001 f8a8 	bl	1a002d9c <gpioInit>
	gpioInit(CS, GPIO_OUTPUT);
1a001c4c:	2101      	movs	r1, #1
1a001c4e:	f995 0000 	ldrsb.w	r0, [r5]
1a001c52:	f001 f8a3 	bl	1a002d9c <gpioInit>
	gpioInit(REST, GPIO_OUTPUT);
1a001c56:	2101      	movs	r1, #1
1a001c58:	f994 0000 	ldrsb.w	r0, [r4]
1a001c5c:	f001 f89e 	bl	1a002d9c <gpioInit>
	//gpioMap_t pin

	/*Inicializacion de variables  */

}
1a001c60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001c64:	10000cf5 	.word	0x10000cf5
1a001c68:	10000d2a 	.word	0x10000d2a
1a001c6c:	10000d64 	.word	0x10000d64
1a001c70:	10000d5b 	.word	0x10000d5b
1a001c74:	10000d31 	.word	0x10000d31
1a001c78:	10000ce8 	.word	0x10000ce8
1a001c7c:	10000d1c 	.word	0x10000d1c
1a001c80:	10000d00 	.word	0x10000d00
1a001c84:	10000d1e 	.word	0x10000d1e
1a001c88:	10000d51 	.word	0x10000d51
1a001c8c:	10000d50 	.word	0x10000d50
1a001c90:	10000d52 	.word	0x10000d52
1a001c94:	10000d5c 	.word	0x10000d5c
1a001c98:	10000ce1 	.word	0x10000ce1
1a001c9c:	10000d5d 	.word	0x10000d5d
1a001ca0:	10000d65 	.word	0x10000d65
1a001ca4:	10000d58 	.word	0x10000d58
1a001ca8:	10000d2b 	.word	0x10000d2b
1a001cac:	10000cd8 	.word	0x10000cd8
1a001cb0:	10000d49 	.word	0x10000d49

1a001cb4 <initialise_monitor_handles>:
}
1a001cb4:	4770      	bx	lr
1a001cb6:	Address 0x000000001a001cb6 is out of bounds.


1a001cb8 <Reset_Handler>:
void Reset_Handler(void) {
1a001cb8:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a001cba:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001cbc:	4b19      	ldr	r3, [pc, #100]	; (1a001d24 <Reset_Handler+0x6c>)
1a001cbe:	4a1a      	ldr	r2, [pc, #104]	; (1a001d28 <Reset_Handler+0x70>)
1a001cc0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a001cc2:	3304      	adds	r3, #4
1a001cc4:	4a19      	ldr	r2, [pc, #100]	; (1a001d2c <Reset_Handler+0x74>)
1a001cc6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001cc8:	2300      	movs	r3, #0
1a001cca:	e005      	b.n	1a001cd8 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001ccc:	4a18      	ldr	r2, [pc, #96]	; (1a001d30 <Reset_Handler+0x78>)
1a001cce:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a001cd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001cd6:	3301      	adds	r3, #1
1a001cd8:	2b07      	cmp	r3, #7
1a001cda:	d9f7      	bls.n	1a001ccc <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a001cdc:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a001cde:	4b15      	ldr	r3, [pc, #84]	; (1a001d34 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a001ce0:	e007      	b.n	1a001cf2 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a001ce2:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001ce6:	689a      	ldr	r2, [r3, #8]
1a001ce8:	6859      	ldr	r1, [r3, #4]
1a001cea:	6818      	ldr	r0, [r3, #0]
1a001cec:	f7fe fa4d 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a001cf0:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a001cf2:	4a11      	ldr	r2, [pc, #68]	; (1a001d38 <Reset_Handler+0x80>)
1a001cf4:	4293      	cmp	r3, r2
1a001cf6:	d3f4      	bcc.n	1a001ce2 <Reset_Handler+0x2a>
1a001cf8:	e006      	b.n	1a001d08 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a001cfa:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001cfc:	6859      	ldr	r1, [r3, #4]
1a001cfe:	f854 0b08 	ldr.w	r0, [r4], #8
1a001d02:	f7fe fa51 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a001d06:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001d08:	4a0c      	ldr	r2, [pc, #48]	; (1a001d3c <Reset_Handler+0x84>)
1a001d0a:	4293      	cmp	r3, r2
1a001d0c:	d3f5      	bcc.n	1a001cfa <Reset_Handler+0x42>
    SystemInit();
1a001d0e:	f000 ff01 	bl	1a002b14 <SystemInit>
    __libc_init_array();
1a001d12:	f003 f9d3 	bl	1a0050bc <__libc_init_array>
    initialise_monitor_handles();
1a001d16:	f7ff ffcd 	bl	1a001cb4 <initialise_monitor_handles>
    main();
1a001d1a:	f7ff fe19 	bl	1a001950 <main>
        __asm__ volatile("wfi");
1a001d1e:	bf30      	wfi
1a001d20:	e7fd      	b.n	1a001d1e <Reset_Handler+0x66>
1a001d22:	bf00      	nop
1a001d24:	40053100 	.word	0x40053100
1a001d28:	10df1000 	.word	0x10df1000
1a001d2c:	01dff7ff 	.word	0x01dff7ff
1a001d30:	e000e280 	.word	0xe000e280
1a001d34:	1a000114 	.word	0x1a000114
1a001d38:	1a000150 	.word	0x1a000150
1a001d3c:	1a000178 	.word	0x1a000178

1a001d40 <_fini>:
void _fini(void) {}
1a001d40:	4770      	bx	lr

1a001d42 <_init>:
void _init(void) {}
1a001d42:	4770      	bx	lr

1a001d44 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a001d44:	4b05      	ldr	r3, [pc, #20]	; (1a001d5c <_sbrk_r+0x18>)
1a001d46:	681b      	ldr	r3, [r3, #0]
1a001d48:	b123      	cbz	r3, 1a001d54 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a001d4a:	4b04      	ldr	r3, [pc, #16]	; (1a001d5c <_sbrk_r+0x18>)
1a001d4c:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a001d4e:	4401      	add	r1, r0
1a001d50:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a001d52:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a001d54:	4b01      	ldr	r3, [pc, #4]	; (1a001d5c <_sbrk_r+0x18>)
1a001d56:	4a02      	ldr	r2, [pc, #8]	; (1a001d60 <_sbrk_r+0x1c>)
1a001d58:	601a      	str	r2, [r3, #0]
1a001d5a:	e7f6      	b.n	1a001d4a <_sbrk_r+0x6>
1a001d5c:	10000cac 	.word	0x10000cac
1a001d60:	10000d80 	.word	0x10000d80

1a001d64 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001d64:	2200      	movs	r2, #0
1a001d66:	2a05      	cmp	r2, #5
1a001d68:	d819      	bhi.n	1a001d9e <Board_LED_Init+0x3a>
{
1a001d6a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a001d6c:	490c      	ldr	r1, [pc, #48]	; (1a001da0 <Board_LED_Init+0x3c>)
1a001d6e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a001d72:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a001d76:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a001d78:	4b0a      	ldr	r3, [pc, #40]	; (1a001da4 <Board_LED_Init+0x40>)
1a001d7a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a001d7e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a001d82:	2001      	movs	r0, #1
1a001d84:	40a0      	lsls	r0, r4
1a001d86:	4301      	orrs	r1, r0
1a001d88:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a001d8c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a001d90:	2100      	movs	r1, #0
1a001d92:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001d94:	3201      	adds	r2, #1
1a001d96:	2a05      	cmp	r2, #5
1a001d98:	d9e8      	bls.n	1a001d6c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a001d9a:	bc70      	pop	{r4, r5, r6}
1a001d9c:	4770      	bx	lr
1a001d9e:	4770      	bx	lr
1a001da0:	1a005b20 	.word	0x1a005b20
1a001da4:	400f4000 	.word	0x400f4000

1a001da8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001da8:	2300      	movs	r3, #0
1a001daa:	2b03      	cmp	r3, #3
1a001dac:	d816      	bhi.n	1a001ddc <Board_TEC_Init+0x34>
{
1a001dae:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001db0:	490b      	ldr	r1, [pc, #44]	; (1a001de0 <Board_TEC_Init+0x38>)
1a001db2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001db6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a001dba:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a001dbc:	4c09      	ldr	r4, [pc, #36]	; (1a001de4 <Board_TEC_Init+0x3c>)
1a001dbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001dc2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001dc6:	2001      	movs	r0, #1
1a001dc8:	40a8      	lsls	r0, r5
1a001dca:	ea21 0100 	bic.w	r1, r1, r0
1a001dce:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001dd2:	3301      	adds	r3, #1
1a001dd4:	2b03      	cmp	r3, #3
1a001dd6:	d9eb      	bls.n	1a001db0 <Board_TEC_Init+0x8>
   }
}
1a001dd8:	bc30      	pop	{r4, r5}
1a001dda:	4770      	bx	lr
1a001ddc:	4770      	bx	lr
1a001dde:	bf00      	nop
1a001de0:	1a005b18 	.word	0x1a005b18
1a001de4:	400f4000 	.word	0x400f4000

1a001de8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001de8:	2300      	movs	r3, #0
1a001dea:	2b08      	cmp	r3, #8
1a001dec:	d816      	bhi.n	1a001e1c <Board_GPIO_Init+0x34>
{
1a001dee:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001df0:	490b      	ldr	r1, [pc, #44]	; (1a001e20 <Board_GPIO_Init+0x38>)
1a001df2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001df6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a001dfa:	784d      	ldrb	r5, [r1, #1]
1a001dfc:	4c09      	ldr	r4, [pc, #36]	; (1a001e24 <Board_GPIO_Init+0x3c>)
1a001dfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001e02:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001e06:	2001      	movs	r0, #1
1a001e08:	40a8      	lsls	r0, r5
1a001e0a:	ea21 0100 	bic.w	r1, r1, r0
1a001e0e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001e12:	3301      	adds	r3, #1
1a001e14:	2b08      	cmp	r3, #8
1a001e16:	d9eb      	bls.n	1a001df0 <Board_GPIO_Init+0x8>
   }
}
1a001e18:	bc30      	pop	{r4, r5}
1a001e1a:	4770      	bx	lr
1a001e1c:	4770      	bx	lr
1a001e1e:	bf00      	nop
1a001e20:	1a005b2c 	.word	0x1a005b2c
1a001e24:	400f4000 	.word	0x400f4000

1a001e28 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a001e28:	b510      	push	{r4, lr}
1a001e2a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a001e2c:	4c08      	ldr	r4, [pc, #32]	; (1a001e50 <Board_ADC_Init+0x28>)
1a001e2e:	4669      	mov	r1, sp
1a001e30:	4620      	mov	r0, r4
1a001e32:	f000 f9bd 	bl	1a0021b0 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a001e36:	4a07      	ldr	r2, [pc, #28]	; (1a001e54 <Board_ADC_Init+0x2c>)
1a001e38:	4669      	mov	r1, sp
1a001e3a:	4620      	mov	r0, r4
1a001e3c:	f000 f9f4 	bl	1a002228 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a001e40:	2200      	movs	r2, #0
1a001e42:	4669      	mov	r1, sp
1a001e44:	4620      	mov	r0, r4
1a001e46:	f000 fa08 	bl	1a00225a <Chip_ADC_SetResolution>
}
1a001e4a:	b002      	add	sp, #8
1a001e4c:	bd10      	pop	{r4, pc}
1a001e4e:	bf00      	nop
1a001e50:	400e3000 	.word	0x400e3000
1a001e54:	00061a80 	.word	0x00061a80

1a001e58 <Board_SPI_Init>:
{
1a001e58:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a001e5a:	4c0b      	ldr	r4, [pc, #44]	; (1a001e88 <Board_SPI_Init+0x30>)
1a001e5c:	4620      	mov	r0, r4
1a001e5e:	f000 fe3d 	bl	1a002adc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001e62:	6863      	ldr	r3, [r4, #4]
1a001e64:	f023 0304 	bic.w	r3, r3, #4
1a001e68:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001e6a:	6823      	ldr	r3, [r4, #0]
1a001e6c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001e70:	f043 0307 	orr.w	r3, r3, #7
1a001e74:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a001e76:	4905      	ldr	r1, [pc, #20]	; (1a001e8c <Board_SPI_Init+0x34>)
1a001e78:	4620      	mov	r0, r4
1a001e7a:	f000 fe10 	bl	1a002a9e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a001e7e:	6863      	ldr	r3, [r4, #4]
1a001e80:	f043 0302 	orr.w	r3, r3, #2
1a001e84:	6063      	str	r3, [r4, #4]
}
1a001e86:	bd10      	pop	{r4, pc}
1a001e88:	400c5000 	.word	0x400c5000
1a001e8c:	000186a0 	.word	0x000186a0

1a001e90 <Board_I2C_Init>:
{
1a001e90:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a001e92:	2000      	movs	r0, #0
1a001e94:	f000 fdb6 	bl	1a002a04 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a001e98:	4b04      	ldr	r3, [pc, #16]	; (1a001eac <Board_I2C_Init+0x1c>)
1a001e9a:	f640 0208 	movw	r2, #2056	; 0x808
1a001e9e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a001ea2:	4903      	ldr	r1, [pc, #12]	; (1a001eb0 <Board_I2C_Init+0x20>)
1a001ea4:	2000      	movs	r0, #0
1a001ea6:	f000 fdbf 	bl	1a002a28 <Chip_I2C_SetClockRate>
}
1a001eaa:	bd08      	pop	{r3, pc}
1a001eac:	40086000 	.word	0x40086000
1a001eb0:	000f4240 	.word	0x000f4240

1a001eb4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a001eb4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a001eb6:	4c07      	ldr	r4, [pc, #28]	; (1a001ed4 <Board_Debug_Init+0x20>)
1a001eb8:	4620      	mov	r0, r4
1a001eba:	f000 f897 	bl	1a001fec <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a001ebe:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001ec2:	4620      	mov	r0, r4
1a001ec4:	f000 f8dc 	bl	1a002080 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a001ec8:	2303      	movs	r3, #3
1a001eca:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a001ecc:	2301      	movs	r3, #1
1a001ece:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a001ed0:	bd10      	pop	{r4, pc}
1a001ed2:	bf00      	nop
1a001ed4:	400c1000 	.word	0x400c1000

1a001ed8 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a001ed8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a001eda:	f7ff ffeb 	bl	1a001eb4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a001ede:	4809      	ldr	r0, [pc, #36]	; (1a001f04 <Board_Init+0x2c>)
1a001ee0:	f000 fd7e 	bl	1a0029e0 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a001ee4:	f7ff ff80 	bl	1a001de8 <Board_GPIO_Init>
   Board_ADC_Init();
1a001ee8:	f7ff ff9e 	bl	1a001e28 <Board_ADC_Init>
   Board_SPI_Init();
1a001eec:	f7ff ffb4 	bl	1a001e58 <Board_SPI_Init>
   Board_I2C_Init();
1a001ef0:	f7ff ffce 	bl	1a001e90 <Board_I2C_Init>

   Board_LED_Init();
1a001ef4:	f7ff ff36 	bl	1a001d64 <Board_LED_Init>
   Board_TEC_Init();
1a001ef8:	f7ff ff56 	bl	1a001da8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a001efc:	f000 f9da 	bl	1a0022b4 <SystemCoreClockUpdate>
}
1a001f00:	bd08      	pop	{r3, pc}
1a001f02:	bf00      	nop
1a001f04:	400f4000 	.word	0x400f4000

1a001f08 <__stdio_init>:
{
   return Board_UARTGetChar();;
}

void __stdio_init()
{
1a001f08:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a001f0a:	f7ff ffd3 	bl	1a001eb4 <Board_Debug_Init>
1a001f0e:	bd08      	pop	{r3, pc}

1a001f10 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001f10:	2300      	movs	r3, #0
1a001f12:	2b1c      	cmp	r3, #28
1a001f14:	d812      	bhi.n	1a001f3c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a001f16:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001f18:	4a09      	ldr	r2, [pc, #36]	; (1a001f40 <Board_SetupMuxing+0x30>)
1a001f1a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001f1e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001f22:	784a      	ldrb	r2, [r1, #1]
1a001f24:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001f26:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001f2a:	4906      	ldr	r1, [pc, #24]	; (1a001f44 <Board_SetupMuxing+0x34>)
1a001f2c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001f30:	3301      	adds	r3, #1
1a001f32:	2b1c      	cmp	r3, #28
1a001f34:	d9f0      	bls.n	1a001f18 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001f36:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001f3a:	4770      	bx	lr
1a001f3c:	4770      	bx	lr
1a001f3e:	bf00      	nop
1a001f40:	1a005b48 	.word	0x1a005b48
1a001f44:	40086000 	.word	0x40086000

1a001f48 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a001f48:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a001f4a:	4a17      	ldr	r2, [pc, #92]	; (1a001fa8 <Board_SetupClocking+0x60>)
1a001f4c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001f50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001f54:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001f58:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001f5c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001f60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001f64:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001f68:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001f6c:	2201      	movs	r2, #1
1a001f6e:	490f      	ldr	r1, [pc, #60]	; (1a001fac <Board_SetupClocking+0x64>)
1a001f70:	2006      	movs	r0, #6
1a001f72:	f000 fc89 	bl	1a002888 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001f76:	2400      	movs	r4, #0
1a001f78:	b14c      	cbz	r4, 1a001f8e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001f7a:	4b0b      	ldr	r3, [pc, #44]	; (1a001fa8 <Board_SetupClocking+0x60>)
1a001f7c:	685a      	ldr	r2, [r3, #4]
1a001f7e:	f022 020c 	bic.w	r2, r2, #12
1a001f82:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a001f84:	685a      	ldr	r2, [r3, #4]
1a001f86:	f042 0203 	orr.w	r2, r2, #3
1a001f8a:	605a      	str	r2, [r3, #4]
}
1a001f8c:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a001f8e:	4808      	ldr	r0, [pc, #32]	; (1a001fb0 <Board_SetupClocking+0x68>)
1a001f90:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001f94:	2301      	movs	r3, #1
1a001f96:	788a      	ldrb	r2, [r1, #2]
1a001f98:	7849      	ldrb	r1, [r1, #1]
1a001f9a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001f9e:	f000 fbb5 	bl	1a00270c <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001fa2:	3401      	adds	r4, #1
1a001fa4:	e7e8      	b.n	1a001f78 <Board_SetupClocking+0x30>
1a001fa6:	bf00      	nop
1a001fa8:	40043000 	.word	0x40043000
1a001fac:	0c28cb00 	.word	0x0c28cb00
1a001fb0:	1a005b44 	.word	0x1a005b44

1a001fb4 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a001fb4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a001fb6:	f7ff ffab 	bl	1a001f10 <Board_SetupMuxing>
    Board_SetupClocking();
1a001fba:	f7ff ffc5 	bl	1a001f48 <Board_SetupClocking>
}
1a001fbe:	bd08      	pop	{r3, pc}

1a001fc0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001fc0:	4b09      	ldr	r3, [pc, #36]	; (1a001fe8 <Chip_UART_GetIndex+0x28>)
1a001fc2:	4298      	cmp	r0, r3
1a001fc4:	d009      	beq.n	1a001fda <Chip_UART_GetIndex+0x1a>
1a001fc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001fca:	4298      	cmp	r0, r3
1a001fcc:	d007      	beq.n	1a001fde <Chip_UART_GetIndex+0x1e>
1a001fce:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001fd2:	4298      	cmp	r0, r3
1a001fd4:	d005      	beq.n	1a001fe2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001fd6:	2000      	movs	r0, #0
1a001fd8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001fda:	2002      	movs	r0, #2
1a001fdc:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001fde:	2003      	movs	r0, #3
1a001fe0:	4770      	bx	lr
			return 1;
1a001fe2:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001fe4:	4770      	bx	lr
1a001fe6:	bf00      	nop
1a001fe8:	400c1000 	.word	0x400c1000

1a001fec <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001fec:	b530      	push	{r4, r5, lr}
1a001fee:	b083      	sub	sp, #12
1a001ff0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001ff2:	f7ff ffe5 	bl	1a001fc0 <Chip_UART_GetIndex>
1a001ff6:	2301      	movs	r3, #1
1a001ff8:	461a      	mov	r2, r3
1a001ffa:	4619      	mov	r1, r3
1a001ffc:	4d0e      	ldr	r5, [pc, #56]	; (1a002038 <Chip_UART_Init+0x4c>)
1a001ffe:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002002:	f000 fbc9 	bl	1a002798 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002006:	2307      	movs	r3, #7
1a002008:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00200a:	2300      	movs	r3, #0
1a00200c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00200e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002010:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002012:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002014:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002016:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002018:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00201a:	4b08      	ldr	r3, [pc, #32]	; (1a00203c <Chip_UART_Init+0x50>)
1a00201c:	429c      	cmp	r4, r3
1a00201e:	d006      	beq.n	1a00202e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002020:	2303      	movs	r3, #3
1a002022:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002024:	2310      	movs	r3, #16
1a002026:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002028:	9b01      	ldr	r3, [sp, #4]
}
1a00202a:	b003      	add	sp, #12
1a00202c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00202e:	2300      	movs	r3, #0
1a002030:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a002032:	69a3      	ldr	r3, [r4, #24]
1a002034:	9301      	str	r3, [sp, #4]
1a002036:	e7f3      	b.n	1a002020 <Chip_UART_Init+0x34>
1a002038:	1a005bc4 	.word	0x1a005bc4
1a00203c:	40082000 	.word	0x40082000

1a002040 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002040:	b538      	push	{r3, r4, r5, lr}
1a002042:	4605      	mov	r5, r0
1a002044:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002046:	f7ff ffbb 	bl	1a001fc0 <Chip_UART_GetIndex>
1a00204a:	4b0c      	ldr	r3, [pc, #48]	; (1a00207c <Chip_UART_SetBaud+0x3c>)
1a00204c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002050:	f000 fbf4 	bl	1a00283c <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002054:	0123      	lsls	r3, r4, #4
1a002056:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a00205a:	b2d9      	uxtb	r1, r3
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00205c:	68ea      	ldr	r2, [r5, #12]
1a00205e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a002062:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002064:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a002066:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00206a:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00206c:	68ea      	ldr	r2, [r5, #12]
1a00206e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002072:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002074:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002078:	0900      	lsrs	r0, r0, #4
1a00207a:	bd38      	pop	{r3, r4, r5, pc}
1a00207c:	1a005bbc 	.word	0x1a005bbc

1a002080 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002084:	b083      	sub	sp, #12
1a002086:	9001      	str	r0, [sp, #4]
1a002088:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00208a:	f7ff ff99 	bl	1a001fc0 <Chip_UART_GetIndex>
1a00208e:	4b32      	ldr	r3, [pc, #200]	; (1a002158 <Chip_UART_SetBaudFDR+0xd8>)
1a002090:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002094:	f000 fbd2 	bl	1a00283c <Chip_Clock_GetRate>
1a002098:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00209a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00209e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0020a0:	f04f 0b00 	mov.w	fp, #0
1a0020a4:	46a2      	mov	sl, r4
1a0020a6:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0020a8:	e02a      	b.n	1a002100 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0020aa:	4242      	negs	r2, r0
				div ++;
1a0020ac:	1c4b      	adds	r3, r1, #1
1a0020ae:	e017      	b.n	1a0020e0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0020b0:	b30a      	cbz	r2, 1a0020f6 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0020b2:	4617      	mov	r7, r2
			sd = d;
1a0020b4:	46ab      	mov	fp, r5
			sm = m;
1a0020b6:	46a2      	mov	sl, r4
			sdiv = div;
1a0020b8:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0020ba:	3501      	adds	r5, #1
1a0020bc:	42ac      	cmp	r4, r5
1a0020be:	d91e      	bls.n	1a0020fe <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0020c0:	0933      	lsrs	r3, r6, #4
1a0020c2:	0730      	lsls	r0, r6, #28
1a0020c4:	fba4 0100 	umull	r0, r1, r4, r0
1a0020c8:	fb04 1103 	mla	r1, r4, r3, r1
1a0020cc:	1962      	adds	r2, r4, r5
1a0020ce:	fb08 f202 	mul.w	r2, r8, r2
1a0020d2:	2300      	movs	r3, #0
1a0020d4:	f002 fe70 	bl	1a004db8 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0020d8:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0020da:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0020dc:	2800      	cmp	r0, #0
1a0020de:	dbe4      	blt.n	1a0020aa <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0020e0:	4297      	cmp	r7, r2
1a0020e2:	d3ea      	bcc.n	1a0020ba <Chip_UART_SetBaudFDR+0x3a>
1a0020e4:	2b00      	cmp	r3, #0
1a0020e6:	d0e8      	beq.n	1a0020ba <Chip_UART_SetBaudFDR+0x3a>
1a0020e8:	0c19      	lsrs	r1, r3, #16
1a0020ea:	d1e6      	bne.n	1a0020ba <Chip_UART_SetBaudFDR+0x3a>
1a0020ec:	2b02      	cmp	r3, #2
1a0020ee:	d8df      	bhi.n	1a0020b0 <Chip_UART_SetBaudFDR+0x30>
1a0020f0:	2d00      	cmp	r5, #0
1a0020f2:	d0dd      	beq.n	1a0020b0 <Chip_UART_SetBaudFDR+0x30>
1a0020f4:	e7e1      	b.n	1a0020ba <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0020f6:	4617      	mov	r7, r2
			sd = d;
1a0020f8:	46ab      	mov	fp, r5
			sm = m;
1a0020fa:	46a2      	mov	sl, r4
			sdiv = div;
1a0020fc:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0020fe:	3401      	adds	r4, #1
1a002100:	b11f      	cbz	r7, 1a00210a <Chip_UART_SetBaudFDR+0x8a>
1a002102:	2c0f      	cmp	r4, #15
1a002104:	d801      	bhi.n	1a00210a <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a002106:	2500      	movs	r5, #0
1a002108:	e7d8      	b.n	1a0020bc <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00210a:	f1b9 0f00 	cmp.w	r9, #0
1a00210e:	d01e      	beq.n	1a00214e <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002110:	9a01      	ldr	r2, [sp, #4]
1a002112:	4611      	mov	r1, r2
1a002114:	68d3      	ldr	r3, [r2, #12]
1a002116:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00211a:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a00211c:	fa5f f389 	uxtb.w	r3, r9
1a002120:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a002122:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a002126:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002128:	68d3      	ldr	r3, [r2, #12]
1a00212a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00212e:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002130:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002134:	b2db      	uxtb	r3, r3
1a002136:	f00b 020f 	and.w	r2, fp, #15
1a00213a:	4313      	orrs	r3, r2
1a00213c:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00213e:	0933      	lsrs	r3, r6, #4
1a002140:	fb0a f303 	mul.w	r3, sl, r3
1a002144:	44da      	add	sl, fp
1a002146:	fb09 f90a 	mul.w	r9, r9, sl
1a00214a:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00214e:	4648      	mov	r0, r9
1a002150:	b003      	add	sp, #12
1a002152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002156:	bf00      	nop
1a002158:	1a005bbc 	.word	0x1a005bbc

1a00215c <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a00215c:	4b03      	ldr	r3, [pc, #12]	; (1a00216c <Chip_ADC_GetClockIndex+0x10>)
1a00215e:	4298      	cmp	r0, r3
1a002160:	d001      	beq.n	1a002166 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002162:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002164:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a002166:	2004      	movs	r0, #4
1a002168:	4770      	bx	lr
1a00216a:	bf00      	nop
1a00216c:	400e4000 	.word	0x400e4000

1a002170 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002170:	b570      	push	{r4, r5, r6, lr}
1a002172:	460d      	mov	r5, r1
1a002174:	4614      	mov	r4, r2
1a002176:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002178:	f7ff fff0 	bl	1a00215c <Chip_ADC_GetClockIndex>
1a00217c:	f000 fb5e 	bl	1a00283c <Chip_Clock_GetRate>
	if (burstMode) {
1a002180:	b155      	cbz	r5, 1a002198 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a002182:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002186:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00218a:	0064      	lsls	r4, r4, #1
1a00218c:	fbb0 f0f4 	udiv	r0, r0, r4
1a002190:	b2c0      	uxtb	r0, r0
1a002192:	3801      	subs	r0, #1
	return div;
}
1a002194:	b2c0      	uxtb	r0, r0
1a002196:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a002198:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00219c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0021a0:	e7f1      	b.n	1a002186 <getClkDiv+0x16>

1a0021a2 <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a0021a2:	6803      	ldr	r3, [r0, #0]
1a0021a4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a0021a8:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a0021ac:	6001      	str	r1, [r0, #0]
}
1a0021ae:	4770      	bx	lr

1a0021b0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0021b0:	b538      	push	{r3, r4, r5, lr}
1a0021b2:	4605      	mov	r5, r0
1a0021b4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0021b6:	f7ff ffd1 	bl	1a00215c <Chip_ADC_GetClockIndex>
1a0021ba:	2301      	movs	r3, #1
1a0021bc:	461a      	mov	r2, r3
1a0021be:	4619      	mov	r1, r3
1a0021c0:	f000 faea 	bl	1a002798 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0021c4:	2100      	movs	r1, #0
1a0021c6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0021c8:	4a08      	ldr	r2, [pc, #32]	; (1a0021ec <Chip_ADC_Init+0x3c>)
1a0021ca:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0021cc:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0021ce:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0021d0:	230b      	movs	r3, #11
1a0021d2:	4628      	mov	r0, r5
1a0021d4:	f7ff ffcc 	bl	1a002170 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0021d8:	0200      	lsls	r0, r0, #8
1a0021da:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0021de:	7920      	ldrb	r0, [r4, #4]
1a0021e0:	0440      	lsls	r0, r0, #17
1a0021e2:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0021e6:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0021e8:	6028      	str	r0, [r5, #0]
}
1a0021ea:	bd38      	pop	{r3, r4, r5, pc}
1a0021ec:	00061a80 	.word	0x00061a80

1a0021f0 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a0021f0:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a0021f2:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0021f6:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a0021f8:	2200      	movs	r2, #0
1a0021fa:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a0021fc:	f7ff ffae 	bl	1a00215c <Chip_ADC_GetClockIndex>
1a002200:	f000 fb02 	bl	1a002808 <Chip_Clock_Disable>
}
1a002204:	bd08      	pop	{r3, pc}

1a002206 <Chip_ADC_Int_SetChannelCmd>:
}

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002206:	2a01      	cmp	r2, #1
1a002208:	d006      	beq.n	1a002218 <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a00220a:	68c3      	ldr	r3, [r0, #12]
1a00220c:	2201      	movs	r2, #1
1a00220e:	408a      	lsls	r2, r1
1a002210:	ea23 0302 	bic.w	r3, r3, r2
1a002214:	60c3      	str	r3, [r0, #12]
1a002216:	4770      	bx	lr
{
1a002218:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a00221a:	68c4      	ldr	r4, [r0, #12]
1a00221c:	408a      	lsls	r2, r1
1a00221e:	4314      	orrs	r4, r2
1a002220:	60c4      	str	r4, [r0, #12]
	}
}
1a002222:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002226:	4770      	bx	lr

1a002228 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002228:	b570      	push	{r4, r5, r6, lr}
1a00222a:	4605      	mov	r5, r0
1a00222c:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00222e:	6804      	ldr	r4, [r0, #0]
1a002230:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002234:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002238:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00223a:	790b      	ldrb	r3, [r1, #4]
1a00223c:	f1c3 030b 	rsb	r3, r3, #11
1a002240:	b2db      	uxtb	r3, r3
1a002242:	7949      	ldrb	r1, [r1, #5]
1a002244:	f7ff ff94 	bl	1a002170 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002248:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00224c:	7933      	ldrb	r3, [r6, #4]
1a00224e:	045b      	lsls	r3, r3, #17
1a002250:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002254:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a002256:	602b      	str	r3, [r5, #0]
}
1a002258:	bd70      	pop	{r4, r5, r6, pc}

1a00225a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00225a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00225c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00225e:	680a      	ldr	r2, [r1, #0]
1a002260:	f7ff ffe2 	bl	1a002228 <Chip_ADC_SetSampleRate>
}
1a002264:	bd08      	pop	{r3, pc}

1a002266 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002266:	2a01      	cmp	r2, #1
1a002268:	d00a      	beq.n	1a002280 <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a00226a:	6802      	ldr	r2, [r0, #0]
1a00226c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a002270:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a002272:	6803      	ldr	r3, [r0, #0]
1a002274:	2201      	movs	r2, #1
1a002276:	408a      	lsls	r2, r1
1a002278:	ea23 0302 	bic.w	r3, r3, r2
1a00227c:	6003      	str	r3, [r0, #0]
1a00227e:	4770      	bx	lr
{
1a002280:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a002282:	6804      	ldr	r4, [r0, #0]
1a002284:	408a      	lsls	r2, r1
1a002286:	4314      	orrs	r4, r2
1a002288:	6004      	str	r4, [r0, #0]
	}
}
1a00228a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00228e:	4770      	bx	lr

1a002290 <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a002290:	b538      	push	{r3, r4, r5, lr}
1a002292:	4604      	mov	r4, r0
1a002294:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a002296:	2100      	movs	r1, #0
1a002298:	f7ff ff83 	bl	1a0021a2 <setStartMode>
	
    if (NewState == DISABLE) {
1a00229c:	b925      	cbnz	r5, 1a0022a8 <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a00229e:	6823      	ldr	r3, [r4, #0]
1a0022a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0022a4:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a0022a6:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a0022a8:	6823      	ldr	r3, [r4, #0]
1a0022aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0022ae:	6023      	str	r3, [r4, #0]
}
1a0022b0:	e7f9      	b.n	1a0022a6 <Chip_ADC_SetBurstCmd+0x16>
1a0022b2:	Address 0x000000001a0022b2 is out of bounds.


1a0022b4 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0022b4:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0022b6:	2069      	movs	r0, #105	; 0x69
1a0022b8:	f000 fac0 	bl	1a00283c <Chip_Clock_GetRate>
1a0022bc:	4b01      	ldr	r3, [pc, #4]	; (1a0022c4 <SystemCoreClockUpdate+0x10>)
1a0022be:	6018      	str	r0, [r3, #0]
}
1a0022c0:	bd08      	pop	{r3, pc}
1a0022c2:	bf00      	nop
1a0022c4:	10000d6c 	.word	0x10000d6c

1a0022c8 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0022c8:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0022ca:	680b      	ldr	r3, [r1, #0]
1a0022cc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0022d0:	d002      	beq.n	1a0022d8 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0022d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0022d6:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0022d8:	4607      	mov	r7, r0
1a0022da:	2501      	movs	r5, #1
1a0022dc:	e03a      	b.n	1a002354 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0022de:	694b      	ldr	r3, [r1, #20]
1a0022e0:	fb03 f302 	mul.w	r3, r3, r2
1a0022e4:	fbb3 f3f5 	udiv	r3, r3, r5
1a0022e8:	e01c      	b.n	1a002324 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0022ea:	461c      	mov	r4, r3
	if (val < 0)
1a0022ec:	ebb0 0c04 	subs.w	ip, r0, r4
1a0022f0:	d427      	bmi.n	1a002342 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0022f2:	4567      	cmp	r7, ip
1a0022f4:	d906      	bls.n	1a002304 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a0022f6:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0022f8:	1c77      	adds	r7, r6, #1
1a0022fa:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0022fc:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0022fe:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002300:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002302:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a002304:	3201      	adds	r2, #1
1a002306:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00230a:	dc1d      	bgt.n	1a002348 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a00230c:	680c      	ldr	r4, [r1, #0]
1a00230e:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002312:	d0e4      	beq.n	1a0022de <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002314:	1c73      	adds	r3, r6, #1
1a002316:	fa02 fc03 	lsl.w	ip, r2, r3
1a00231a:	694b      	ldr	r3, [r1, #20]
1a00231c:	fb03 f30c 	mul.w	r3, r3, ip
1a002320:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002324:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a002360 <pll_calc_divs+0x98>
1a002328:	4563      	cmp	r3, ip
1a00232a:	d9eb      	bls.n	1a002304 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00232c:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a002364 <pll_calc_divs+0x9c>
1a002330:	4563      	cmp	r3, ip
1a002332:	d809      	bhi.n	1a002348 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a002334:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002338:	d1d7      	bne.n	1a0022ea <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a00233a:	1c74      	adds	r4, r6, #1
1a00233c:	fa23 f404 	lsr.w	r4, r3, r4
1a002340:	e7d4      	b.n	1a0022ec <pll_calc_divs+0x24>
		return -val;
1a002342:	f1cc 0c00 	rsb	ip, ip, #0
1a002346:	e7d4      	b.n	1a0022f2 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a002348:	3601      	adds	r6, #1
1a00234a:	2e03      	cmp	r6, #3
1a00234c:	dc01      	bgt.n	1a002352 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a00234e:	2201      	movs	r2, #1
1a002350:	e7d9      	b.n	1a002306 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a002352:	3501      	adds	r5, #1
1a002354:	2d04      	cmp	r5, #4
1a002356:	dc01      	bgt.n	1a00235c <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a002358:	2600      	movs	r6, #0
1a00235a:	e7f6      	b.n	1a00234a <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a00235c:	bcf0      	pop	{r4, r5, r6, r7}
1a00235e:	4770      	bx	lr
1a002360:	094c5eff 	.word	0x094c5eff
1a002364:	1312d000 	.word	0x1312d000

1a002368 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002368:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00236a:	b099      	sub	sp, #100	; 0x64
1a00236c:	4605      	mov	r5, r0
1a00236e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002370:	225c      	movs	r2, #92	; 0x5c
1a002372:	2100      	movs	r1, #0
1a002374:	a801      	add	r0, sp, #4
1a002376:	f002 fed5 	bl	1a005124 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00237a:	2380      	movs	r3, #128	; 0x80
1a00237c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00237e:	6963      	ldr	r3, [r4, #20]
1a002380:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002382:	7923      	ldrb	r3, [r4, #4]
1a002384:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002388:	4669      	mov	r1, sp
1a00238a:	4628      	mov	r0, r5
1a00238c:	f7ff ff9c 	bl	1a0022c8 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002390:	9b06      	ldr	r3, [sp, #24]
1a002392:	42ab      	cmp	r3, r5
1a002394:	d027      	beq.n	1a0023e6 <pll_get_frac+0x7e>
	if (val < 0)
1a002396:	1aeb      	subs	r3, r5, r3
1a002398:	d42e      	bmi.n	1a0023f8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00239a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00239c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00239e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0023a2:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0023a4:	6963      	ldr	r3, [r4, #20]
1a0023a6:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0023a8:	7923      	ldrb	r3, [r4, #4]
1a0023aa:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0023ae:	a910      	add	r1, sp, #64	; 0x40
1a0023b0:	4628      	mov	r0, r5
1a0023b2:	f7ff ff89 	bl	1a0022c8 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0023b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0023b8:	42ab      	cmp	r3, r5
1a0023ba:	d01f      	beq.n	1a0023fc <pll_get_frac+0x94>
	if (val < 0)
1a0023bc:	1aeb      	subs	r3, r5, r3
1a0023be:	d425      	bmi.n	1a00240c <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0023c0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0023c2:	4b2b      	ldr	r3, [pc, #172]	; (1a002470 <pll_get_frac+0x108>)
1a0023c4:	429d      	cmp	r5, r3
1a0023c6:	d923      	bls.n	1a002410 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0023c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0023ca:	1aed      	subs	r5, r5, r3
1a0023cc:	d433      	bmi.n	1a002436 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0023ce:	42ae      	cmp	r6, r5
1a0023d0:	dc3b      	bgt.n	1a00244a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0023d2:	42be      	cmp	r6, r7
1a0023d4:	dc31      	bgt.n	1a00243a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0023d6:	466d      	mov	r5, sp
1a0023d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0023da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0023dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0023e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0023e4:	e006      	b.n	1a0023f4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0023e6:	466d      	mov	r5, sp
1a0023e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0023ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0023ec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0023f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0023f4:	b019      	add	sp, #100	; 0x64
1a0023f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0023f8:	425b      	negs	r3, r3
1a0023fa:	e7ce      	b.n	1a00239a <pll_get_frac+0x32>
		*ppll = pll[2];
1a0023fc:	ad10      	add	r5, sp, #64	; 0x40
1a0023fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002400:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002402:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002406:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00240a:	e7f3      	b.n	1a0023f4 <pll_get_frac+0x8c>
		return -val;
1a00240c:	425b      	negs	r3, r3
1a00240e:	e7d7      	b.n	1a0023c0 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002410:	2340      	movs	r3, #64	; 0x40
1a002412:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002414:	6963      	ldr	r3, [r4, #20]
1a002416:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002418:	a908      	add	r1, sp, #32
1a00241a:	4628      	mov	r0, r5
1a00241c:	f7ff ff54 	bl	1a0022c8 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002420:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002422:	42ab      	cmp	r3, r5
1a002424:	d1d0      	bne.n	1a0023c8 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002426:	ad08      	add	r5, sp, #32
1a002428:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00242a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00242c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002430:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002434:	e7de      	b.n	1a0023f4 <pll_get_frac+0x8c>
		return -val;
1a002436:	426d      	negs	r5, r5
1a002438:	e7c9      	b.n	1a0023ce <pll_get_frac+0x66>
			*ppll = pll[2];
1a00243a:	ad10      	add	r5, sp, #64	; 0x40
1a00243c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00243e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002440:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002444:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002448:	e7d4      	b.n	1a0023f4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00244a:	42af      	cmp	r7, r5
1a00244c:	db07      	blt.n	1a00245e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00244e:	ad08      	add	r5, sp, #32
1a002450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002454:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002458:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00245c:	e7ca      	b.n	1a0023f4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00245e:	ad10      	add	r5, sp, #64	; 0x40
1a002460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002464:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002468:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00246c:	e7c2      	b.n	1a0023f4 <pll_get_frac+0x8c>
1a00246e:	bf00      	nop
1a002470:	068e7780 	.word	0x068e7780

1a002474 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002474:	b430      	push	{r4, r5}
1a002476:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002478:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00247a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00247c:	e000      	b.n	1a002480 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00247e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002480:	281c      	cmp	r0, #28
1a002482:	d118      	bne.n	1a0024b6 <Chip_Clock_FindBaseClock+0x42>
1a002484:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002488:	0051      	lsls	r1, r2, #1
1a00248a:	4a0c      	ldr	r2, [pc, #48]	; (1a0024bc <Chip_Clock_FindBaseClock+0x48>)
1a00248c:	440a      	add	r2, r1
1a00248e:	7914      	ldrb	r4, [r2, #4]
1a002490:	4284      	cmp	r4, r0
1a002492:	d010      	beq.n	1a0024b6 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002494:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002498:	004a      	lsls	r2, r1, #1
1a00249a:	4908      	ldr	r1, [pc, #32]	; (1a0024bc <Chip_Clock_FindBaseClock+0x48>)
1a00249c:	5a8a      	ldrh	r2, [r1, r2]
1a00249e:	42aa      	cmp	r2, r5
1a0024a0:	d8ed      	bhi.n	1a00247e <Chip_Clock_FindBaseClock+0xa>
1a0024a2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0024a6:	0051      	lsls	r1, r2, #1
1a0024a8:	4a04      	ldr	r2, [pc, #16]	; (1a0024bc <Chip_Clock_FindBaseClock+0x48>)
1a0024aa:	440a      	add	r2, r1
1a0024ac:	8852      	ldrh	r2, [r2, #2]
1a0024ae:	42aa      	cmp	r2, r5
1a0024b0:	d3e5      	bcc.n	1a00247e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a0024b2:	4620      	mov	r0, r4
1a0024b4:	e7e4      	b.n	1a002480 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a0024b6:	bc30      	pop	{r4, r5}
1a0024b8:	4770      	bx	lr
1a0024ba:	bf00      	nop
1a0024bc:	1a005bd8 	.word	0x1a005bd8

1a0024c0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0024c0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0024c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0024c6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0024c8:	4a0d      	ldr	r2, [pc, #52]	; (1a002500 <Chip_Clock_EnableCrystal+0x40>)
1a0024ca:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0024cc:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0024d0:	6992      	ldr	r2, [r2, #24]
1a0024d2:	428a      	cmp	r2, r1
1a0024d4:	d001      	beq.n	1a0024da <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0024d6:	4a0a      	ldr	r2, [pc, #40]	; (1a002500 <Chip_Clock_EnableCrystal+0x40>)
1a0024d8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0024da:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0024de:	4a09      	ldr	r2, [pc, #36]	; (1a002504 <Chip_Clock_EnableCrystal+0x44>)
1a0024e0:	6811      	ldr	r1, [r2, #0]
1a0024e2:	4a09      	ldr	r2, [pc, #36]	; (1a002508 <Chip_Clock_EnableCrystal+0x48>)
1a0024e4:	4291      	cmp	r1, r2
1a0024e6:	d901      	bls.n	1a0024ec <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0024e8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0024ec:	4a04      	ldr	r2, [pc, #16]	; (1a002500 <Chip_Clock_EnableCrystal+0x40>)
1a0024ee:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0024f0:	9b01      	ldr	r3, [sp, #4]
1a0024f2:	1e5a      	subs	r2, r3, #1
1a0024f4:	9201      	str	r2, [sp, #4]
1a0024f6:	2b00      	cmp	r3, #0
1a0024f8:	d1fa      	bne.n	1a0024f0 <Chip_Clock_EnableCrystal+0x30>
}
1a0024fa:	b002      	add	sp, #8
1a0024fc:	4770      	bx	lr
1a0024fe:	bf00      	nop
1a002500:	40050000 	.word	0x40050000
1a002504:	1a005b40 	.word	0x1a005b40
1a002508:	01312cff 	.word	0x01312cff

1a00250c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a00250c:	3012      	adds	r0, #18
1a00250e:	4b05      	ldr	r3, [pc, #20]	; (1a002524 <Chip_Clock_GetDividerSource+0x18>)
1a002510:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002514:	f010 0f01 	tst.w	r0, #1
1a002518:	d102      	bne.n	1a002520 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00251a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00251e:	4770      	bx	lr
		return CLKINPUT_PD;
1a002520:	2011      	movs	r0, #17
}
1a002522:	4770      	bx	lr
1a002524:	40050000 	.word	0x40050000

1a002528 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002528:	f100 0212 	add.w	r2, r0, #18
1a00252c:	4b03      	ldr	r3, [pc, #12]	; (1a00253c <Chip_Clock_GetDividerDivisor+0x14>)
1a00252e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002532:	4b03      	ldr	r3, [pc, #12]	; (1a002540 <Chip_Clock_GetDividerDivisor+0x18>)
1a002534:	5c18      	ldrb	r0, [r3, r0]
}
1a002536:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00253a:	4770      	bx	lr
1a00253c:	40050000 	.word	0x40050000
1a002540:	1a005bd0 	.word	0x1a005bd0

1a002544 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002544:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002546:	2810      	cmp	r0, #16
1a002548:	d80a      	bhi.n	1a002560 <Chip_Clock_GetClockInputHz+0x1c>
1a00254a:	e8df f000 	tbb	[pc, r0]
1a00254e:	0b44      	.short	0x0b44
1a002550:	0921180d 	.word	0x0921180d
1a002554:	2d2a2724 	.word	0x2d2a2724
1a002558:	34300909 	.word	0x34300909
1a00255c:	3c38      	.short	0x3c38
1a00255e:	40          	.byte	0x40
1a00255f:	00          	.byte	0x00
	uint32_t rate = 0;
1a002560:	2000      	movs	r0, #0
1a002562:	e03a      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002564:	481e      	ldr	r0, [pc, #120]	; (1a0025e0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002566:	e038      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002568:	4b1e      	ldr	r3, [pc, #120]	; (1a0025e4 <Chip_Clock_GetClockInputHz+0xa0>)
1a00256a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00256e:	f003 0307 	and.w	r3, r3, #7
1a002572:	2b04      	cmp	r3, #4
1a002574:	d001      	beq.n	1a00257a <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002576:	481c      	ldr	r0, [pc, #112]	; (1a0025e8 <Chip_Clock_GetClockInputHz+0xa4>)
1a002578:	e02f      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a00257a:	2000      	movs	r0, #0
1a00257c:	e02d      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00257e:	4b19      	ldr	r3, [pc, #100]	; (1a0025e4 <Chip_Clock_GetClockInputHz+0xa0>)
1a002580:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002584:	f003 0307 	and.w	r3, r3, #7
1a002588:	2b04      	cmp	r3, #4
1a00258a:	d027      	beq.n	1a0025dc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a00258c:	4816      	ldr	r0, [pc, #88]	; (1a0025e8 <Chip_Clock_GetClockInputHz+0xa4>)
1a00258e:	e024      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002590:	4b16      	ldr	r3, [pc, #88]	; (1a0025ec <Chip_Clock_GetClockInputHz+0xa8>)
1a002592:	6818      	ldr	r0, [r3, #0]
		break;
1a002594:	e021      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002596:	4b16      	ldr	r3, [pc, #88]	; (1a0025f0 <Chip_Clock_GetClockInputHz+0xac>)
1a002598:	6818      	ldr	r0, [r3, #0]
		break;
1a00259a:	e01e      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a00259c:	4b15      	ldr	r3, [pc, #84]	; (1a0025f4 <Chip_Clock_GetClockInputHz+0xb0>)
1a00259e:	6818      	ldr	r0, [r3, #0]
		break;
1a0025a0:	e01b      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0025a2:	4b14      	ldr	r3, [pc, #80]	; (1a0025f4 <Chip_Clock_GetClockInputHz+0xb0>)
1a0025a4:	6858      	ldr	r0, [r3, #4]
		break;
1a0025a6:	e018      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0025a8:	f000 f868 	bl	1a00267c <Chip_Clock_GetMainPLLHz>
		break;
1a0025ac:	e015      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0025ae:	2100      	movs	r1, #0
1a0025b0:	f000 f89a 	bl	1a0026e8 <Chip_Clock_GetDivRate>
		break;
1a0025b4:	e011      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0025b6:	2101      	movs	r1, #1
1a0025b8:	f000 f896 	bl	1a0026e8 <Chip_Clock_GetDivRate>
		break;
1a0025bc:	e00d      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0025be:	2102      	movs	r1, #2
1a0025c0:	f000 f892 	bl	1a0026e8 <Chip_Clock_GetDivRate>
		break;
1a0025c4:	e009      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0025c6:	2103      	movs	r1, #3
1a0025c8:	f000 f88e 	bl	1a0026e8 <Chip_Clock_GetDivRate>
		break;
1a0025cc:	e005      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0025ce:	2104      	movs	r1, #4
1a0025d0:	f000 f88a 	bl	1a0026e8 <Chip_Clock_GetDivRate>
		break;
1a0025d4:	e001      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a0025d6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a0025da:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a0025dc:	4806      	ldr	r0, [pc, #24]	; (1a0025f8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a0025de:	e7fc      	b.n	1a0025da <Chip_Clock_GetClockInputHz+0x96>
1a0025e0:	00b71b00 	.word	0x00b71b00
1a0025e4:	40043000 	.word	0x40043000
1a0025e8:	017d7840 	.word	0x017d7840
1a0025ec:	1a005b14 	.word	0x1a005b14
1a0025f0:	1a005b40 	.word	0x1a005b40
1a0025f4:	10000cb0 	.word	0x10000cb0
1a0025f8:	02faf080 	.word	0x02faf080

1a0025fc <Chip_Clock_CalcMainPLLValue>:
{
1a0025fc:	b538      	push	{r3, r4, r5, lr}
1a0025fe:	4605      	mov	r5, r0
1a002600:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002602:	7908      	ldrb	r0, [r1, #4]
1a002604:	f7ff ff9e 	bl	1a002544 <Chip_Clock_GetClockInputHz>
1a002608:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00260a:	4b19      	ldr	r3, [pc, #100]	; (1a002670 <Chip_Clock_CalcMainPLLValue+0x74>)
1a00260c:	442b      	add	r3, r5
1a00260e:	4a19      	ldr	r2, [pc, #100]	; (1a002674 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002610:	4293      	cmp	r3, r2
1a002612:	d821      	bhi.n	1a002658 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002614:	b318      	cbz	r0, 1a00265e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002616:	2380      	movs	r3, #128	; 0x80
1a002618:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00261a:	2300      	movs	r3, #0
1a00261c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00261e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002620:	fbb5 f3f0 	udiv	r3, r5, r0
1a002624:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002626:	4a14      	ldr	r2, [pc, #80]	; (1a002678 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002628:	4295      	cmp	r5, r2
1a00262a:	d903      	bls.n	1a002634 <Chip_Clock_CalcMainPLLValue+0x38>
1a00262c:	fb03 f000 	mul.w	r0, r3, r0
1a002630:	42a8      	cmp	r0, r5
1a002632:	d007      	beq.n	1a002644 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002634:	4621      	mov	r1, r4
1a002636:	4628      	mov	r0, r5
1a002638:	f7ff fe96 	bl	1a002368 <pll_get_frac>
		if (!ppll->nsel) {
1a00263c:	68a3      	ldr	r3, [r4, #8]
1a00263e:	b18b      	cbz	r3, 1a002664 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002640:	3b01      	subs	r3, #1
1a002642:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002644:	6923      	ldr	r3, [r4, #16]
1a002646:	b183      	cbz	r3, 1a00266a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002648:	68e2      	ldr	r2, [r4, #12]
1a00264a:	b10a      	cbz	r2, 1a002650 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a00264c:	3a01      	subs	r2, #1
1a00264e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002650:	3b01      	subs	r3, #1
1a002652:	6123      	str	r3, [r4, #16]
	return 0;
1a002654:	2000      	movs	r0, #0
}
1a002656:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00265c:	e7fb      	b.n	1a002656 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00265e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002662:	e7f8      	b.n	1a002656 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002664:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002668:	e7f5      	b.n	1a002656 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a00266a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00266e:	e7f2      	b.n	1a002656 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002670:	ff6b3a10 	.word	0xff6b3a10
1a002674:	0b940510 	.word	0x0b940510
1a002678:	094c5eff 	.word	0x094c5eff

1a00267c <Chip_Clock_GetMainPLLHz>:
{
1a00267c:	b530      	push	{r4, r5, lr}
1a00267e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002680:	4d17      	ldr	r5, [pc, #92]	; (1a0026e0 <Chip_Clock_GetMainPLLHz+0x64>)
1a002682:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002684:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002688:	f7ff ff5c 	bl	1a002544 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a00268c:	4b15      	ldr	r3, [pc, #84]	; (1a0026e4 <Chip_Clock_GetMainPLLHz+0x68>)
1a00268e:	681b      	ldr	r3, [r3, #0]
1a002690:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002692:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002694:	f013 0f01 	tst.w	r3, #1
1a002698:	d020      	beq.n	1a0026dc <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a00269a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00269e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0026a2:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0026a6:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0026aa:	3301      	adds	r3, #1
	n = nsel + 1;
1a0026ac:	3201      	adds	r2, #1
	p = ptab[psel];
1a0026ae:	f10d 0c08 	add.w	ip, sp, #8
1a0026b2:	4461      	add	r1, ip
1a0026b4:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0026b8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0026bc:	d108      	bne.n	1a0026d0 <Chip_Clock_GetMainPLLHz+0x54>
1a0026be:	b93d      	cbnz	r5, 1a0026d0 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0026c0:	0049      	lsls	r1, r1, #1
1a0026c2:	fbb3 f3f1 	udiv	r3, r3, r1
1a0026c6:	fbb0 f0f2 	udiv	r0, r0, r2
1a0026ca:	fb00 f003 	mul.w	r0, r0, r3
1a0026ce:	e003      	b.n	1a0026d8 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a0026d0:	fbb0 f0f2 	udiv	r0, r0, r2
1a0026d4:	fb03 f000 	mul.w	r0, r3, r0
}
1a0026d8:	b003      	add	sp, #12
1a0026da:	bd30      	pop	{r4, r5, pc}
		return 0;
1a0026dc:	2000      	movs	r0, #0
1a0026de:	e7fb      	b.n	1a0026d8 <Chip_Clock_GetMainPLLHz+0x5c>
1a0026e0:	40050000 	.word	0x40050000
1a0026e4:	1a005bcc 	.word	0x1a005bcc

1a0026e8 <Chip_Clock_GetDivRate>:
{
1a0026e8:	b538      	push	{r3, r4, r5, lr}
1a0026ea:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a0026ec:	4608      	mov	r0, r1
1a0026ee:	f7ff ff0d 	bl	1a00250c <Chip_Clock_GetDividerSource>
1a0026f2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0026f4:	4620      	mov	r0, r4
1a0026f6:	f7ff ff17 	bl	1a002528 <Chip_Clock_GetDividerDivisor>
1a0026fa:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0026fc:	4628      	mov	r0, r5
1a0026fe:	f7ff ff21 	bl	1a002544 <Chip_Clock_GetClockInputHz>
1a002702:	3401      	adds	r4, #1
}
1a002704:	fbb0 f0f4 	udiv	r0, r0, r4
1a002708:	bd38      	pop	{r3, r4, r5, pc}
1a00270a:	Address 0x000000001a00270a is out of bounds.


1a00270c <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a00270c:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00270e:	f100 0416 	add.w	r4, r0, #22
1a002712:	00a4      	lsls	r4, r4, #2
1a002714:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002718:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a00271c:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00271e:	281b      	cmp	r0, #27
1a002720:	d813      	bhi.n	1a00274a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002722:	2911      	cmp	r1, #17
1a002724:	d01a      	beq.n	1a00275c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002726:	4d0e      	ldr	r5, [pc, #56]	; (1a002760 <Chip_Clock_SetBaseClock+0x54>)
1a002728:	4025      	ands	r5, r4

			if (autoblocken) {
1a00272a:	b10a      	cbz	r2, 1a002730 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a00272c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002730:	b10b      	cbz	r3, 1a002736 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002732:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002736:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00273a:	3016      	adds	r0, #22
1a00273c:	0080      	lsls	r0, r0, #2
1a00273e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002742:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002746:	6045      	str	r5, [r0, #4]
1a002748:	e008      	b.n	1a00275c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00274a:	f044 0401 	orr.w	r4, r4, #1
1a00274e:	3016      	adds	r0, #22
1a002750:	0080      	lsls	r0, r0, #2
1a002752:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002756:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00275a:	6044      	str	r4, [r0, #4]
	}
}
1a00275c:	bc30      	pop	{r4, r5}
1a00275e:	4770      	bx	lr
1a002760:	e0fff7fe 	.word	0xe0fff7fe

1a002764 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002764:	281b      	cmp	r0, #27
1a002766:	d80c      	bhi.n	1a002782 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002768:	3016      	adds	r0, #22
1a00276a:	0080      	lsls	r0, r0, #2
1a00276c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002770:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002774:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002776:	f010 0f01 	tst.w	r0, #1
1a00277a:	d104      	bne.n	1a002786 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00277c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002780:	4770      	bx	lr
		return CLKINPUT_PD;
1a002782:	2011      	movs	r0, #17
1a002784:	4770      	bx	lr
		return CLKINPUT_PD;
1a002786:	2011      	movs	r0, #17
}
1a002788:	4770      	bx	lr

1a00278a <Chip_Clock_GetBaseClocktHz>:
{
1a00278a:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a00278c:	f7ff ffea 	bl	1a002764 <Chip_Clock_GetBaseClock>
1a002790:	f7ff fed8 	bl	1a002544 <Chip_Clock_GetClockInputHz>
}
1a002794:	bd08      	pop	{r3, pc}
1a002796:	Address 0x000000001a002796 is out of bounds.


1a002798 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002798:	b971      	cbnz	r1, 1a0027b8 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a00279a:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a00279c:	b10a      	cbz	r2, 1a0027a2 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a00279e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0027a2:	2b02      	cmp	r3, #2
1a0027a4:	d00a      	beq.n	1a0027bc <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0027a6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0027aa:	d30a      	bcc.n	1a0027c2 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0027ac:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0027b0:	4b06      	ldr	r3, [pc, #24]	; (1a0027cc <Chip_Clock_EnableOpts+0x34>)
1a0027b2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0027b6:	4770      	bx	lr
		reg |= (1 << 1);
1a0027b8:	2103      	movs	r1, #3
1a0027ba:	e7ef      	b.n	1a00279c <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0027bc:	f041 0120 	orr.w	r1, r1, #32
1a0027c0:	e7f1      	b.n	1a0027a6 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0027c2:	3020      	adds	r0, #32
1a0027c4:	4b02      	ldr	r3, [pc, #8]	; (1a0027d0 <Chip_Clock_EnableOpts+0x38>)
1a0027c6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a0027ca:	4770      	bx	lr
1a0027cc:	40052000 	.word	0x40052000
1a0027d0:	40051000 	.word	0x40051000

1a0027d4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0027d4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0027d8:	d309      	bcc.n	1a0027ee <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a0027da:	4a09      	ldr	r2, [pc, #36]	; (1a002800 <Chip_Clock_Enable+0x2c>)
1a0027dc:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0027e0:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0027e4:	f043 0301 	orr.w	r3, r3, #1
1a0027e8:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0027ec:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0027ee:	4a05      	ldr	r2, [pc, #20]	; (1a002804 <Chip_Clock_Enable+0x30>)
1a0027f0:	3020      	adds	r0, #32
1a0027f2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0027f6:	f043 0301 	orr.w	r3, r3, #1
1a0027fa:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0027fe:	4770      	bx	lr
1a002800:	40052000 	.word	0x40052000
1a002804:	40051000 	.word	0x40051000

1a002808 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a002808:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00280c:	d309      	bcc.n	1a002822 <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a00280e:	4a09      	ldr	r2, [pc, #36]	; (1a002834 <Chip_Clock_Disable+0x2c>)
1a002810:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002814:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002818:	f023 0301 	bic.w	r3, r3, #1
1a00281c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002820:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a002822:	4a05      	ldr	r2, [pc, #20]	; (1a002838 <Chip_Clock_Disable+0x30>)
1a002824:	3020      	adds	r0, #32
1a002826:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00282a:	f023 0301 	bic.w	r3, r3, #1
1a00282e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002832:	4770      	bx	lr
1a002834:	40052000 	.word	0x40052000
1a002838:	40051000 	.word	0x40051000

1a00283c <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a00283c:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00283e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002842:	d309      	bcc.n	1a002858 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002844:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002848:	4a0d      	ldr	r2, [pc, #52]	; (1a002880 <Chip_Clock_GetRate+0x44>)
1a00284a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00284e:	f014 0f01 	tst.w	r4, #1
1a002852:	d107      	bne.n	1a002864 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002854:	2000      	movs	r0, #0
	}

	return rate;
}
1a002856:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002858:	f100 0320 	add.w	r3, r0, #32
1a00285c:	4a09      	ldr	r2, [pc, #36]	; (1a002884 <Chip_Clock_GetRate+0x48>)
1a00285e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a002862:	e7f4      	b.n	1a00284e <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002864:	f7ff fe06 	bl	1a002474 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002868:	f7ff ff8f 	bl	1a00278a <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a00286c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a002870:	d103      	bne.n	1a00287a <Chip_Clock_GetRate+0x3e>
			div = 1;
1a002872:	2301      	movs	r3, #1
		rate = rate / div;
1a002874:	fbb0 f0f3 	udiv	r0, r0, r3
1a002878:	e7ed      	b.n	1a002856 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00287a:	2302      	movs	r3, #2
1a00287c:	e7fa      	b.n	1a002874 <Chip_Clock_GetRate+0x38>
1a00287e:	bf00      	nop
1a002880:	40052000 	.word	0x40052000
1a002884:	40051000 	.word	0x40051000

1a002888 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002888:	b570      	push	{r4, r5, r6, lr}
1a00288a:	b08a      	sub	sp, #40	; 0x28
1a00288c:	4605      	mov	r5, r0
1a00288e:	460e      	mov	r6, r1
1a002890:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002892:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002896:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002898:	2806      	cmp	r0, #6
1a00289a:	d018      	beq.n	1a0028ce <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a00289c:	2300      	movs	r3, #0
1a00289e:	2201      	movs	r2, #1
1a0028a0:	4629      	mov	r1, r5
1a0028a2:	2004      	movs	r0, #4
1a0028a4:	f7ff ff32 	bl	1a00270c <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0028a8:	4a4a      	ldr	r2, [pc, #296]	; (1a0029d4 <Chip_SetupCoreClock+0x14c>)
1a0028aa:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0028ac:	f043 0301 	orr.w	r3, r3, #1
1a0028b0:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0028b2:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0028b6:	a901      	add	r1, sp, #4
1a0028b8:	4630      	mov	r0, r6
1a0028ba:	f7ff fe9f 	bl	1a0025fc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0028be:	4b46      	ldr	r3, [pc, #280]	; (1a0029d8 <Chip_SetupCoreClock+0x150>)
1a0028c0:	429e      	cmp	r6, r3
1a0028c2:	d916      	bls.n	1a0028f2 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0028c4:	9b01      	ldr	r3, [sp, #4]
1a0028c6:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0028ca:	d003      	beq.n	1a0028d4 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a0028cc:	e7fe      	b.n	1a0028cc <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0028ce:	f7ff fdf7 	bl	1a0024c0 <Chip_Clock_EnableCrystal>
1a0028d2:	e7e3      	b.n	1a00289c <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a0028d4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0028d8:	d005      	beq.n	1a0028e6 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0028da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0028de:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0028e0:	2500      	movs	r5, #0
			direct = 1;
1a0028e2:	2601      	movs	r6, #1
1a0028e4:	e007      	b.n	1a0028f6 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0028e6:	9b04      	ldr	r3, [sp, #16]
1a0028e8:	3301      	adds	r3, #1
1a0028ea:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0028ec:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0028ee:	2600      	movs	r6, #0
1a0028f0:	e001      	b.n	1a0028f6 <Chip_SetupCoreClock+0x6e>
1a0028f2:	2500      	movs	r5, #0
1a0028f4:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0028f6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0028fa:	9b01      	ldr	r3, [sp, #4]
1a0028fc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002900:	9a05      	ldr	r2, [sp, #20]
1a002902:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002906:	9a03      	ldr	r2, [sp, #12]
1a002908:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00290c:	9a04      	ldr	r2, [sp, #16]
1a00290e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002912:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002916:	4a2f      	ldr	r2, [pc, #188]	; (1a0029d4 <Chip_SetupCoreClock+0x14c>)
1a002918:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a00291a:	4b2e      	ldr	r3, [pc, #184]	; (1a0029d4 <Chip_SetupCoreClock+0x14c>)
1a00291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00291e:	f013 0f01 	tst.w	r3, #1
1a002922:	d0fa      	beq.n	1a00291a <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002924:	2300      	movs	r3, #0
1a002926:	2201      	movs	r2, #1
1a002928:	2109      	movs	r1, #9
1a00292a:	2004      	movs	r0, #4
1a00292c:	f7ff feee 	bl	1a00270c <Chip_Clock_SetBaseClock>

	if (direct) {
1a002930:	b306      	cbz	r6, 1a002974 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002932:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002936:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002938:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00293a:	1e5a      	subs	r2, r3, #1
1a00293c:	9209      	str	r2, [sp, #36]	; 0x24
1a00293e:	2b00      	cmp	r3, #0
1a002940:	d1fa      	bne.n	1a002938 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002942:	9b01      	ldr	r3, [sp, #4]
1a002944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002948:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00294a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00294e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002952:	9a05      	ldr	r2, [sp, #20]
1a002954:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002958:	9a03      	ldr	r2, [sp, #12]
1a00295a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00295e:	9a04      	ldr	r2, [sp, #16]
1a002960:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002964:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002968:	4a1a      	ldr	r2, [pc, #104]	; (1a0029d4 <Chip_SetupCoreClock+0x14c>)
1a00296a:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a00296c:	2c00      	cmp	r4, #0
1a00296e:	d12e      	bne.n	1a0029ce <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002970:	b00a      	add	sp, #40	; 0x28
1a002972:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002974:	2d00      	cmp	r5, #0
1a002976:	d0f9      	beq.n	1a00296c <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002978:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00297c:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a00297e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002980:	1e5a      	subs	r2, r3, #1
1a002982:	9209      	str	r2, [sp, #36]	; 0x24
1a002984:	2b00      	cmp	r3, #0
1a002986:	d1fa      	bne.n	1a00297e <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002988:	9b04      	ldr	r3, [sp, #16]
1a00298a:	1e5a      	subs	r2, r3, #1
1a00298c:	9204      	str	r2, [sp, #16]
1a00298e:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002992:	9b01      	ldr	r3, [sp, #4]
1a002994:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002998:	9905      	ldr	r1, [sp, #20]
1a00299a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00299e:	9903      	ldr	r1, [sp, #12]
1a0029a0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0029a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0029a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0029ac:	4a09      	ldr	r2, [pc, #36]	; (1a0029d4 <Chip_SetupCoreClock+0x14c>)
1a0029ae:	6453      	str	r3, [r2, #68]	; 0x44
1a0029b0:	e7dc      	b.n	1a00296c <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0029b2:	480a      	ldr	r0, [pc, #40]	; (1a0029dc <Chip_SetupCoreClock+0x154>)
1a0029b4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0029b8:	78cb      	ldrb	r3, [r1, #3]
1a0029ba:	788a      	ldrb	r2, [r1, #2]
1a0029bc:	7849      	ldrb	r1, [r1, #1]
1a0029be:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0029c2:	f7ff fea3 	bl	1a00270c <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0029c6:	3401      	adds	r4, #1
1a0029c8:	2c11      	cmp	r4, #17
1a0029ca:	d9f2      	bls.n	1a0029b2 <Chip_SetupCoreClock+0x12a>
1a0029cc:	e7d0      	b.n	1a002970 <Chip_SetupCoreClock+0xe8>
1a0029ce:	2400      	movs	r4, #0
1a0029d0:	e7fa      	b.n	1a0029c8 <Chip_SetupCoreClock+0x140>
1a0029d2:	bf00      	nop
1a0029d4:	40050000 	.word	0x40050000
1a0029d8:	068e7780 	.word	0x068e7780
1a0029dc:	1a005c44 	.word	0x1a005c44

1a0029e0 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0029e0:	4770      	bx	lr
1a0029e2:	Address 0x000000001a0029e2 is out of bounds.


1a0029e4 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0029e4:	2901      	cmp	r1, #1
1a0029e6:	d109      	bne.n	1a0029fc <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0029e8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0029ec:	0082      	lsls	r2, r0, #2
1a0029ee:	4b04      	ldr	r3, [pc, #16]	; (1a002a00 <Chip_I2C_EventHandler+0x1c>)
1a0029f0:	4413      	add	r3, r2
1a0029f2:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0029f4:	7d13      	ldrb	r3, [r2, #20]
1a0029f6:	b2db      	uxtb	r3, r3
1a0029f8:	2b04      	cmp	r3, #4
1a0029fa:	d0fb      	beq.n	1a0029f4 <Chip_I2C_EventHandler+0x10>
}
1a0029fc:	4770      	bx	lr
1a0029fe:	bf00      	nop
1a002a00:	10000bfc 	.word	0x10000bfc

1a002a04 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002a04:	b570      	push	{r4, r5, r6, lr}
1a002a06:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002a08:	4e06      	ldr	r6, [pc, #24]	; (1a002a24 <Chip_I2C_Init+0x20>)
1a002a0a:	00c4      	lsls	r4, r0, #3
1a002a0c:	1a22      	subs	r2, r4, r0
1a002a0e:	0093      	lsls	r3, r2, #2
1a002a10:	4433      	add	r3, r6
1a002a12:	8898      	ldrh	r0, [r3, #4]
1a002a14:	f7ff fede 	bl	1a0027d4 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002a18:	1b64      	subs	r4, r4, r5
1a002a1a:	00a3      	lsls	r3, r4, #2
1a002a1c:	58f3      	ldr	r3, [r6, r3]
1a002a1e:	226c      	movs	r2, #108	; 0x6c
1a002a20:	619a      	str	r2, [r3, #24]
}
1a002a22:	bd70      	pop	{r4, r5, r6, pc}
1a002a24:	10000bfc 	.word	0x10000bfc

1a002a28 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002a2c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002a2e:	4e0b      	ldr	r6, [pc, #44]	; (1a002a5c <Chip_I2C_SetClockRate+0x34>)
1a002a30:	00c5      	lsls	r5, r0, #3
1a002a32:	1a2b      	subs	r3, r5, r0
1a002a34:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a002a38:	eb06 0308 	add.w	r3, r6, r8
1a002a3c:	8898      	ldrh	r0, [r3, #4]
1a002a3e:	f7ff fefd 	bl	1a00283c <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002a42:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002a46:	f856 3008 	ldr.w	r3, [r6, r8]
1a002a4a:	0842      	lsrs	r2, r0, #1
1a002a4c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002a4e:	f856 3008 	ldr.w	r3, [r6, r8]
1a002a52:	691a      	ldr	r2, [r3, #16]
1a002a54:	1a80      	subs	r0, r0, r2
1a002a56:	6158      	str	r0, [r3, #20]
}
1a002a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002a5c:	10000bfc 	.word	0x10000bfc

1a002a60 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002a60:	4b03      	ldr	r3, [pc, #12]	; (1a002a70 <Chip_SSP_GetClockIndex+0x10>)
1a002a62:	4298      	cmp	r0, r3
1a002a64:	d001      	beq.n	1a002a6a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002a66:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002a68:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002a6a:	20a5      	movs	r0, #165	; 0xa5
1a002a6c:	4770      	bx	lr
1a002a6e:	bf00      	nop
1a002a70:	400c5000 	.word	0x400c5000

1a002a74 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002a74:	4b04      	ldr	r3, [pc, #16]	; (1a002a88 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002a76:	4298      	cmp	r0, r3
1a002a78:	d002      	beq.n	1a002a80 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002a7a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002a7e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002a80:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002a84:	4770      	bx	lr
1a002a86:	bf00      	nop
1a002a88:	400c5000 	.word	0x400c5000

1a002a8c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002a8c:	6803      	ldr	r3, [r0, #0]
1a002a8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002a92:	0209      	lsls	r1, r1, #8
1a002a94:	b289      	uxth	r1, r1
1a002a96:	4319      	orrs	r1, r3
1a002a98:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a002a9a:	6102      	str	r2, [r0, #16]
}
1a002a9c:	4770      	bx	lr

1a002a9e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002a9e:	b570      	push	{r4, r5, r6, lr}
1a002aa0:	4606      	mov	r6, r0
1a002aa2:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002aa4:	f7ff ffe6 	bl	1a002a74 <Chip_SSP_GetPeriphClockIndex>
1a002aa8:	f7ff fec8 	bl	1a00283c <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002aac:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002aae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a002ab2:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002ab4:	e000      	b.n	1a002ab8 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002ab6:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a002ab8:	42ab      	cmp	r3, r5
1a002aba:	d90b      	bls.n	1a002ad4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002abc:	1c4c      	adds	r4, r1, #1
1a002abe:	fb02 f304 	mul.w	r3, r2, r4
1a002ac2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002ac6:	429d      	cmp	r5, r3
1a002ac8:	d2f6      	bcs.n	1a002ab8 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002aca:	2cff      	cmp	r4, #255	; 0xff
1a002acc:	d9f3      	bls.n	1a002ab6 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002ace:	3202      	adds	r2, #2
				cr0_div = 0;
1a002ad0:	2100      	movs	r1, #0
1a002ad2:	e7f1      	b.n	1a002ab8 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002ad4:	4630      	mov	r0, r6
1a002ad6:	f7ff ffd9 	bl	1a002a8c <Chip_SSP_SetClockRate>
}
1a002ada:	bd70      	pop	{r4, r5, r6, pc}

1a002adc <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002adc:	b510      	push	{r4, lr}
1a002ade:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002ae0:	f7ff ffbe 	bl	1a002a60 <Chip_SSP_GetClockIndex>
1a002ae4:	f7ff fe76 	bl	1a0027d4 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002ae8:	4620      	mov	r0, r4
1a002aea:	f7ff ffc3 	bl	1a002a74 <Chip_SSP_GetPeriphClockIndex>
1a002aee:	f7ff fe71 	bl	1a0027d4 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002af2:	6863      	ldr	r3, [r4, #4]
1a002af4:	f023 0304 	bic.w	r3, r3, #4
1a002af8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002afa:	6823      	ldr	r3, [r4, #0]
1a002afc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002b00:	f043 0307 	orr.w	r3, r3, #7
1a002b04:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002b06:	4902      	ldr	r1, [pc, #8]	; (1a002b10 <Chip_SSP_Init+0x34>)
1a002b08:	4620      	mov	r0, r4
1a002b0a:	f7ff ffc8 	bl	1a002a9e <Chip_SSP_SetBitRate>
}
1a002b0e:	bd10      	pop	{r4, pc}
1a002b10:	000186a0 	.word	0x000186a0

1a002b14 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002b14:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002b16:	4a0b      	ldr	r2, [pc, #44]	; (1a002b44 <SystemInit+0x30>)
1a002b18:	4b0b      	ldr	r3, [pc, #44]	; (1a002b48 <SystemInit+0x34>)
1a002b1a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002b1c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002b20:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002b22:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002b26:	2b20      	cmp	r3, #32
1a002b28:	d004      	beq.n	1a002b34 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a002b2a:	f7ff fa43 	bl	1a001fb4 <Board_SystemInit>
   Board_Init();
1a002b2e:	f7ff f9d3 	bl	1a001ed8 <Board_Init>
}
1a002b32:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002b34:	4a04      	ldr	r2, [pc, #16]	; (1a002b48 <SystemInit+0x34>)
1a002b36:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002b3a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002b3e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002b42:	e7f2      	b.n	1a002b2a <SystemInit+0x16>
1a002b44:	1a000000 	.word	0x1a000000
1a002b48:	e000ed00 	.word	0xe000ed00

1a002b4c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a002b4c:	4b04      	ldr	r3, [pc, #16]	; (1a002b60 <cyclesCounterInit+0x14>)
1a002b4e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a002b50:	4a04      	ldr	r2, [pc, #16]	; (1a002b64 <cyclesCounterInit+0x18>)
1a002b52:	6813      	ldr	r3, [r2, #0]
1a002b54:	f043 0301 	orr.w	r3, r3, #1
1a002b58:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a002b5a:	2001      	movs	r0, #1
1a002b5c:	4770      	bx	lr
1a002b5e:	bf00      	nop
1a002b60:	10000c34 	.word	0x10000c34
1a002b64:	e0001000 	.word	0xe0001000

1a002b68 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a002b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a002b6c:	4680      	mov	r8, r0
1a002b6e:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a002b70:	4c19      	ldr	r4, [pc, #100]	; (1a002bd8 <uartInit+0x70>)
1a002b72:	0045      	lsls	r5, r0, #1
1a002b74:	182a      	adds	r2, r5, r0
1a002b76:	0093      	lsls	r3, r2, #2
1a002b78:	18e6      	adds	r6, r4, r3
1a002b7a:	58e7      	ldr	r7, [r4, r3]
1a002b7c:	4638      	mov	r0, r7
1a002b7e:	f7ff fa35 	bl	1a001fec <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a002b82:	4649      	mov	r1, r9
1a002b84:	4638      	mov	r0, r7
1a002b86:	f7ff fa5b 	bl	1a002040 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a002b8a:	2307      	movs	r3, #7
1a002b8c:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002b8e:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a002b90:	2301      	movs	r3, #1
1a002b92:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a002b94:	7930      	ldrb	r0, [r6, #4]
1a002b96:	7973      	ldrb	r3, [r6, #5]
1a002b98:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002b9a:	f042 0218 	orr.w	r2, r2, #24
1a002b9e:	490f      	ldr	r1, [pc, #60]	; (1a002bdc <uartInit+0x74>)
1a002ba0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002ba4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a002ba8:	79f0      	ldrb	r0, [r6, #7]
1a002baa:	7a33      	ldrb	r3, [r6, #8]
1a002bac:	7a72      	ldrb	r2, [r6, #9]
1a002bae:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002bb2:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a002bba:	f1b8 0f01 	cmp.w	r8, #1
1a002bbe:	d001      	beq.n	1a002bc4 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a002bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a002bc4:	4a06      	ldr	r2, [pc, #24]	; (1a002be0 <uartInit+0x78>)
1a002bc6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a002bc8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a002bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
1a002bce:	221a      	movs	r2, #26
1a002bd0:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a002bd4:	e7f4      	b.n	1a002bc0 <uartInit+0x58>
1a002bd6:	bf00      	nop
1a002bd8:	1a005c8c 	.word	0x1a005c8c
1a002bdc:	40086000 	.word	0x40086000
1a002be0:	40081000 	.word	0x40081000

1a002be4 <tickRead>:
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
   #else
      return tickCounter;
   #endif
}
1a002be4:	4b01      	ldr	r3, [pc, #4]	; (1a002bec <tickRead+0x8>)
1a002be6:	e9d3 0100 	ldrd	r0, r1, [r3]
1a002bea:	4770      	bx	lr
1a002bec:	10000cc0 	.word	0x10000cc0

1a002bf0 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a002bf0:	b118      	cbz	r0, 1a002bfa <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a002bf2:	4b04      	ldr	r3, [pc, #16]	; (1a002c04 <tickPowerSet+0x14>)
1a002bf4:	2207      	movs	r2, #7
1a002bf6:	601a      	str	r2, [r3, #0]
1a002bf8:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a002bfa:	4b02      	ldr	r3, [pc, #8]	; (1a002c04 <tickPowerSet+0x14>)
1a002bfc:	2200      	movs	r2, #0
1a002bfe:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a002c00:	4770      	bx	lr
1a002c02:	bf00      	nop
1a002c04:	e000e010 	.word	0xe000e010

1a002c08 <tickInit>:
{
1a002c08:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a002c0a:	ea50 0401 	orrs.w	r4, r0, r1
1a002c0e:	d02a      	beq.n	1a002c66 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a002c10:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a002c14:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a002c18:	2b00      	cmp	r3, #0
1a002c1a:	bf08      	it	eq
1a002c1c:	2a32      	cmpeq	r2, #50	; 0x32
1a002c1e:	d227      	bcs.n	1a002c70 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a002c20:	4b14      	ldr	r3, [pc, #80]	; (1a002c74 <tickInit+0x6c>)
1a002c22:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a002c26:	4b14      	ldr	r3, [pc, #80]	; (1a002c78 <tickInit+0x70>)
1a002c28:	681b      	ldr	r3, [r3, #0]
1a002c2a:	fba3 4500 	umull	r4, r5, r3, r0
1a002c2e:	fb03 5501 	mla	r5, r3, r1, r5
1a002c32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a002c36:	2300      	movs	r3, #0
1a002c38:	4620      	mov	r0, r4
1a002c3a:	4629      	mov	r1, r5
1a002c3c:	f002 f8bc 	bl	1a004db8 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a002c40:	3801      	subs	r0, #1
1a002c42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a002c46:	d209      	bcs.n	1a002c5c <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a002c48:	4b0c      	ldr	r3, [pc, #48]	; (1a002c7c <tickInit+0x74>)
1a002c4a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a002c4c:	4a0c      	ldr	r2, [pc, #48]	; (1a002c80 <tickInit+0x78>)
1a002c4e:	21e0      	movs	r1, #224	; 0xe0
1a002c50:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a002c54:	2200      	movs	r2, #0
1a002c56:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a002c58:	2207      	movs	r2, #7
1a002c5a:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a002c5c:	2001      	movs	r0, #1
1a002c5e:	f7ff ffc7 	bl	1a002bf0 <tickPowerSet>
      bool_t ret_val = 1;
1a002c62:	2001      	movs	r0, #1
}
1a002c64:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a002c66:	2000      	movs	r0, #0
1a002c68:	f7ff ffc2 	bl	1a002bf0 <tickPowerSet>
         ret_val = 0;
1a002c6c:	2000      	movs	r0, #0
1a002c6e:	e7f9      	b.n	1a002c64 <tickInit+0x5c>
            ret_val = 0;
1a002c70:	2000      	movs	r0, #0
1a002c72:	e7f7      	b.n	1a002c64 <tickInit+0x5c>
1a002c74:	10000c38 	.word	0x10000c38
1a002c78:	10000d6c 	.word	0x10000d6c
1a002c7c:	e000e010 	.word	0xe000e010
1a002c80:	e000ed00 	.word	0xe000ed00

1a002c84 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a002c84:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a002c86:	4a07      	ldr	r2, [pc, #28]	; (1a002ca4 <SysTick_Handler+0x20>)
1a002c88:	6813      	ldr	r3, [r2, #0]
1a002c8a:	6851      	ldr	r1, [r2, #4]
1a002c8c:	3301      	adds	r3, #1
1a002c8e:	f141 0100 	adc.w	r1, r1, #0
1a002c92:	6013      	str	r3, [r2, #0]
1a002c94:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a002c96:	4b04      	ldr	r3, [pc, #16]	; (1a002ca8 <SysTick_Handler+0x24>)
1a002c98:	681b      	ldr	r3, [r3, #0]
1a002c9a:	b113      	cbz	r3, 1a002ca2 <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a002c9c:	4a03      	ldr	r2, [pc, #12]	; (1a002cac <SysTick_Handler+0x28>)
1a002c9e:	6810      	ldr	r0, [r2, #0]
1a002ca0:	4798      	blx	r3
   }
}
1a002ca2:	bd08      	pop	{r3, pc}
1a002ca4:	10000cc0 	.word	0x10000cc0
1a002ca8:	10000cc8 	.word	0x10000cc8
1a002cac:	10000cb8 	.word	0x10000cb8

1a002cb0 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a002cb0:	b530      	push	{r4, r5, lr}
1a002cb2:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a002cb4:	b118      	cbz	r0, 1a002cbe <adcInit+0xe>
1a002cb6:	2801      	cmp	r0, #1
1a002cb8:	d04a      	beq.n	1a002d50 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a002cba:	b003      	add	sp, #12
1a002cbc:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a002cbe:	4b26      	ldr	r3, [pc, #152]	; (1a002d58 <adcInit+0xa8>)
1a002cc0:	466d      	mov	r5, sp
1a002cc2:	e893 0003 	ldmia.w	r3, {r0, r1}
1a002cc6:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a002cca:	4c24      	ldr	r4, [pc, #144]	; (1a002d5c <adcInit+0xac>)
1a002ccc:	4629      	mov	r1, r5
1a002cce:	4620      	mov	r0, r4
1a002cd0:	f7ff fa6e 	bl	1a0021b0 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a002cd4:	2100      	movs	r1, #0
1a002cd6:	4620      	mov	r0, r4
1a002cd8:	f7ff fada 	bl	1a002290 <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a002cdc:	4a20      	ldr	r2, [pc, #128]	; (1a002d60 <adcInit+0xb0>)
1a002cde:	4629      	mov	r1, r5
1a002ce0:	4620      	mov	r0, r4
1a002ce2:	f7ff faa1 	bl	1a002228 <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a002ce6:	2200      	movs	r2, #0
1a002ce8:	2101      	movs	r1, #1
1a002cea:	4620      	mov	r0, r4
1a002cec:	f7ff fabb 	bl	1a002266 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a002cf0:	2200      	movs	r2, #0
1a002cf2:	2101      	movs	r1, #1
1a002cf4:	4620      	mov	r0, r4
1a002cf6:	f7ff fa86 	bl	1a002206 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a002cfa:	2200      	movs	r2, #0
1a002cfc:	2102      	movs	r1, #2
1a002cfe:	4620      	mov	r0, r4
1a002d00:	f7ff fab1 	bl	1a002266 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a002d04:	2200      	movs	r2, #0
1a002d06:	2102      	movs	r1, #2
1a002d08:	4620      	mov	r0, r4
1a002d0a:	f7ff fa7c 	bl	1a002206 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a002d0e:	2200      	movs	r2, #0
1a002d10:	2103      	movs	r1, #3
1a002d12:	4620      	mov	r0, r4
1a002d14:	f7ff faa7 	bl	1a002266 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a002d18:	2200      	movs	r2, #0
1a002d1a:	2103      	movs	r1, #3
1a002d1c:	4620      	mov	r0, r4
1a002d1e:	f7ff fa72 	bl	1a002206 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a002d22:	2200      	movs	r2, #0
1a002d24:	2104      	movs	r1, #4
1a002d26:	4620      	mov	r0, r4
1a002d28:	f7ff fa9d 	bl	1a002266 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a002d2c:	2200      	movs	r2, #0
1a002d2e:	2104      	movs	r1, #4
1a002d30:	4620      	mov	r0, r4
1a002d32:	f7ff fa68 	bl	1a002206 <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a002d36:	4a0b      	ldr	r2, [pc, #44]	; (1a002d64 <adcInit+0xb4>)
1a002d38:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a002d3c:	f043 0310 	orr.w	r3, r3, #16
1a002d40:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a002d44:	2200      	movs	r2, #0
1a002d46:	2105      	movs	r1, #5
1a002d48:	4620      	mov	r0, r4
1a002d4a:	f7ff fa5c 	bl	1a002206 <Chip_ADC_Int_SetChannelCmd>
      break;
1a002d4e:	e7b4      	b.n	1a002cba <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a002d50:	4802      	ldr	r0, [pc, #8]	; (1a002d5c <adcInit+0xac>)
1a002d52:	f7ff fa4d 	bl	1a0021f0 <Chip_ADC_DeInit>
}
1a002d56:	e7b0      	b.n	1a002cba <adcInit+0xa>
1a002d58:	1a005cd4 	.word	0x1a005cd4
1a002d5c:	400e3000 	.word	0x400e3000
1a002d60:	00030d40 	.word	0x00030d40
1a002d64:	40086000 	.word	0x40086000

1a002d68 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a002d68:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a002d6a:	4d0b      	ldr	r5, [pc, #44]	; (1a002d98 <gpioObtainPinInit+0x30>)
1a002d6c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a002d70:	182c      	adds	r4, r5, r0
1a002d72:	5628      	ldrsb	r0, [r5, r0]
1a002d74:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a002d76:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a002d7a:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a002d7c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a002d80:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a002d82:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a002d86:	9b02      	ldr	r3, [sp, #8]
1a002d88:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a002d8a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a002d8e:	9b03      	ldr	r3, [sp, #12]
1a002d90:	701a      	strb	r2, [r3, #0]
}
1a002d92:	bc30      	pop	{r4, r5}
1a002d94:	4770      	bx	lr
1a002d96:	bf00      	nop
1a002d98:	1a005cdc 	.word	0x1a005cdc

1a002d9c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a002d9c:	f110 0f02 	cmn.w	r0, #2
1a002da0:	f000 80c7 	beq.w	1a002f32 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a002da4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002da8:	f000 80c5 	beq.w	1a002f36 <gpioInit+0x19a>
{
1a002dac:	b570      	push	{r4, r5, r6, lr}
1a002dae:	b084      	sub	sp, #16
1a002db0:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002db2:	2300      	movs	r3, #0
1a002db4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002db8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002dbc:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002dc0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002dc4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002dc8:	f10d 030b 	add.w	r3, sp, #11
1a002dcc:	9301      	str	r3, [sp, #4]
1a002dce:	ab03      	add	r3, sp, #12
1a002dd0:	9300      	str	r3, [sp, #0]
1a002dd2:	f10d 030d 	add.w	r3, sp, #13
1a002dd6:	f10d 020e 	add.w	r2, sp, #14
1a002dda:	f10d 010f 	add.w	r1, sp, #15
1a002dde:	f7ff ffc3 	bl	1a002d68 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a002de2:	2c05      	cmp	r4, #5
1a002de4:	f200 80a9 	bhi.w	1a002f3a <gpioInit+0x19e>
1a002de8:	e8df f004 	tbb	[pc, r4]
1a002dec:	45278109 	.word	0x45278109
1a002df0:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a002df2:	4853      	ldr	r0, [pc, #332]	; (1a002f40 <gpioInit+0x1a4>)
1a002df4:	f7ff fdf4 	bl	1a0029e0 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a002df8:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a002dfa:	b004      	add	sp, #16
1a002dfc:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a002dfe:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002e02:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002e06:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002e0a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002e0e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002e12:	494c      	ldr	r1, [pc, #304]	; (1a002f44 <gpioInit+0x1a8>)
1a002e14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002e18:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002e1c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002e20:	2001      	movs	r0, #1
1a002e22:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a002e26:	4c46      	ldr	r4, [pc, #280]	; (1a002f40 <gpioInit+0x1a4>)
1a002e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002e2c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002e30:	ea22 0201 	bic.w	r2, r2, r1
1a002e34:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002e38:	e7df      	b.n	1a002dfa <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002e3a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002e3e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002e42:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002e46:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a002e4a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002e4e:	493d      	ldr	r1, [pc, #244]	; (1a002f44 <gpioInit+0x1a8>)
1a002e50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002e54:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002e58:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002e5c:	2001      	movs	r0, #1
1a002e5e:	fa00 f102 	lsl.w	r1, r0, r2
1a002e62:	4c37      	ldr	r4, [pc, #220]	; (1a002f40 <gpioInit+0x1a4>)
1a002e64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002e68:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002e6c:	ea22 0201 	bic.w	r2, r2, r1
1a002e70:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002e74:	e7c1      	b.n	1a002dfa <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002e76:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002e7a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002e7e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002e82:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a002e86:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002e8a:	492e      	ldr	r1, [pc, #184]	; (1a002f44 <gpioInit+0x1a8>)
1a002e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002e90:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002e94:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002e98:	2001      	movs	r0, #1
1a002e9a:	fa00 f102 	lsl.w	r1, r0, r2
1a002e9e:	4c28      	ldr	r4, [pc, #160]	; (1a002f40 <gpioInit+0x1a4>)
1a002ea0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002ea4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002ea8:	ea22 0201 	bic.w	r2, r2, r1
1a002eac:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002eb0:	e7a3      	b.n	1a002dfa <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002eb2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002eb6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002eba:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002ebe:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a002ec2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002ec6:	491f      	ldr	r1, [pc, #124]	; (1a002f44 <gpioInit+0x1a8>)
1a002ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002ecc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002ed0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002ed4:	2001      	movs	r0, #1
1a002ed6:	fa00 f102 	lsl.w	r1, r0, r2
1a002eda:	4c19      	ldr	r4, [pc, #100]	; (1a002f40 <gpioInit+0x1a4>)
1a002edc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002ee0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002ee4:	ea22 0201 	bic.w	r2, r2, r1
1a002ee8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002eec:	e785      	b.n	1a002dfa <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002eee:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002ef2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002ef6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002efa:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002efe:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002f02:	4910      	ldr	r1, [pc, #64]	; (1a002f44 <gpioInit+0x1a8>)
1a002f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a002f08:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a002f0c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002f10:	2001      	movs	r0, #1
1a002f12:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a002f16:	4b0a      	ldr	r3, [pc, #40]	; (1a002f40 <gpioInit+0x1a4>)
1a002f18:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a002f1c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a002f20:	4331      	orrs	r1, r6
1a002f22:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a002f26:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a002f28:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a002f2c:	2100      	movs	r1, #0
1a002f2e:	5499      	strb	r1, [r3, r2]
1a002f30:	e763      	b.n	1a002dfa <gpioInit+0x5e>
	  return FALSE;
1a002f32:	2000      	movs	r0, #0
1a002f34:	4770      	bx	lr
	  return FALSE;
1a002f36:	2000      	movs	r0, #0
}
1a002f38:	4770      	bx	lr
      ret_val = 0;
1a002f3a:	2000      	movs	r0, #0
1a002f3c:	e75d      	b.n	1a002dfa <gpioInit+0x5e>
1a002f3e:	bf00      	nop
1a002f40:	400f4000 	.word	0x400f4000
1a002f44:	40086000 	.word	0x40086000

1a002f48 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a002f48:	f110 0f02 	cmn.w	r0, #2
1a002f4c:	d02d      	beq.n	1a002faa <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a002f4e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002f52:	d02c      	beq.n	1a002fae <gpioWrite+0x66>
{
1a002f54:	b510      	push	{r4, lr}
1a002f56:	b084      	sub	sp, #16
1a002f58:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002f5a:	2300      	movs	r3, #0
1a002f5c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002f60:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002f64:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002f68:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002f6c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002f70:	f10d 030b 	add.w	r3, sp, #11
1a002f74:	9301      	str	r3, [sp, #4]
1a002f76:	ab03      	add	r3, sp, #12
1a002f78:	9300      	str	r3, [sp, #0]
1a002f7a:	f10d 030d 	add.w	r3, sp, #13
1a002f7e:	f10d 020e 	add.w	r2, sp, #14
1a002f82:	f10d 010f 	add.w	r1, sp, #15
1a002f86:	f7ff feef 	bl	1a002d68 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a002f8a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002f8e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a002f92:	1c21      	adds	r1, r4, #0
1a002f94:	bf18      	it	ne
1a002f96:	2101      	movne	r1, #1
1a002f98:	015b      	lsls	r3, r3, #5
1a002f9a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002f9e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a002fa2:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a002fa4:	2001      	movs	r0, #1
}
1a002fa6:	b004      	add	sp, #16
1a002fa8:	bd10      	pop	{r4, pc}
	  return FALSE;
1a002faa:	2000      	movs	r0, #0
1a002fac:	4770      	bx	lr
	  return FALSE;
1a002fae:	2000      	movs	r0, #0
}
1a002fb0:	4770      	bx	lr
1a002fb2:	Address 0x000000001a002fb2 is out of bounds.


1a002fb4 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a002fb4:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a002fb6:	4b04      	ldr	r3, [pc, #16]	; (1a002fc8 <USB0_IRQHandler+0x14>)
1a002fb8:	681b      	ldr	r3, [r3, #0]
1a002fba:	681b      	ldr	r3, [r3, #0]
1a002fbc:	68db      	ldr	r3, [r3, #12]
1a002fbe:	4a03      	ldr	r2, [pc, #12]	; (1a002fcc <USB0_IRQHandler+0x18>)
1a002fc0:	6810      	ldr	r0, [r2, #0]
1a002fc2:	4798      	blx	r3
}
1a002fc4:	bd08      	pop	{r3, pc}
1a002fc6:	bf00      	nop
1a002fc8:	10000d70 	.word	0x10000d70
1a002fcc:	10000ccc 	.word	0x10000ccc

1a002fd0 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a002fd0:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a002fd2:	f7ff f96f 	bl	1a0022b4 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a002fd6:	4b1a      	ldr	r3, [pc, #104]	; (1a003040 <boardInit+0x70>)
1a002fd8:	6818      	ldr	r0, [r3, #0]
1a002fda:	f7ff fdb7 	bl	1a002b4c <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a002fde:	2001      	movs	r0, #1
1a002fe0:	2100      	movs	r1, #0
1a002fe2:	f7ff fe11 	bl	1a002c08 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a002fe6:	2105      	movs	r1, #5
1a002fe8:	2000      	movs	r0, #0
1a002fea:	f7ff fed7 	bl	1a002d9c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a002fee:	2100      	movs	r1, #0
1a002ff0:	2024      	movs	r0, #36	; 0x24
1a002ff2:	f7ff fed3 	bl	1a002d9c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a002ff6:	2100      	movs	r1, #0
1a002ff8:	2025      	movs	r0, #37	; 0x25
1a002ffa:	f7ff fecf 	bl	1a002d9c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a002ffe:	2100      	movs	r1, #0
1a003000:	2026      	movs	r0, #38	; 0x26
1a003002:	f7ff fecb 	bl	1a002d9c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a003006:	2100      	movs	r1, #0
1a003008:	2027      	movs	r0, #39	; 0x27
1a00300a:	f7ff fec7 	bl	1a002d9c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a00300e:	2101      	movs	r1, #1
1a003010:	2028      	movs	r0, #40	; 0x28
1a003012:	f7ff fec3 	bl	1a002d9c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a003016:	2101      	movs	r1, #1
1a003018:	2029      	movs	r0, #41	; 0x29
1a00301a:	f7ff febf 	bl	1a002d9c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a00301e:	2101      	movs	r1, #1
1a003020:	202a      	movs	r0, #42	; 0x2a
1a003022:	f7ff febb 	bl	1a002d9c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a003026:	2101      	movs	r1, #1
1a003028:	202b      	movs	r0, #43	; 0x2b
1a00302a:	f7ff feb7 	bl	1a002d9c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a00302e:	2101      	movs	r1, #1
1a003030:	202c      	movs	r0, #44	; 0x2c
1a003032:	f7ff feb3 	bl	1a002d9c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a003036:	2101      	movs	r1, #1
1a003038:	202d      	movs	r0, #45	; 0x2d
1a00303a:	f7ff feaf 	bl	1a002d9c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a00303e:	bd08      	pop	{r3, pc}
1a003040:	10000d6c 	.word	0x10000d6c

1a003044 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a003044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003048:	4680      	mov	r8, r0
1a00304a:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a00304c:	f7ff fdca 	bl	1a002be4 <tickRead>
1a003050:	4606      	mov	r6, r0
1a003052:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a003054:	f7ff fdc6 	bl	1a002be4 <tickRead>
1a003058:	1b84      	subs	r4, r0, r6
1a00305a:	eb61 0507 	sbc.w	r5, r1, r7
1a00305e:	4b06      	ldr	r3, [pc, #24]	; (1a003078 <delay+0x34>)
1a003060:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003064:	4640      	mov	r0, r8
1a003066:	4649      	mov	r1, r9
1a003068:	f001 fea6 	bl	1a004db8 <__aeabi_uldivmod>
1a00306c:	428d      	cmp	r5, r1
1a00306e:	bf08      	it	eq
1a003070:	4284      	cmpeq	r4, r0
1a003072:	d3ef      	bcc.n	1a003054 <delay+0x10>
}
1a003074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003078:	10000c38 	.word	0x10000c38
1a00307c:	ffffffff 	.word	0xffffffff

1a003080 <cos>:
1a003080:	b500      	push	{lr}
1a003082:	ec51 0b10 	vmov	r0, r1, d0
1a003086:	4a2c      	ldr	r2, [pc, #176]	; (1a003138 <cos+0xb8>)
1a003088:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a00308c:	4293      	cmp	r3, r2
1a00308e:	b085      	sub	sp, #20
1a003090:	dd20      	ble.n	1a0030d4 <cos+0x54>
1a003092:	4a2a      	ldr	r2, [pc, #168]	; (1a00313c <cos+0xbc>)
1a003094:	4293      	cmp	r3, r2
1a003096:	dd09      	ble.n	1a0030ac <cos+0x2c>
1a003098:	ee10 2a10 	vmov	r2, s0
1a00309c:	460b      	mov	r3, r1
1a00309e:	f001 fa11 	bl	1a0044c4 <__aeabi_dsub>
1a0030a2:	ec41 0b10 	vmov	d0, r0, r1
1a0030a6:	b005      	add	sp, #20
1a0030a8:	f85d fb04 	ldr.w	pc, [sp], #4
1a0030ac:	4668      	mov	r0, sp
1a0030ae:	f000 f8a7 	bl	1a003200 <__ieee754_rem_pio2>
1a0030b2:	f000 0003 	and.w	r0, r0, #3
1a0030b6:	2801      	cmp	r0, #1
1a0030b8:	d017      	beq.n	1a0030ea <cos+0x6a>
1a0030ba:	2802      	cmp	r0, #2
1a0030bc:	d02f      	beq.n	1a00311e <cos+0x9e>
1a0030be:	b328      	cbz	r0, 1a00310c <cos+0x8c>
1a0030c0:	2001      	movs	r0, #1
1a0030c2:	ed9d 1b02 	vldr	d1, [sp, #8]
1a0030c6:	ed9d 0b00 	vldr	d0, [sp]
1a0030ca:	f001 f80d 	bl	1a0040e8 <__kernel_sin>
1a0030ce:	ec51 0b10 	vmov	r0, r1, d0
1a0030d2:	e7e6      	b.n	1a0030a2 <cos+0x22>
1a0030d4:	ed9f 1b16 	vldr	d1, [pc, #88]	; 1a003130 <cos+0xb0>
1a0030d8:	f000 faaa 	bl	1a003630 <__kernel_cos>
1a0030dc:	ec51 0b10 	vmov	r0, r1, d0
1a0030e0:	ec41 0b10 	vmov	d0, r0, r1
1a0030e4:	b005      	add	sp, #20
1a0030e6:	f85d fb04 	ldr.w	pc, [sp], #4
1a0030ea:	ed9d 1b02 	vldr	d1, [sp, #8]
1a0030ee:	ed9d 0b00 	vldr	d0, [sp]
1a0030f2:	f000 fff9 	bl	1a0040e8 <__kernel_sin>
1a0030f6:	ec53 2b10 	vmov	r2, r3, d0
1a0030fa:	ee10 0a10 	vmov	r0, s0
1a0030fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
1a003102:	ec41 0b10 	vmov	d0, r0, r1
1a003106:	b005      	add	sp, #20
1a003108:	f85d fb04 	ldr.w	pc, [sp], #4
1a00310c:	ed9d 1b02 	vldr	d1, [sp, #8]
1a003110:	ed9d 0b00 	vldr	d0, [sp]
1a003114:	f000 fa8c 	bl	1a003630 <__kernel_cos>
1a003118:	ec51 0b10 	vmov	r0, r1, d0
1a00311c:	e7c1      	b.n	1a0030a2 <cos+0x22>
1a00311e:	ed9d 1b02 	vldr	d1, [sp, #8]
1a003122:	ed9d 0b00 	vldr	d0, [sp]
1a003126:	f000 fa83 	bl	1a003630 <__kernel_cos>
1a00312a:	e7e4      	b.n	1a0030f6 <cos+0x76>
1a00312c:	f3af 8000 	nop.w
	...
1a003138:	3fe921fb 	.word	0x3fe921fb
1a00313c:	7fefffff 	.word	0x7fefffff

1a003140 <sin>:
1a003140:	b500      	push	{lr}
1a003142:	ec51 0b10 	vmov	r0, r1, d0
1a003146:	4a2c      	ldr	r2, [pc, #176]	; (1a0031f8 <sin+0xb8>)
1a003148:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a00314c:	4293      	cmp	r3, r2
1a00314e:	b085      	sub	sp, #20
1a003150:	dd27      	ble.n	1a0031a2 <sin+0x62>
1a003152:	4a2a      	ldr	r2, [pc, #168]	; (1a0031fc <sin+0xbc>)
1a003154:	4293      	cmp	r3, r2
1a003156:	dd09      	ble.n	1a00316c <sin+0x2c>
1a003158:	ee10 2a10 	vmov	r2, s0
1a00315c:	460b      	mov	r3, r1
1a00315e:	f001 f9b1 	bl	1a0044c4 <__aeabi_dsub>
1a003162:	ec41 0b10 	vmov	d0, r0, r1
1a003166:	b005      	add	sp, #20
1a003168:	f85d fb04 	ldr.w	pc, [sp], #4
1a00316c:	4668      	mov	r0, sp
1a00316e:	f000 f847 	bl	1a003200 <__ieee754_rem_pio2>
1a003172:	f000 0003 	and.w	r0, r0, #3
1a003176:	2801      	cmp	r0, #1
1a003178:	d01f      	beq.n	1a0031ba <sin+0x7a>
1a00317a:	2802      	cmp	r0, #2
1a00317c:	d030      	beq.n	1a0031e0 <sin+0xa0>
1a00317e:	b328      	cbz	r0, 1a0031cc <sin+0x8c>
1a003180:	ed9d 1b02 	vldr	d1, [sp, #8]
1a003184:	ed9d 0b00 	vldr	d0, [sp]
1a003188:	f000 fa52 	bl	1a003630 <__kernel_cos>
1a00318c:	ec53 2b10 	vmov	r2, r3, d0
1a003190:	ee10 0a10 	vmov	r0, s0
1a003194:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
1a003198:	ec41 0b10 	vmov	d0, r0, r1
1a00319c:	b005      	add	sp, #20
1a00319e:	f85d fb04 	ldr.w	pc, [sp], #4
1a0031a2:	2000      	movs	r0, #0
1a0031a4:	ed9f 1b12 	vldr	d1, [pc, #72]	; 1a0031f0 <sin+0xb0>
1a0031a8:	f000 ff9e 	bl	1a0040e8 <__kernel_sin>
1a0031ac:	ec51 0b10 	vmov	r0, r1, d0
1a0031b0:	ec41 0b10 	vmov	d0, r0, r1
1a0031b4:	b005      	add	sp, #20
1a0031b6:	f85d fb04 	ldr.w	pc, [sp], #4
1a0031ba:	ed9d 1b02 	vldr	d1, [sp, #8]
1a0031be:	ed9d 0b00 	vldr	d0, [sp]
1a0031c2:	f000 fa35 	bl	1a003630 <__kernel_cos>
1a0031c6:	ec51 0b10 	vmov	r0, r1, d0
1a0031ca:	e7ca      	b.n	1a003162 <sin+0x22>
1a0031cc:	2001      	movs	r0, #1
1a0031ce:	ed9d 1b02 	vldr	d1, [sp, #8]
1a0031d2:	ed9d 0b00 	vldr	d0, [sp]
1a0031d6:	f000 ff87 	bl	1a0040e8 <__kernel_sin>
1a0031da:	ec51 0b10 	vmov	r0, r1, d0
1a0031de:	e7c0      	b.n	1a003162 <sin+0x22>
1a0031e0:	2001      	movs	r0, #1
1a0031e2:	ed9d 1b02 	vldr	d1, [sp, #8]
1a0031e6:	ed9d 0b00 	vldr	d0, [sp]
1a0031ea:	f000 ff7d 	bl	1a0040e8 <__kernel_sin>
1a0031ee:	e7cd      	b.n	1a00318c <sin+0x4c>
	...
1a0031f8:	3fe921fb 	.word	0x3fe921fb
1a0031fc:	7fefffff 	.word	0x7fefffff

1a003200 <__ieee754_rem_pio2>:
1a003200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003204:	ec53 2b10 	vmov	r2, r3, d0
1a003208:	4997      	ldr	r1, [pc, #604]	; (1a003468 <__ieee754_rem_pio2+0x268>)
1a00320a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
1a00320e:	428d      	cmp	r5, r1
1a003210:	b08f      	sub	sp, #60	; 0x3c
1a003212:	f340 8087 	ble.w	1a003324 <__ieee754_rem_pio2+0x124>
1a003216:	4995      	ldr	r1, [pc, #596]	; (1a00346c <__ieee754_rem_pio2+0x26c>)
1a003218:	428d      	cmp	r5, r1
1a00321a:	461e      	mov	r6, r3
1a00321c:	4604      	mov	r4, r0
1a00321e:	dc29      	bgt.n	1a003274 <__ieee754_rem_pio2+0x74>
1a003220:	2e00      	cmp	r6, #0
1a003222:	4619      	mov	r1, r3
1a003224:	ee10 0a10 	vmov	r0, s0
1a003228:	a385      	add	r3, pc, #532	; (adr r3, 1a003440 <__ieee754_rem_pio2+0x240>)
1a00322a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00322e:	f340 81aa 	ble.w	1a003586 <__ieee754_rem_pio2+0x386>
1a003232:	f001 f947 	bl	1a0044c4 <__aeabi_dsub>
1a003236:	4b8e      	ldr	r3, [pc, #568]	; (1a003470 <__ieee754_rem_pio2+0x270>)
1a003238:	429d      	cmp	r5, r3
1a00323a:	4606      	mov	r6, r0
1a00323c:	460f      	mov	r7, r1
1a00323e:	f000 8087 	beq.w	1a003350 <__ieee754_rem_pio2+0x150>
1a003242:	a381      	add	r3, pc, #516	; (adr r3, 1a003448 <__ieee754_rem_pio2+0x248>)
1a003244:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003248:	f001 f93c 	bl	1a0044c4 <__aeabi_dsub>
1a00324c:	4602      	mov	r2, r0
1a00324e:	460b      	mov	r3, r1
1a003250:	e9c4 2300 	strd	r2, r3, [r4]
1a003254:	4639      	mov	r1, r7
1a003256:	4630      	mov	r0, r6
1a003258:	f001 f934 	bl	1a0044c4 <__aeabi_dsub>
1a00325c:	a37a      	add	r3, pc, #488	; (adr r3, 1a003448 <__ieee754_rem_pio2+0x248>)
1a00325e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003262:	f001 f92f 	bl	1a0044c4 <__aeabi_dsub>
1a003266:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a00326a:	2701      	movs	r7, #1
1a00326c:	4638      	mov	r0, r7
1a00326e:	b00f      	add	sp, #60	; 0x3c
1a003270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003274:	497f      	ldr	r1, [pc, #508]	; (1a003474 <__ieee754_rem_pio2+0x274>)
1a003276:	428d      	cmp	r5, r1
1a003278:	f340 808a 	ble.w	1a003390 <__ieee754_rem_pio2+0x190>
1a00327c:	497e      	ldr	r1, [pc, #504]	; (1a003478 <__ieee754_rem_pio2+0x278>)
1a00327e:	428d      	cmp	r5, r1
1a003280:	dc5b      	bgt.n	1a00333a <__ieee754_rem_pio2+0x13a>
1a003282:	152f      	asrs	r7, r5, #20
1a003284:	f2a7 4716 	subw	r7, r7, #1046	; 0x416
1a003288:	ee10 0a10 	vmov	r0, s0
1a00328c:	eba5 5107 	sub.w	r1, r5, r7, lsl #20
1a003290:	4690      	mov	r8, r2
1a003292:	4689      	mov	r9, r1
1a003294:	f001 fd68 	bl	1a004d68 <__aeabi_d2iz>
1a003298:	f001 fa62 	bl	1a004760 <__aeabi_i2d>
1a00329c:	4682      	mov	sl, r0
1a00329e:	468b      	mov	fp, r1
1a0032a0:	4640      	mov	r0, r8
1a0032a2:	4649      	mov	r1, r9
1a0032a4:	4652      	mov	r2, sl
1a0032a6:	465b      	mov	r3, fp
1a0032a8:	e9cd ab08 	strd	sl, fp, [sp, #32]
1a0032ac:	f001 f90a 	bl	1a0044c4 <__aeabi_dsub>
1a0032b0:	2200      	movs	r2, #0
1a0032b2:	4b72      	ldr	r3, [pc, #456]	; (1a00347c <__ieee754_rem_pio2+0x27c>)
1a0032b4:	f001 fabe 	bl	1a004834 <__aeabi_dmul>
1a0032b8:	4689      	mov	r9, r1
1a0032ba:	4680      	mov	r8, r0
1a0032bc:	f001 fd54 	bl	1a004d68 <__aeabi_d2iz>
1a0032c0:	4605      	mov	r5, r0
1a0032c2:	f001 fa4d 	bl	1a004760 <__aeabi_i2d>
1a0032c6:	4602      	mov	r2, r0
1a0032c8:	460b      	mov	r3, r1
1a0032ca:	4640      	mov	r0, r8
1a0032cc:	4649      	mov	r1, r9
1a0032ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
1a0032d2:	f001 f8f7 	bl	1a0044c4 <__aeabi_dsub>
1a0032d6:	2200      	movs	r2, #0
1a0032d8:	4b68      	ldr	r3, [pc, #416]	; (1a00347c <__ieee754_rem_pio2+0x27c>)
1a0032da:	f001 faab 	bl	1a004834 <__aeabi_dmul>
1a0032de:	2200      	movs	r2, #0
1a0032e0:	2300      	movs	r3, #0
1a0032e2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
1a0032e6:	f001 fd0d 	bl	1a004d04 <__aeabi_dcmpeq>
1a0032ea:	2800      	cmp	r0, #0
1a0032ec:	f000 8149 	beq.w	1a003582 <__ieee754_rem_pio2+0x382>
1a0032f0:	2d00      	cmp	r5, #0
1a0032f2:	bf0c      	ite	eq
1a0032f4:	2301      	moveq	r3, #1
1a0032f6:	2302      	movne	r3, #2
1a0032f8:	4a61      	ldr	r2, [pc, #388]	; (1a003480 <__ieee754_rem_pio2+0x280>)
1a0032fa:	9201      	str	r2, [sp, #4]
1a0032fc:	2102      	movs	r1, #2
1a0032fe:	463a      	mov	r2, r7
1a003300:	9100      	str	r1, [sp, #0]
1a003302:	a808      	add	r0, sp, #32
1a003304:	4621      	mov	r1, r4
1a003306:	f000 fad7 	bl	1a0038b8 <__kernel_rem_pio2>
1a00330a:	2e00      	cmp	r6, #0
1a00330c:	4607      	mov	r7, r0
1a00330e:	daad      	bge.n	1a00326c <__ieee754_rem_pio2+0x6c>
1a003310:	6862      	ldr	r2, [r4, #4]
1a003312:	68e3      	ldr	r3, [r4, #12]
1a003314:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
1a003318:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
1a00331c:	4247      	negs	r7, r0
1a00331e:	6062      	str	r2, [r4, #4]
1a003320:	60e3      	str	r3, [r4, #12]
1a003322:	e7a3      	b.n	1a00326c <__ieee754_rem_pio2+0x6c>
1a003324:	2400      	movs	r4, #0
1a003326:	2500      	movs	r5, #0
1a003328:	2700      	movs	r7, #0
1a00332a:	ed80 0b00 	vstr	d0, [r0]
1a00332e:	e9c0 4502 	strd	r4, r5, [r0, #8]
1a003332:	4638      	mov	r0, r7
1a003334:	b00f      	add	sp, #60	; 0x3c
1a003336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00333a:	ee10 0a10 	vmov	r0, s0
1a00333e:	4619      	mov	r1, r3
1a003340:	f001 f8c0 	bl	1a0044c4 <__aeabi_dsub>
1a003344:	2700      	movs	r7, #0
1a003346:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a00334a:	e9c4 0100 	strd	r0, r1, [r4]
1a00334e:	e78d      	b.n	1a00326c <__ieee754_rem_pio2+0x6c>
1a003350:	a33f      	add	r3, pc, #252	; (adr r3, 1a003450 <__ieee754_rem_pio2+0x250>)
1a003352:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003356:	f001 f8b5 	bl	1a0044c4 <__aeabi_dsub>
1a00335a:	a33f      	add	r3, pc, #252	; (adr r3, 1a003458 <__ieee754_rem_pio2+0x258>)
1a00335c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003360:	4606      	mov	r6, r0
1a003362:	460f      	mov	r7, r1
1a003364:	f001 f8ae 	bl	1a0044c4 <__aeabi_dsub>
1a003368:	4602      	mov	r2, r0
1a00336a:	460b      	mov	r3, r1
1a00336c:	e9c4 2300 	strd	r2, r3, [r4]
1a003370:	4630      	mov	r0, r6
1a003372:	4639      	mov	r1, r7
1a003374:	f001 f8a6 	bl	1a0044c4 <__aeabi_dsub>
1a003378:	a337      	add	r3, pc, #220	; (adr r3, 1a003458 <__ieee754_rem_pio2+0x258>)
1a00337a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00337e:	f001 f8a1 	bl	1a0044c4 <__aeabi_dsub>
1a003382:	2701      	movs	r7, #1
1a003384:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a003388:	4638      	mov	r0, r7
1a00338a:	b00f      	add	sp, #60	; 0x3c
1a00338c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003390:	f000 ff74 	bl	1a00427c <fabs>
1a003394:	ec59 8b10 	vmov	r8, r9, d0
1a003398:	ee10 0a10 	vmov	r0, s0
1a00339c:	a330      	add	r3, pc, #192	; (adr r3, 1a003460 <__ieee754_rem_pio2+0x260>)
1a00339e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0033a2:	4649      	mov	r1, r9
1a0033a4:	f001 fa46 	bl	1a004834 <__aeabi_dmul>
1a0033a8:	2200      	movs	r2, #0
1a0033aa:	4b36      	ldr	r3, [pc, #216]	; (1a003484 <__ieee754_rem_pio2+0x284>)
1a0033ac:	f001 f88c 	bl	1a0044c8 <__adddf3>
1a0033b0:	f001 fcda 	bl	1a004d68 <__aeabi_d2iz>
1a0033b4:	4607      	mov	r7, r0
1a0033b6:	f001 f9d3 	bl	1a004760 <__aeabi_i2d>
1a0033ba:	a321      	add	r3, pc, #132	; (adr r3, 1a003440 <__ieee754_rem_pio2+0x240>)
1a0033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0033c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
1a0033c4:	f001 fa36 	bl	1a004834 <__aeabi_dmul>
1a0033c8:	4602      	mov	r2, r0
1a0033ca:	460b      	mov	r3, r1
1a0033cc:	4640      	mov	r0, r8
1a0033ce:	4649      	mov	r1, r9
1a0033d0:	f001 f878 	bl	1a0044c4 <__aeabi_dsub>
1a0033d4:	a31c      	add	r3, pc, #112	; (adr r3, 1a003448 <__ieee754_rem_pio2+0x248>)
1a0033d6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0033da:	4682      	mov	sl, r0
1a0033dc:	468b      	mov	fp, r1
1a0033de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a0033e2:	f001 fa27 	bl	1a004834 <__aeabi_dmul>
1a0033e6:	2f1f      	cmp	r7, #31
1a0033e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
1a0033ec:	dc4e      	bgt.n	1a00348c <__ieee754_rem_pio2+0x28c>
1a0033ee:	4602      	mov	r2, r0
1a0033f0:	460b      	mov	r3, r1
1a0033f2:	4650      	mov	r0, sl
1a0033f4:	4659      	mov	r1, fp
1a0033f6:	f001 f865 	bl	1a0044c4 <__aeabi_dsub>
1a0033fa:	4b23      	ldr	r3, [pc, #140]	; (1a003488 <__ieee754_rem_pio2+0x288>)
1a0033fc:	1e7a      	subs	r2, r7, #1
1a0033fe:	4680      	mov	r8, r0
1a003400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
1a003404:	42ab      	cmp	r3, r5
1a003406:	4689      	mov	r9, r1
1a003408:	d048      	beq.n	1a00349c <__ieee754_rem_pio2+0x29c>
1a00340a:	4642      	mov	r2, r8
1a00340c:	464b      	mov	r3, r9
1a00340e:	e9c4 8900 	strd	r8, r9, [r4]
1a003412:	4650      	mov	r0, sl
1a003414:	4659      	mov	r1, fp
1a003416:	f001 f855 	bl	1a0044c4 <__aeabi_dsub>
1a00341a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00341e:	f001 f851 	bl	1a0044c4 <__aeabi_dsub>
1a003422:	2e00      	cmp	r6, #0
1a003424:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a003428:	f6bf af20 	bge.w	1a00326c <__ieee754_rem_pio2+0x6c>
1a00342c:	f109 4500 	add.w	r5, r9, #2147483648	; 0x80000000
1a003430:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
1a003434:	427f      	negs	r7, r7
1a003436:	e9c4 8500 	strd	r8, r5, [r4]
1a00343a:	e9c4 0302 	strd	r0, r3, [r4, #8]
1a00343e:	e715      	b.n	1a00326c <__ieee754_rem_pio2+0x6c>
1a003440:	54400000 	.word	0x54400000
1a003444:	3ff921fb 	.word	0x3ff921fb
1a003448:	1a626331 	.word	0x1a626331
1a00344c:	3dd0b461 	.word	0x3dd0b461
1a003450:	1a600000 	.word	0x1a600000
1a003454:	3dd0b461 	.word	0x3dd0b461
1a003458:	2e037073 	.word	0x2e037073
1a00345c:	3ba3198a 	.word	0x3ba3198a
1a003460:	6dc9c883 	.word	0x6dc9c883
1a003464:	3fe45f30 	.word	0x3fe45f30
1a003468:	3fe921fb 	.word	0x3fe921fb
1a00346c:	4002d97b 	.word	0x4002d97b
1a003470:	3ff921fb 	.word	0x3ff921fb
1a003474:	413921fb 	.word	0x413921fb
1a003478:	7fefffff 	.word	0x7fefffff
1a00347c:	41700000 	.word	0x41700000
1a003480:	1a005e44 	.word	0x1a005e44
1a003484:	3fe00000 	.word	0x3fe00000
1a003488:	1a005dc4 	.word	0x1a005dc4
1a00348c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003490:	4650      	mov	r0, sl
1a003492:	4659      	mov	r1, fp
1a003494:	f001 f816 	bl	1a0044c4 <__aeabi_dsub>
1a003498:	4680      	mov	r8, r0
1a00349a:	4689      	mov	r9, r1
1a00349c:	152d      	asrs	r5, r5, #20
1a00349e:	f3c9 530a 	ubfx	r3, r9, #20, #11
1a0034a2:	1aeb      	subs	r3, r5, r3
1a0034a4:	2b10      	cmp	r3, #16
1a0034a6:	ddb0      	ble.n	1a00340a <__ieee754_rem_pio2+0x20a>
1a0034a8:	a357      	add	r3, pc, #348	; (adr r3, 1a003608 <__ieee754_rem_pio2+0x408>)
1a0034aa:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0034ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a0034b2:	f001 f9bf 	bl	1a004834 <__aeabi_dmul>
1a0034b6:	4680      	mov	r8, r0
1a0034b8:	4689      	mov	r9, r1
1a0034ba:	4602      	mov	r2, r0
1a0034bc:	460b      	mov	r3, r1
1a0034be:	4650      	mov	r0, sl
1a0034c0:	4659      	mov	r1, fp
1a0034c2:	f000 ffff 	bl	1a0044c4 <__aeabi_dsub>
1a0034c6:	4602      	mov	r2, r0
1a0034c8:	460b      	mov	r3, r1
1a0034ca:	4650      	mov	r0, sl
1a0034cc:	4659      	mov	r1, fp
1a0034ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
1a0034d2:	f000 fff7 	bl	1a0044c4 <__aeabi_dsub>
1a0034d6:	4642      	mov	r2, r8
1a0034d8:	464b      	mov	r3, r9
1a0034da:	f000 fff3 	bl	1a0044c4 <__aeabi_dsub>
1a0034de:	a34c      	add	r3, pc, #304	; (adr r3, 1a003610 <__ieee754_rem_pio2+0x410>)
1a0034e0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0034e4:	4680      	mov	r8, r0
1a0034e6:	4689      	mov	r9, r1
1a0034e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a0034ec:	f001 f9a2 	bl	1a004834 <__aeabi_dmul>
1a0034f0:	4642      	mov	r2, r8
1a0034f2:	464b      	mov	r3, r9
1a0034f4:	f000 ffe6 	bl	1a0044c4 <__aeabi_dsub>
1a0034f8:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
1a0034fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
1a003500:	460b      	mov	r3, r1
1a003502:	4602      	mov	r2, r0
1a003504:	4659      	mov	r1, fp
1a003506:	4650      	mov	r0, sl
1a003508:	f000 ffdc 	bl	1a0044c4 <__aeabi_dsub>
1a00350c:	f3c1 530a 	ubfx	r3, r1, #20, #11
1a003510:	1aed      	subs	r5, r5, r3
1a003512:	2d31      	cmp	r5, #49	; 0x31
1a003514:	4680      	mov	r8, r0
1a003516:	4689      	mov	r9, r1
1a003518:	f77f af77 	ble.w	1a00340a <__ieee754_rem_pio2+0x20a>
1a00351c:	a33f      	add	r3, pc, #252	; (adr r3, 1a00361c <__ieee754_rem_pio2+0x41c>)
1a00351e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a003526:	f001 f985 	bl	1a004834 <__aeabi_dmul>
1a00352a:	4680      	mov	r8, r0
1a00352c:	4689      	mov	r9, r1
1a00352e:	4602      	mov	r2, r0
1a003530:	460b      	mov	r3, r1
1a003532:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1a003536:	f000 ffc5 	bl	1a0044c4 <__aeabi_dsub>
1a00353a:	4602      	mov	r2, r0
1a00353c:	460b      	mov	r3, r1
1a00353e:	4682      	mov	sl, r0
1a003540:	468b      	mov	fp, r1
1a003542:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1a003546:	f000 ffbd 	bl	1a0044c4 <__aeabi_dsub>
1a00354a:	4642      	mov	r2, r8
1a00354c:	464b      	mov	r3, r9
1a00354e:	f000 ffb9 	bl	1a0044c4 <__aeabi_dsub>
1a003552:	a334      	add	r3, pc, #208	; (adr r3, 1a003624 <__ieee754_rem_pio2+0x424>)
1a003554:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003558:	4680      	mov	r8, r0
1a00355a:	4689      	mov	r9, r1
1a00355c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a003560:	f001 f968 	bl	1a004834 <__aeabi_dmul>
1a003564:	4642      	mov	r2, r8
1a003566:	464b      	mov	r3, r9
1a003568:	f000 ffac 	bl	1a0044c4 <__aeabi_dsub>
1a00356c:	4602      	mov	r2, r0
1a00356e:	460b      	mov	r3, r1
1a003570:	4650      	mov	r0, sl
1a003572:	4659      	mov	r1, fp
1a003574:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a003578:	f000 ffa4 	bl	1a0044c4 <__aeabi_dsub>
1a00357c:	4680      	mov	r8, r0
1a00357e:	4689      	mov	r9, r1
1a003580:	e743      	b.n	1a00340a <__ieee754_rem_pio2+0x20a>
1a003582:	2303      	movs	r3, #3
1a003584:	e6b8      	b.n	1a0032f8 <__ieee754_rem_pio2+0xf8>
1a003586:	f000 ff9f 	bl	1a0044c8 <__adddf3>
1a00358a:	4b23      	ldr	r3, [pc, #140]	; (1a003618 <__ieee754_rem_pio2+0x418>)
1a00358c:	429d      	cmp	r5, r3
1a00358e:	4606      	mov	r6, r0
1a003590:	460f      	mov	r7, r1
1a003592:	d016      	beq.n	1a0035c2 <__ieee754_rem_pio2+0x3c2>
1a003594:	a31a      	add	r3, pc, #104	; (adr r3, 1a003600 <__ieee754_rem_pio2+0x400>)
1a003596:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00359a:	f000 ff95 	bl	1a0044c8 <__adddf3>
1a00359e:	4602      	mov	r2, r0
1a0035a0:	460b      	mov	r3, r1
1a0035a2:	e9c4 2300 	strd	r2, r3, [r4]
1a0035a6:	4639      	mov	r1, r7
1a0035a8:	4630      	mov	r0, r6
1a0035aa:	f000 ff8b 	bl	1a0044c4 <__aeabi_dsub>
1a0035ae:	a314      	add	r3, pc, #80	; (adr r3, 1a003600 <__ieee754_rem_pio2+0x400>)
1a0035b0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0035b4:	f000 ff88 	bl	1a0044c8 <__adddf3>
1a0035b8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a0035bc:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a0035c0:	e654      	b.n	1a00326c <__ieee754_rem_pio2+0x6c>
1a0035c2:	a311      	add	r3, pc, #68	; (adr r3, 1a003608 <__ieee754_rem_pio2+0x408>)
1a0035c4:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0035c8:	f000 ff7e 	bl	1a0044c8 <__adddf3>
1a0035cc:	a310      	add	r3, pc, #64	; (adr r3, 1a003610 <__ieee754_rem_pio2+0x410>)
1a0035ce:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0035d2:	460f      	mov	r7, r1
1a0035d4:	4606      	mov	r6, r0
1a0035d6:	f000 ff77 	bl	1a0044c8 <__adddf3>
1a0035da:	4602      	mov	r2, r0
1a0035dc:	460b      	mov	r3, r1
1a0035de:	e9c4 2300 	strd	r2, r3, [r4]
1a0035e2:	4639      	mov	r1, r7
1a0035e4:	4630      	mov	r0, r6
1a0035e6:	f000 ff6d 	bl	1a0044c4 <__aeabi_dsub>
1a0035ea:	a309      	add	r3, pc, #36	; (adr r3, 1a003610 <__ieee754_rem_pio2+0x410>)
1a0035ec:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0035f0:	f000 ff6a 	bl	1a0044c8 <__adddf3>
1a0035f4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a0035f8:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a0035fc:	e636      	b.n	1a00326c <__ieee754_rem_pio2+0x6c>
1a0035fe:	bf00      	nop
1a003600:	1a626331 	.word	0x1a626331
1a003604:	3dd0b461 	.word	0x3dd0b461
1a003608:	1a600000 	.word	0x1a600000
1a00360c:	3dd0b461 	.word	0x3dd0b461
1a003610:	2e037073 	.word	0x2e037073
1a003614:	3ba3198a 	.word	0x3ba3198a
1a003618:	3ff921fb 	.word	0x3ff921fb
1a00361c:	2e000000 	.word	0x2e000000
1a003620:	3ba3198a 	.word	0x3ba3198a
1a003624:	252049c1 	.word	0x252049c1
1a003628:	397b839a 	.word	0x397b839a
1a00362c:	ffffffff 	.word	0xffffffff

1a003630 <__kernel_cos>:
1a003630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003634:	ec57 6b10 	vmov	r6, r7, d0
1a003638:	ed2d 8b02 	vpush	{d8}
1a00363c:	eeb0 8a41 	vmov.f32	s16, s2
1a003640:	eef0 8a61 	vmov.f32	s17, s3
1a003644:	f027 4900 	bic.w	r9, r7, #2147483648	; 0x80000000
1a003648:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
1a00364c:	b083      	sub	sp, #12
1a00364e:	da72      	bge.n	1a003736 <__kernel_cos+0x106>
1a003650:	ee10 0a10 	vmov	r0, s0
1a003654:	4639      	mov	r1, r7
1a003656:	f001 fb87 	bl	1a004d68 <__aeabi_d2iz>
1a00365a:	2800      	cmp	r0, #0
1a00365c:	f000 80f6 	beq.w	1a00384c <__kernel_cos+0x21c>
1a003660:	4632      	mov	r2, r6
1a003662:	463b      	mov	r3, r7
1a003664:	4630      	mov	r0, r6
1a003666:	4639      	mov	r1, r7
1a003668:	f001 f8e4 	bl	1a004834 <__aeabi_dmul>
1a00366c:	a37c      	add	r3, pc, #496	; (adr r3, 1a003860 <__kernel_cos+0x230>)
1a00366e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003672:	4604      	mov	r4, r0
1a003674:	460d      	mov	r5, r1
1a003676:	f001 f8dd 	bl	1a004834 <__aeabi_dmul>
1a00367a:	a37b      	add	r3, pc, #492	; (adr r3, 1a003868 <__kernel_cos+0x238>)
1a00367c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003680:	f000 ff22 	bl	1a0044c8 <__adddf3>
1a003684:	4622      	mov	r2, r4
1a003686:	462b      	mov	r3, r5
1a003688:	f001 f8d4 	bl	1a004834 <__aeabi_dmul>
1a00368c:	a378      	add	r3, pc, #480	; (adr r3, 1a003870 <__kernel_cos+0x240>)
1a00368e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003692:	f000 ff17 	bl	1a0044c4 <__aeabi_dsub>
1a003696:	4622      	mov	r2, r4
1a003698:	462b      	mov	r3, r5
1a00369a:	f001 f8cb 	bl	1a004834 <__aeabi_dmul>
1a00369e:	a376      	add	r3, pc, #472	; (adr r3, 1a003878 <__kernel_cos+0x248>)
1a0036a0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0036a4:	f000 ff10 	bl	1a0044c8 <__adddf3>
1a0036a8:	4622      	mov	r2, r4
1a0036aa:	462b      	mov	r3, r5
1a0036ac:	f001 f8c2 	bl	1a004834 <__aeabi_dmul>
1a0036b0:	a373      	add	r3, pc, #460	; (adr r3, 1a003880 <__kernel_cos+0x250>)
1a0036b2:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0036b6:	f000 ff05 	bl	1a0044c4 <__aeabi_dsub>
1a0036ba:	4622      	mov	r2, r4
1a0036bc:	462b      	mov	r3, r5
1a0036be:	f001 f8b9 	bl	1a004834 <__aeabi_dmul>
1a0036c2:	a371      	add	r3, pc, #452	; (adr r3, 1a003888 <__kernel_cos+0x258>)
1a0036c4:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0036c8:	f000 fefe 	bl	1a0044c8 <__adddf3>
1a0036cc:	4622      	mov	r2, r4
1a0036ce:	462b      	mov	r3, r5
1a0036d0:	f001 f8b0 	bl	1a004834 <__aeabi_dmul>
1a0036d4:	4682      	mov	sl, r0
1a0036d6:	468b      	mov	fp, r1
1a0036d8:	2200      	movs	r2, #0
1a0036da:	4b71      	ldr	r3, [pc, #452]	; (1a0038a0 <__kernel_cos+0x270>)
1a0036dc:	4620      	mov	r0, r4
1a0036de:	4629      	mov	r1, r5
1a0036e0:	f001 f8a8 	bl	1a004834 <__aeabi_dmul>
1a0036e4:	4652      	mov	r2, sl
1a0036e6:	4680      	mov	r8, r0
1a0036e8:	4689      	mov	r9, r1
1a0036ea:	465b      	mov	r3, fp
1a0036ec:	4620      	mov	r0, r4
1a0036ee:	4629      	mov	r1, r5
1a0036f0:	f001 f8a0 	bl	1a004834 <__aeabi_dmul>
1a0036f4:	ec53 2b18 	vmov	r2, r3, d8
1a0036f8:	4604      	mov	r4, r0
1a0036fa:	460d      	mov	r5, r1
1a0036fc:	4630      	mov	r0, r6
1a0036fe:	4639      	mov	r1, r7
1a003700:	f001 f898 	bl	1a004834 <__aeabi_dmul>
1a003704:	4602      	mov	r2, r0
1a003706:	460b      	mov	r3, r1
1a003708:	4620      	mov	r0, r4
1a00370a:	4629      	mov	r1, r5
1a00370c:	f000 feda 	bl	1a0044c4 <__aeabi_dsub>
1a003710:	4602      	mov	r2, r0
1a003712:	460b      	mov	r3, r1
1a003714:	4640      	mov	r0, r8
1a003716:	4649      	mov	r1, r9
1a003718:	f000 fed4 	bl	1a0044c4 <__aeabi_dsub>
1a00371c:	4602      	mov	r2, r0
1a00371e:	460b      	mov	r3, r1
1a003720:	2000      	movs	r0, #0
1a003722:	4960      	ldr	r1, [pc, #384]	; (1a0038a4 <__kernel_cos+0x274>)
1a003724:	f000 fece 	bl	1a0044c4 <__aeabi_dsub>
1a003728:	ec41 0b10 	vmov	d0, r0, r1
1a00372c:	b003      	add	sp, #12
1a00372e:	ecbd 8b02 	vpop	{d8}
1a003732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003736:	ee10 2a10 	vmov	r2, s0
1a00373a:	ee10 0a10 	vmov	r0, s0
1a00373e:	463b      	mov	r3, r7
1a003740:	4639      	mov	r1, r7
1a003742:	f001 f877 	bl	1a004834 <__aeabi_dmul>
1a003746:	a346      	add	r3, pc, #280	; (adr r3, 1a003860 <__kernel_cos+0x230>)
1a003748:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00374c:	4604      	mov	r4, r0
1a00374e:	460d      	mov	r5, r1
1a003750:	f001 f870 	bl	1a004834 <__aeabi_dmul>
1a003754:	a344      	add	r3, pc, #272	; (adr r3, 1a003868 <__kernel_cos+0x238>)
1a003756:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00375a:	f000 feb5 	bl	1a0044c8 <__adddf3>
1a00375e:	4622      	mov	r2, r4
1a003760:	462b      	mov	r3, r5
1a003762:	f001 f867 	bl	1a004834 <__aeabi_dmul>
1a003766:	a342      	add	r3, pc, #264	; (adr r3, 1a003870 <__kernel_cos+0x240>)
1a003768:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00376c:	f000 feaa 	bl	1a0044c4 <__aeabi_dsub>
1a003770:	4622      	mov	r2, r4
1a003772:	462b      	mov	r3, r5
1a003774:	f001 f85e 	bl	1a004834 <__aeabi_dmul>
1a003778:	a33f      	add	r3, pc, #252	; (adr r3, 1a003878 <__kernel_cos+0x248>)
1a00377a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00377e:	f000 fea3 	bl	1a0044c8 <__adddf3>
1a003782:	4622      	mov	r2, r4
1a003784:	462b      	mov	r3, r5
1a003786:	f001 f855 	bl	1a004834 <__aeabi_dmul>
1a00378a:	a33d      	add	r3, pc, #244	; (adr r3, 1a003880 <__kernel_cos+0x250>)
1a00378c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003790:	f000 fe98 	bl	1a0044c4 <__aeabi_dsub>
1a003794:	4622      	mov	r2, r4
1a003796:	462b      	mov	r3, r5
1a003798:	f001 f84c 	bl	1a004834 <__aeabi_dmul>
1a00379c:	a33a      	add	r3, pc, #232	; (adr r3, 1a003888 <__kernel_cos+0x258>)
1a00379e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0037a2:	f000 fe91 	bl	1a0044c8 <__adddf3>
1a0037a6:	462b      	mov	r3, r5
1a0037a8:	4622      	mov	r2, r4
1a0037aa:	f001 f843 	bl	1a004834 <__aeabi_dmul>
1a0037ae:	4b3e      	ldr	r3, [pc, #248]	; (1a0038a8 <__kernel_cos+0x278>)
1a0037b0:	4599      	cmp	r9, r3
1a0037b2:	4682      	mov	sl, r0
1a0037b4:	468b      	mov	fp, r1
1a0037b6:	dd8f      	ble.n	1a0036d8 <__kernel_cos+0xa8>
1a0037b8:	4b3c      	ldr	r3, [pc, #240]	; (1a0038ac <__kernel_cos+0x27c>)
1a0037ba:	4599      	cmp	r9, r3
1a0037bc:	dc3d      	bgt.n	1a00383a <__kernel_cos+0x20a>
1a0037be:	2200      	movs	r2, #0
1a0037c0:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
1a0037c4:	2000      	movs	r0, #0
1a0037c6:	4937      	ldr	r1, [pc, #220]	; (1a0038a4 <__kernel_cos+0x274>)
1a0037c8:	4690      	mov	r8, r2
1a0037ca:	4699      	mov	r9, r3
1a0037cc:	f000 fe7a 	bl	1a0044c4 <__aeabi_dsub>
1a0037d0:	e9cd 0100 	strd	r0, r1, [sp]
1a0037d4:	2200      	movs	r2, #0
1a0037d6:	4b32      	ldr	r3, [pc, #200]	; (1a0038a0 <__kernel_cos+0x270>)
1a0037d8:	4620      	mov	r0, r4
1a0037da:	4629      	mov	r1, r5
1a0037dc:	f001 f82a 	bl	1a004834 <__aeabi_dmul>
1a0037e0:	4642      	mov	r2, r8
1a0037e2:	464b      	mov	r3, r9
1a0037e4:	f000 fe6e 	bl	1a0044c4 <__aeabi_dsub>
1a0037e8:	4652      	mov	r2, sl
1a0037ea:	4680      	mov	r8, r0
1a0037ec:	4689      	mov	r9, r1
1a0037ee:	465b      	mov	r3, fp
1a0037f0:	4620      	mov	r0, r4
1a0037f2:	4629      	mov	r1, r5
1a0037f4:	f001 f81e 	bl	1a004834 <__aeabi_dmul>
1a0037f8:	ec53 2b18 	vmov	r2, r3, d8
1a0037fc:	4604      	mov	r4, r0
1a0037fe:	460d      	mov	r5, r1
1a003800:	4630      	mov	r0, r6
1a003802:	4639      	mov	r1, r7
1a003804:	f001 f816 	bl	1a004834 <__aeabi_dmul>
1a003808:	4602      	mov	r2, r0
1a00380a:	460b      	mov	r3, r1
1a00380c:	4620      	mov	r0, r4
1a00380e:	4629      	mov	r1, r5
1a003810:	f000 fe58 	bl	1a0044c4 <__aeabi_dsub>
1a003814:	4602      	mov	r2, r0
1a003816:	460b      	mov	r3, r1
1a003818:	4640      	mov	r0, r8
1a00381a:	4649      	mov	r1, r9
1a00381c:	f000 fe52 	bl	1a0044c4 <__aeabi_dsub>
1a003820:	4602      	mov	r2, r0
1a003822:	460b      	mov	r3, r1
1a003824:	e9dd 0100 	ldrd	r0, r1, [sp]
1a003828:	f000 fe4c 	bl	1a0044c4 <__aeabi_dsub>
1a00382c:	ec41 0b10 	vmov	d0, r0, r1
1a003830:	b003      	add	sp, #12
1a003832:	ecbd 8b02 	vpop	{d8}
1a003836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00383a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 1a003890 <__kernel_cos+0x260>
1a00383e:	f04f 0800 	mov.w	r8, #0
1a003842:	ed8d 7b00 	vstr	d7, [sp]
1a003846:	f8df 9068 	ldr.w	r9, [pc, #104]	; 1a0038b0 <__kernel_cos+0x280>
1a00384a:	e7c3      	b.n	1a0037d4 <__kernel_cos+0x1a4>
1a00384c:	ed9f 0b12 	vldr	d0, [pc, #72]	; 1a003898 <__kernel_cos+0x268>
1a003850:	b003      	add	sp, #12
1a003852:	ecbd 8b02 	vpop	{d8}
1a003856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00385a:	bf00      	nop
1a00385c:	f3af 8000 	nop.w
1a003860:	be8838d4 	.word	0xbe8838d4
1a003864:	bda8fae9 	.word	0xbda8fae9
1a003868:	bdb4b1c4 	.word	0xbdb4b1c4
1a00386c:	3e21ee9e 	.word	0x3e21ee9e
1a003870:	809c52ad 	.word	0x809c52ad
1a003874:	3e927e4f 	.word	0x3e927e4f
1a003878:	19cb1590 	.word	0x19cb1590
1a00387c:	3efa01a0 	.word	0x3efa01a0
1a003880:	16c15177 	.word	0x16c15177
1a003884:	3f56c16c 	.word	0x3f56c16c
1a003888:	5555554c 	.word	0x5555554c
1a00388c:	3fa55555 	.word	0x3fa55555
1a003890:	00000000 	.word	0x00000000
1a003894:	3fe70000 	.word	0x3fe70000
1a003898:	00000000 	.word	0x00000000
1a00389c:	3ff00000 	.word	0x3ff00000
1a0038a0:	3fe00000 	.word	0x3fe00000
1a0038a4:	3ff00000 	.word	0x3ff00000
1a0038a8:	3fd33332 	.word	0x3fd33332
1a0038ac:	3fe90000 	.word	0x3fe90000
1a0038b0:	3fd20000 	.word	0x3fd20000
1a0038b4:	ffffffff 	.word	0xffffffff

1a0038b8 <__kernel_rem_pio2>:
1a0038b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0038bc:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
1a0038c0:	4cb9      	ldr	r4, [pc, #740]	; (1a003ba8 <__kernel_rem_pio2+0x2f0>)
1a0038c2:	9da2      	ldr	r5, [sp, #648]	; 0x288
1a0038c4:	9308      	str	r3, [sp, #32]
1a0038c6:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
1a0038ca:	9405      	str	r4, [sp, #20]
1a0038cc:	3b01      	subs	r3, #1
1a0038ce:	f112 0f14 	cmn.w	r2, #20
1a0038d2:	9004      	str	r0, [sp, #16]
1a0038d4:	910b      	str	r1, [sp, #44]	; 0x2c
1a0038d6:	9303      	str	r3, [sp, #12]
1a0038d8:	f2c0 82b2 	blt.w	1a003e40 <__kernel_rem_pio2+0x588>
1a0038dc:	49b3      	ldr	r1, [pc, #716]	; (1a003bac <__kernel_rem_pio2+0x2f4>)
1a0038de:	1ed3      	subs	r3, r2, #3
1a0038e0:	fb81 0103 	smull	r0, r1, r1, r3
1a0038e4:	17db      	asrs	r3, r3, #31
1a0038e6:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
1a0038ea:	9307      	str	r3, [sp, #28]
1a0038ec:	3301      	adds	r3, #1
1a0038ee:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
1a0038f2:	00db      	lsls	r3, r3, #3
1a0038f4:	18d3      	adds	r3, r2, r3
1a0038f6:	9306      	str	r3, [sp, #24]
1a0038f8:	9a07      	ldr	r2, [sp, #28]
1a0038fa:	9b03      	ldr	r3, [sp, #12]
1a0038fc:	1ad6      	subs	r6, r2, r3
1a0038fe:	9a05      	ldr	r2, [sp, #20]
1a003900:	eb12 0803 	adds.w	r8, r2, r3
1a003904:	d41a      	bmi.n	1a00393c <__kernel_rem_pio2+0x84>
1a003906:	f108 0801 	add.w	r8, r8, #1
1a00390a:	2400      	movs	r4, #0
1a00390c:	2500      	movs	r5, #0
1a00390e:	44b0      	add	r8, r6
1a003910:	af20      	add	r7, sp, #128	; 0x80
1a003912:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
1a003916:	e008      	b.n	1a00392a <__kernel_rem_pio2+0x72>
1a003918:	f859 0026 	ldr.w	r0, [r9, r6, lsl #2]
1a00391c:	f000 ff20 	bl	1a004760 <__aeabi_i2d>
1a003920:	3601      	adds	r6, #1
1a003922:	4546      	cmp	r6, r8
1a003924:	e8e7 0102 	strd	r0, r1, [r7], #8
1a003928:	d008      	beq.n	1a00393c <__kernel_rem_pio2+0x84>
1a00392a:	2e00      	cmp	r6, #0
1a00392c:	daf4      	bge.n	1a003918 <__kernel_rem_pio2+0x60>
1a00392e:	3601      	adds	r6, #1
1a003930:	4620      	mov	r0, r4
1a003932:	4629      	mov	r1, r5
1a003934:	4546      	cmp	r6, r8
1a003936:	e8e7 0102 	strd	r0, r1, [r7], #8
1a00393a:	d1f6      	bne.n	1a00392a <__kernel_rem_pio2+0x72>
1a00393c:	9b05      	ldr	r3, [sp, #20]
1a00393e:	2b00      	cmp	r3, #0
1a003940:	9b08      	ldr	r3, [sp, #32]
1a003942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a003946:	9301      	str	r3, [sp, #4]
1a003948:	db2a      	blt.n	1a0039a0 <__kernel_rem_pio2+0xe8>
1a00394a:	9a04      	ldr	r2, [sp, #16]
1a00394c:	a920      	add	r1, sp, #128	; 0x80
1a00394e:	eb02 0803 	add.w	r8, r2, r3
1a003952:	eb01 0a03 	add.w	sl, r1, r3
1a003956:	9b05      	ldr	r3, [sp, #20]
1a003958:	aa72      	add	r2, sp, #456	; 0x1c8
1a00395a:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
1a00395e:	f50d 79e0 	add.w	r9, sp, #448	; 0x1c0
1a003962:	9b03      	ldr	r3, [sp, #12]
1a003964:	2b00      	cmp	r3, #0
1a003966:	f04f 0600 	mov.w	r6, #0
1a00396a:	f04f 0700 	mov.w	r7, #0
1a00396e:	db11      	blt.n	1a003994 <__kernel_rem_pio2+0xdc>
1a003970:	9c04      	ldr	r4, [sp, #16]
1a003972:	4655      	mov	r5, sl
1a003974:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
1a003978:	e8f4 0102 	ldrd	r0, r1, [r4], #8
1a00397c:	f000 ff5a 	bl	1a004834 <__aeabi_dmul>
1a003980:	4602      	mov	r2, r0
1a003982:	460b      	mov	r3, r1
1a003984:	4630      	mov	r0, r6
1a003986:	4639      	mov	r1, r7
1a003988:	f000 fd9e 	bl	1a0044c8 <__adddf3>
1a00398c:	4544      	cmp	r4, r8
1a00398e:	4606      	mov	r6, r0
1a003990:	460f      	mov	r7, r1
1a003992:	d1ef      	bne.n	1a003974 <__kernel_rem_pio2+0xbc>
1a003994:	e8e9 6702 	strd	r6, r7, [r9], #8
1a003998:	45d9      	cmp	r9, fp
1a00399a:	f10a 0a08 	add.w	sl, sl, #8
1a00399e:	d1e0      	bne.n	1a003962 <__kernel_rem_pio2+0xaa>
1a0039a0:	9801      	ldr	r0, [sp, #4]
1a0039a2:	9c04      	ldr	r4, [sp, #16]
1a0039a4:	9905      	ldr	r1, [sp, #20]
1a0039a6:	9101      	str	r1, [sp, #4]
1a0039a8:	4420      	add	r0, r4
1a0039aa:	008b      	lsls	r3, r1, #2
1a0039ac:	4683      	mov	fp, r0
1a0039ae:	a80b      	add	r0, sp, #44	; 0x2c
1a0039b0:	f1a3 0208 	sub.w	r2, r3, #8
1a0039b4:	18c3      	adds	r3, r0, r3
1a0039b6:	930a      	str	r3, [sp, #40]	; 0x28
1a0039b8:	ab0c      	add	r3, sp, #48	; 0x30
1a0039ba:	4413      	add	r3, r2
1a0039bc:	9309      	str	r3, [sp, #36]	; 0x24
1a0039be:	9a01      	ldr	r2, [sp, #4]
1a0039c0:	a998      	add	r1, sp, #608	; 0x260
1a0039c2:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
1a0039c6:	2a00      	cmp	r2, #0
1a0039c8:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
1a0039cc:	dd29      	ble.n	1a003a22 <__kernel_rem_pio2+0x16a>
1a0039ce:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
1a0039d2:	eb0a 08c2 	add.w	r8, sl, r2, lsl #3
1a0039d6:	f10d 0930 	add.w	r9, sp, #48	; 0x30
1a0039da:	2200      	movs	r2, #0
1a0039dc:	4b74      	ldr	r3, [pc, #464]	; (1a003bb0 <__kernel_rem_pio2+0x2f8>)
1a0039de:	4620      	mov	r0, r4
1a0039e0:	4629      	mov	r1, r5
1a0039e2:	f000 ff27 	bl	1a004834 <__aeabi_dmul>
1a0039e6:	f001 f9bf 	bl	1a004d68 <__aeabi_d2iz>
1a0039ea:	f000 feb9 	bl	1a004760 <__aeabi_i2d>
1a0039ee:	2200      	movs	r2, #0
1a0039f0:	4b70      	ldr	r3, [pc, #448]	; (1a003bb4 <__kernel_rem_pio2+0x2fc>)
1a0039f2:	4606      	mov	r6, r0
1a0039f4:	460f      	mov	r7, r1
1a0039f6:	f000 ff1d 	bl	1a004834 <__aeabi_dmul>
1a0039fa:	4602      	mov	r2, r0
1a0039fc:	460b      	mov	r3, r1
1a0039fe:	4620      	mov	r0, r4
1a003a00:	4629      	mov	r1, r5
1a003a02:	f000 fd5f 	bl	1a0044c4 <__aeabi_dsub>
1a003a06:	f001 f9af 	bl	1a004d68 <__aeabi_d2iz>
1a003a0a:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
1a003a0e:	f849 0b04 	str.w	r0, [r9], #4
1a003a12:	4639      	mov	r1, r7
1a003a14:	4630      	mov	r0, r6
1a003a16:	f000 fd57 	bl	1a0044c8 <__adddf3>
1a003a1a:	45d0      	cmp	r8, sl
1a003a1c:	4604      	mov	r4, r0
1a003a1e:	460d      	mov	r5, r1
1a003a20:	d1db      	bne.n	1a0039da <__kernel_rem_pio2+0x122>
1a003a22:	f8dd 9018 	ldr.w	r9, [sp, #24]
1a003a26:	ec45 4b10 	vmov	d0, r4, r5
1a003a2a:	4648      	mov	r0, r9
1a003a2c:	f000 fcb4 	bl	1a004398 <scalbn>
1a003a30:	ec55 4b10 	vmov	r4, r5, d0
1a003a34:	2200      	movs	r2, #0
1a003a36:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
1a003a3a:	ee10 0a10 	vmov	r0, s0
1a003a3e:	4629      	mov	r1, r5
1a003a40:	f000 fef8 	bl	1a004834 <__aeabi_dmul>
1a003a44:	ec41 0b10 	vmov	d0, r0, r1
1a003a48:	f000 fc22 	bl	1a004290 <floor>
1a003a4c:	2200      	movs	r2, #0
1a003a4e:	ec51 0b10 	vmov	r0, r1, d0
1a003a52:	4b59      	ldr	r3, [pc, #356]	; (1a003bb8 <__kernel_rem_pio2+0x300>)
1a003a54:	f000 feee 	bl	1a004834 <__aeabi_dmul>
1a003a58:	4602      	mov	r2, r0
1a003a5a:	460b      	mov	r3, r1
1a003a5c:	4620      	mov	r0, r4
1a003a5e:	4629      	mov	r1, r5
1a003a60:	f000 fd30 	bl	1a0044c4 <__aeabi_dsub>
1a003a64:	460d      	mov	r5, r1
1a003a66:	4604      	mov	r4, r0
1a003a68:	f001 f97e 	bl	1a004d68 <__aeabi_d2iz>
1a003a6c:	4680      	mov	r8, r0
1a003a6e:	f000 fe77 	bl	1a004760 <__aeabi_i2d>
1a003a72:	460b      	mov	r3, r1
1a003a74:	4602      	mov	r2, r0
1a003a76:	4629      	mov	r1, r5
1a003a78:	4620      	mov	r0, r4
1a003a7a:	f000 fd23 	bl	1a0044c4 <__aeabi_dsub>
1a003a7e:	464b      	mov	r3, r9
1a003a80:	2b00      	cmp	r3, #0
1a003a82:	4606      	mov	r6, r0
1a003a84:	460f      	mov	r7, r1
1a003a86:	f340 8099 	ble.w	1a003bbc <__kernel_rem_pio2+0x304>
1a003a8a:	9a01      	ldr	r2, [sp, #4]
1a003a8c:	a90c      	add	r1, sp, #48	; 0x30
1a003a8e:	3a01      	subs	r2, #1
1a003a90:	f1c9 0318 	rsb	r3, r9, #24
1a003a94:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
1a003a98:	fa45 f103 	asr.w	r1, r5, r3
1a003a9c:	fa01 f303 	lsl.w	r3, r1, r3
1a003aa0:	1aeb      	subs	r3, r5, r3
1a003aa2:	f1c9 0517 	rsb	r5, r9, #23
1a003aa6:	a80c      	add	r0, sp, #48	; 0x30
1a003aa8:	fa43 f505 	asr.w	r5, r3, r5
1a003aac:	2d00      	cmp	r5, #0
1a003aae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
1a003ab2:	4488      	add	r8, r1
1a003ab4:	f300 808c 	bgt.w	1a003bd0 <__kernel_rem_pio2+0x318>
1a003ab8:	2200      	movs	r2, #0
1a003aba:	2300      	movs	r3, #0
1a003abc:	4630      	mov	r0, r6
1a003abe:	4639      	mov	r1, r7
1a003ac0:	f001 f920 	bl	1a004d04 <__aeabi_dcmpeq>
1a003ac4:	2800      	cmp	r0, #0
1a003ac6:	f000 8292 	beq.w	1a003fee <__kernel_rem_pio2+0x736>
1a003aca:	9b01      	ldr	r3, [sp, #4]
1a003acc:	9a05      	ldr	r2, [sp, #20]
1a003ace:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
1a003ad2:	454a      	cmp	r2, r9
1a003ad4:	dc10      	bgt.n	1a003af8 <__kernel_rem_pio2+0x240>
1a003ad6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a003ada:	aa0c      	add	r2, sp, #48	; 0x30
1a003adc:	3b01      	subs	r3, #1
1a003ade:	980a      	ldr	r0, [sp, #40]	; 0x28
1a003ae0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
1a003ae4:	2200      	movs	r2, #0
1a003ae6:	f853 1904 	ldr.w	r1, [r3], #-4
1a003aea:	4283      	cmp	r3, r0
1a003aec:	ea42 0201 	orr.w	r2, r2, r1
1a003af0:	d1f9      	bne.n	1a003ae6 <__kernel_rem_pio2+0x22e>
1a003af2:	2a00      	cmp	r2, #0
1a003af4:	f040 80db 	bne.w	1a003cae <__kernel_rem_pio2+0x3f6>
1a003af8:	9b05      	ldr	r3, [sp, #20]
1a003afa:	aa0c      	add	r2, sp, #48	; 0x30
1a003afc:	3b01      	subs	r3, #1
1a003afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a003b02:	2b00      	cmp	r3, #0
1a003b04:	f040 80ce 	bne.w	1a003ca4 <__kernel_rem_pio2+0x3ec>
1a003b08:	9a09      	ldr	r2, [sp, #36]	; 0x24
1a003b0a:	2301      	movs	r3, #1
1a003b0c:	f852 1904 	ldr.w	r1, [r2], #-4
1a003b10:	3301      	adds	r3, #1
1a003b12:	2900      	cmp	r1, #0
1a003b14:	d0fa      	beq.n	1a003b0c <__kernel_rem_pio2+0x254>
1a003b16:	9901      	ldr	r1, [sp, #4]
1a003b18:	1c4a      	adds	r2, r1, #1
1a003b1a:	18cb      	adds	r3, r1, r3
1a003b1c:	9302      	str	r3, [sp, #8]
1a003b1e:	4691      	mov	r9, r2
1a003b20:	9b07      	ldr	r3, [sp, #28]
1a003b22:	9908      	ldr	r1, [sp, #32]
1a003b24:	eb02 0a03 	add.w	sl, r2, r3
1a003b28:	9b01      	ldr	r3, [sp, #4]
1a003b2a:	440b      	add	r3, r1
1a003b2c:	461d      	mov	r5, r3
1a003b2e:	ab20      	add	r3, sp, #128	; 0x80
1a003b30:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
1a003b34:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
1a003b38:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
1a003b3a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
1a003b3e:	eb03 0a8a 	add.w	sl, r3, sl, lsl #2
1a003b42:	ab70      	add	r3, sp, #448	; 0x1c0
1a003b44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1a003b48:	9301      	str	r3, [sp, #4]
1a003b4a:	f85a 0f04 	ldr.w	r0, [sl, #4]!
1a003b4e:	f000 fe07 	bl	1a004760 <__aeabi_i2d>
1a003b52:	460b      	mov	r3, r1
1a003b54:	9903      	ldr	r1, [sp, #12]
1a003b56:	4602      	mov	r2, r0
1a003b58:	46a8      	mov	r8, r5
1a003b5a:	2900      	cmp	r1, #0
1a003b5c:	e8e8 2302 	strd	r2, r3, [r8], #8
1a003b60:	f04f 0600 	mov.w	r6, #0
1a003b64:	f04f 0700 	mov.w	r7, #0
1a003b68:	db11      	blt.n	1a003b8e <__kernel_rem_pio2+0x2d6>
1a003b6a:	9c04      	ldr	r4, [sp, #16]
1a003b6c:	e001      	b.n	1a003b72 <__kernel_rem_pio2+0x2ba>
1a003b6e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
1a003b72:	e8f4 0102 	ldrd	r0, r1, [r4], #8
1a003b76:	f000 fe5d 	bl	1a004834 <__aeabi_dmul>
1a003b7a:	4602      	mov	r2, r0
1a003b7c:	460b      	mov	r3, r1
1a003b7e:	4630      	mov	r0, r6
1a003b80:	4639      	mov	r1, r7
1a003b82:	f000 fca1 	bl	1a0044c8 <__adddf3>
1a003b86:	455c      	cmp	r4, fp
1a003b88:	4606      	mov	r6, r0
1a003b8a:	460f      	mov	r7, r1
1a003b8c:	d1ef      	bne.n	1a003b6e <__kernel_rem_pio2+0x2b6>
1a003b8e:	9b01      	ldr	r3, [sp, #4]
1a003b90:	e8e3 6702 	strd	r6, r7, [r3], #8
1a003b94:	9301      	str	r3, [sp, #4]
1a003b96:	9b02      	ldr	r3, [sp, #8]
1a003b98:	f109 0901 	add.w	r9, r9, #1
1a003b9c:	4599      	cmp	r9, r3
1a003b9e:	4645      	mov	r5, r8
1a003ba0:	ddd3      	ble.n	1a003b4a <__kernel_rem_pio2+0x292>
1a003ba2:	9301      	str	r3, [sp, #4]
1a003ba4:	e70b      	b.n	1a0039be <__kernel_rem_pio2+0x106>
1a003ba6:	bf00      	nop
1a003ba8:	1a005f90 	.word	0x1a005f90
1a003bac:	2aaaaaab 	.word	0x2aaaaaab
1a003bb0:	3e700000 	.word	0x3e700000
1a003bb4:	41700000 	.word	0x41700000
1a003bb8:	40200000 	.word	0x40200000
1a003bbc:	d169      	bne.n	1a003c92 <__kernel_rem_pio2+0x3da>
1a003bbe:	9b01      	ldr	r3, [sp, #4]
1a003bc0:	aa0c      	add	r2, sp, #48	; 0x30
1a003bc2:	3b01      	subs	r3, #1
1a003bc4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
1a003bc8:	15ed      	asrs	r5, r5, #23
1a003bca:	2d00      	cmp	r5, #0
1a003bcc:	f77f af74 	ble.w	1a003ab8 <__kernel_rem_pio2+0x200>
1a003bd0:	9b01      	ldr	r3, [sp, #4]
1a003bd2:	2b00      	cmp	r3, #0
1a003bd4:	f108 0801 	add.w	r8, r8, #1
1a003bd8:	f340 8207 	ble.w	1a003fea <__kernel_rem_pio2+0x732>
1a003bdc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
1a003bde:	2c00      	cmp	r4, #0
1a003be0:	d13a      	bne.n	1a003c58 <__kernel_rem_pio2+0x3a0>
1a003be2:	9b01      	ldr	r3, [sp, #4]
1a003be4:	2b01      	cmp	r3, #1
1a003be6:	d009      	beq.n	1a003bfc <__kernel_rem_pio2+0x344>
1a003be8:	a90c      	add	r1, sp, #48	; 0x30
1a003bea:	2201      	movs	r2, #1
1a003bec:	f851 4f04 	ldr.w	r4, [r1, #4]!
1a003bf0:	1c53      	adds	r3, r2, #1
1a003bf2:	bb9c      	cbnz	r4, 1a003c5c <__kernel_rem_pio2+0x3a4>
1a003bf4:	461a      	mov	r2, r3
1a003bf6:	9b01      	ldr	r3, [sp, #4]
1a003bf8:	4293      	cmp	r3, r2
1a003bfa:	d1f7      	bne.n	1a003bec <__kernel_rem_pio2+0x334>
1a003bfc:	9b06      	ldr	r3, [sp, #24]
1a003bfe:	2b00      	cmp	r3, #0
1a003c00:	dd0e      	ble.n	1a003c20 <__kernel_rem_pio2+0x368>
1a003c02:	2b01      	cmp	r3, #1
1a003c04:	f000 8111 	beq.w	1a003e2a <__kernel_rem_pio2+0x572>
1a003c08:	2b02      	cmp	r3, #2
1a003c0a:	d109      	bne.n	1a003c20 <__kernel_rem_pio2+0x368>
1a003c0c:	9b01      	ldr	r3, [sp, #4]
1a003c0e:	1e5a      	subs	r2, r3, #1
1a003c10:	ab0c      	add	r3, sp, #48	; 0x30
1a003c12:	a90c      	add	r1, sp, #48	; 0x30
1a003c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
1a003c18:	f3c3 0315 	ubfx	r3, r3, #0, #22
1a003c1c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
1a003c20:	2d02      	cmp	r5, #2
1a003c22:	f47f af49 	bne.w	1a003ab8 <__kernel_rem_pio2+0x200>
1a003c26:	4632      	mov	r2, r6
1a003c28:	463b      	mov	r3, r7
1a003c2a:	2000      	movs	r0, #0
1a003c2c:	4994      	ldr	r1, [pc, #592]	; (1a003e80 <__kernel_rem_pio2+0x5c8>)
1a003c2e:	f000 fc49 	bl	1a0044c4 <__aeabi_dsub>
1a003c32:	4606      	mov	r6, r0
1a003c34:	460f      	mov	r7, r1
1a003c36:	2c00      	cmp	r4, #0
1a003c38:	f43f af3e 	beq.w	1a003ab8 <__kernel_rem_pio2+0x200>
1a003c3c:	9806      	ldr	r0, [sp, #24]
1a003c3e:	ed9f 0b8c 	vldr	d0, [pc, #560]	; 1a003e70 <__kernel_rem_pio2+0x5b8>
1a003c42:	f000 fba9 	bl	1a004398 <scalbn>
1a003c46:	4630      	mov	r0, r6
1a003c48:	4639      	mov	r1, r7
1a003c4a:	ec53 2b10 	vmov	r2, r3, d0
1a003c4e:	f000 fc39 	bl	1a0044c4 <__aeabi_dsub>
1a003c52:	4606      	mov	r6, r0
1a003c54:	460f      	mov	r7, r1
1a003c56:	e72f      	b.n	1a003ab8 <__kernel_rem_pio2+0x200>
1a003c58:	2301      	movs	r3, #1
1a003c5a:	2200      	movs	r2, #0
1a003c5c:	a90c      	add	r1, sp, #48	; 0x30
1a003c5e:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
1a003c62:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
1a003c66:	9901      	ldr	r1, [sp, #4]
1a003c68:	4299      	cmp	r1, r3
1a003c6a:	dd10      	ble.n	1a003c8e <__kernel_rem_pio2+0x3d6>
1a003c6c:	aa0c      	add	r2, sp, #48	; 0x30
1a003c6e:	a80c      	add	r0, sp, #48	; 0x30
1a003c70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
1a003c74:	eb00 0383 	add.w	r3, r0, r3, lsl #2
1a003c78:	eb00 0081 	add.w	r0, r0, r1, lsl #2
1a003c7c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
1a003c80:	e000      	b.n	1a003c84 <__kernel_rem_pio2+0x3cc>
1a003c82:	681a      	ldr	r2, [r3, #0]
1a003c84:	1a8a      	subs	r2, r1, r2
1a003c86:	f843 2b04 	str.w	r2, [r3], #4
1a003c8a:	4283      	cmp	r3, r0
1a003c8c:	d1f9      	bne.n	1a003c82 <__kernel_rem_pio2+0x3ca>
1a003c8e:	2401      	movs	r4, #1
1a003c90:	e7b4      	b.n	1a003bfc <__kernel_rem_pio2+0x344>
1a003c92:	2200      	movs	r2, #0
1a003c94:	4b7b      	ldr	r3, [pc, #492]	; (1a003e84 <__kernel_rem_pio2+0x5cc>)
1a003c96:	f001 f853 	bl	1a004d40 <__aeabi_dcmpge>
1a003c9a:	2800      	cmp	r0, #0
1a003c9c:	f040 80d5 	bne.w	1a003e4a <__kernel_rem_pio2+0x592>
1a003ca0:	4605      	mov	r5, r0
1a003ca2:	e709      	b.n	1a003ab8 <__kernel_rem_pio2+0x200>
1a003ca4:	9b01      	ldr	r3, [sp, #4]
1a003ca6:	1c5a      	adds	r2, r3, #1
1a003ca8:	4691      	mov	r9, r2
1a003caa:	9202      	str	r2, [sp, #8]
1a003cac:	e738      	b.n	1a003b20 <__kernel_rem_pio2+0x268>
1a003cae:	ab0c      	add	r3, sp, #48	; 0x30
1a003cb0:	9a06      	ldr	r2, [sp, #24]
1a003cb2:	f853 3029 	ldr.w	r3, [r3, r9, lsl #2]
1a003cb6:	f8cd 801c 	str.w	r8, [sp, #28]
1a003cba:	3a18      	subs	r2, #24
1a003cbc:	9504      	str	r5, [sp, #16]
1a003cbe:	9206      	str	r2, [sp, #24]
1a003cc0:	b973      	cbnz	r3, 1a003ce0 <__kernel_rem_pio2+0x428>
1a003cc2:	9b01      	ldr	r3, [sp, #4]
1a003cc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a003cc8:	3b02      	subs	r3, #2
1a003cca:	a90c      	add	r1, sp, #48	; 0x30
1a003ccc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
1a003cd0:	f853 1904 	ldr.w	r1, [r3], #-4
1a003cd4:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
1a003cd8:	3a18      	subs	r2, #24
1a003cda:	2900      	cmp	r1, #0
1a003cdc:	d0f8      	beq.n	1a003cd0 <__kernel_rem_pio2+0x418>
1a003cde:	9206      	str	r2, [sp, #24]
1a003ce0:	9806      	ldr	r0, [sp, #24]
1a003ce2:	ed9f 0b63 	vldr	d0, [pc, #396]	; 1a003e70 <__kernel_rem_pio2+0x5b8>
1a003ce6:	f000 fb57 	bl	1a004398 <scalbn>
1a003cea:	f1b9 0f00 	cmp.w	r9, #0
1a003cee:	ec55 4b10 	vmov	r4, r5, d0
1a003cf2:	f2c0 81dd 	blt.w	1a0040b0 <__kernel_rem_pio2+0x7f8>
1a003cf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
1a003cfa:	aa70      	add	r2, sp, #448	; 0x1c0
1a003cfc:	eb02 0803 	add.w	r8, r2, r3
1a003d00:	9306      	str	r3, [sp, #24]
1a003d02:	f109 0601 	add.w	r6, r9, #1
1a003d06:	ab0c      	add	r3, sp, #48	; 0x30
1a003d08:	f8df b17c 	ldr.w	fp, [pc, #380]	; 1a003e88 <__kernel_rem_pio2+0x5d0>
1a003d0c:	f04f 0a00 	mov.w	sl, #0
1a003d10:	f108 0708 	add.w	r7, r8, #8
1a003d14:	eb03 0686 	add.w	r6, r3, r6, lsl #2
1a003d18:	f856 0d04 	ldr.w	r0, [r6, #-4]!
1a003d1c:	f000 fd20 	bl	1a004760 <__aeabi_i2d>
1a003d20:	4622      	mov	r2, r4
1a003d22:	462b      	mov	r3, r5
1a003d24:	f000 fd86 	bl	1a004834 <__aeabi_dmul>
1a003d28:	465b      	mov	r3, fp
1a003d2a:	e967 0102 	strd	r0, r1, [r7, #-8]!
1a003d2e:	4652      	mov	r2, sl
1a003d30:	4620      	mov	r0, r4
1a003d32:	4629      	mov	r1, r5
1a003d34:	f000 fd7e 	bl	1a004834 <__aeabi_dmul>
1a003d38:	ab0c      	add	r3, sp, #48	; 0x30
1a003d3a:	429e      	cmp	r6, r3
1a003d3c:	4604      	mov	r4, r0
1a003d3e:	460d      	mov	r5, r1
1a003d40:	d1ea      	bne.n	1a003d18 <__kernel_rem_pio2+0x460>
1a003d42:	f8cd 9008 	str.w	r9, [sp, #8]
1a003d46:	f8dd 9014 	ldr.w	r9, [sp, #20]
1a003d4a:	ab48      	add	r3, sp, #288	; 0x120
1a003d4c:	f1b9 0f00 	cmp.w	r9, #0
1a003d50:	9303      	str	r3, [sp, #12]
1a003d52:	46c3      	mov	fp, r8
1a003d54:	9301      	str	r3, [sp, #4]
1a003d56:	f04f 0a00 	mov.w	sl, #0
1a003d5a:	db2b      	blt.n	1a003db4 <__kernel_rem_pio2+0x4fc>
1a003d5c:	f8df 812c 	ldr.w	r8, [pc, #300]	; 1a003e8c <__kernel_rem_pio2+0x5d4>
1a003d60:	465d      	mov	r5, fp
1a003d62:	a345      	add	r3, pc, #276	; (adr r3, 1a003e78 <__kernel_rem_pio2+0x5c0>)
1a003d64:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003d68:	2600      	movs	r6, #0
1a003d6a:	2700      	movs	r7, #0
1a003d6c:	2400      	movs	r4, #0
1a003d6e:	e003      	b.n	1a003d78 <__kernel_rem_pio2+0x4c0>
1a003d70:	4554      	cmp	r4, sl
1a003d72:	dc10      	bgt.n	1a003d96 <__kernel_rem_pio2+0x4de>
1a003d74:	e8f8 2302 	ldrd	r2, r3, [r8], #8
1a003d78:	e8f5 0102 	ldrd	r0, r1, [r5], #8
1a003d7c:	f000 fd5a 	bl	1a004834 <__aeabi_dmul>
1a003d80:	4602      	mov	r2, r0
1a003d82:	460b      	mov	r3, r1
1a003d84:	4630      	mov	r0, r6
1a003d86:	4639      	mov	r1, r7
1a003d88:	f000 fb9e 	bl	1a0044c8 <__adddf3>
1a003d8c:	3401      	adds	r4, #1
1a003d8e:	45a1      	cmp	r9, r4
1a003d90:	4606      	mov	r6, r0
1a003d92:	460f      	mov	r7, r1
1a003d94:	daec      	bge.n	1a003d70 <__kernel_rem_pio2+0x4b8>
1a003d96:	9b01      	ldr	r3, [sp, #4]
1a003d98:	9a02      	ldr	r2, [sp, #8]
1a003d9a:	e8e3 6702 	strd	r6, r7, [r3], #8
1a003d9e:	4592      	cmp	sl, r2
1a003da0:	9301      	str	r3, [sp, #4]
1a003da2:	f1ab 0b08 	sub.w	fp, fp, #8
1a003da6:	f10a 0301 	add.w	r3, sl, #1
1a003daa:	d006      	beq.n	1a003dba <__kernel_rem_pio2+0x502>
1a003dac:	f1b9 0f00 	cmp.w	r9, #0
1a003db0:	469a      	mov	sl, r3
1a003db2:	dad3      	bge.n	1a003d5c <__kernel_rem_pio2+0x4a4>
1a003db4:	2600      	movs	r6, #0
1a003db6:	2700      	movs	r7, #0
1a003db8:	e7ed      	b.n	1a003d96 <__kernel_rem_pio2+0x4de>
1a003dba:	9ba2      	ldr	r3, [sp, #648]	; 0x288
1a003dbc:	f8dd 9008 	ldr.w	r9, [sp, #8]
1a003dc0:	2b03      	cmp	r3, #3
1a003dc2:	d82b      	bhi.n	1a003e1c <__kernel_rem_pio2+0x564>
1a003dc4:	e8df f013 	tbh	[pc, r3, lsl #1]
1a003dc8:	00e500f6 	.word	0x00e500f6
1a003dcc:	006600e5 	.word	0x006600e5
1a003dd0:	ab48      	add	r3, sp, #288	; 0x120
1a003dd2:	2400      	movs	r4, #0
1a003dd4:	2500      	movs	r5, #0
1a003dd6:	9303      	str	r3, [sp, #12]
1a003dd8:	9903      	ldr	r1, [sp, #12]
1a003dda:	462b      	mov	r3, r5
1a003ddc:	4622      	mov	r2, r4
1a003dde:	e9d1 0100 	ldrd	r0, r1, [r1]
1a003de2:	f000 fb6f 	bl	1a0044c4 <__aeabi_dsub>
1a003de6:	9b04      	ldr	r3, [sp, #16]
1a003de8:	2b00      	cmp	r3, #0
1a003dea:	f040 8140 	bne.w	1a00406e <__kernel_rem_pio2+0x7b6>
1a003dee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a003df0:	f1b9 0f00 	cmp.w	r9, #0
1a003df4:	e9c3 4500 	strd	r4, r5, [r3]
1a003df8:	dd0d      	ble.n	1a003e16 <__kernel_rem_pio2+0x55e>
1a003dfa:	ad4a      	add	r5, sp, #296	; 0x128
1a003dfc:	2401      	movs	r4, #1
1a003dfe:	3401      	adds	r4, #1
1a003e00:	e8f5 2302 	ldrd	r2, r3, [r5], #8
1a003e04:	f000 fb60 	bl	1a0044c8 <__adddf3>
1a003e08:	45a1      	cmp	r9, r4
1a003e0a:	daf8      	bge.n	1a003dfe <__kernel_rem_pio2+0x546>
1a003e0c:	9b04      	ldr	r3, [sp, #16]
1a003e0e:	b113      	cbz	r3, 1a003e16 <__kernel_rem_pio2+0x55e>
1a003e10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
1a003e14:	4619      	mov	r1, r3
1a003e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a003e18:	e9c3 0102 	strd	r0, r1, [r3, #8]
1a003e1c:	9b07      	ldr	r3, [sp, #28]
1a003e1e:	f003 0007 	and.w	r0, r3, #7
1a003e22:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
1a003e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003e2a:	9b01      	ldr	r3, [sp, #4]
1a003e2c:	1e5a      	subs	r2, r3, #1
1a003e2e:	ab0c      	add	r3, sp, #48	; 0x30
1a003e30:	a90c      	add	r1, sp, #48	; 0x30
1a003e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
1a003e36:	f3c3 0316 	ubfx	r3, r3, #0, #23
1a003e3a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
1a003e3e:	e6ef      	b.n	1a003c20 <__kernel_rem_pio2+0x368>
1a003e40:	2100      	movs	r1, #0
1a003e42:	f06f 0317 	mvn.w	r3, #23
1a003e46:	9107      	str	r1, [sp, #28]
1a003e48:	e554      	b.n	1a0038f4 <__kernel_rem_pio2+0x3c>
1a003e4a:	9b01      	ldr	r3, [sp, #4]
1a003e4c:	2b00      	cmp	r3, #0
1a003e4e:	f108 0801 	add.w	r8, r8, #1
1a003e52:	bfc8      	it	gt
1a003e54:	2502      	movgt	r5, #2
1a003e56:	f73f aec1 	bgt.w	1a003bdc <__kernel_rem_pio2+0x324>
1a003e5a:	4632      	mov	r2, r6
1a003e5c:	463b      	mov	r3, r7
1a003e5e:	2000      	movs	r0, #0
1a003e60:	4907      	ldr	r1, [pc, #28]	; (1a003e80 <__kernel_rem_pio2+0x5c8>)
1a003e62:	f000 fb2f 	bl	1a0044c4 <__aeabi_dsub>
1a003e66:	2502      	movs	r5, #2
1a003e68:	4606      	mov	r6, r0
1a003e6a:	460f      	mov	r7, r1
1a003e6c:	e624      	b.n	1a003ab8 <__kernel_rem_pio2+0x200>
1a003e6e:	bf00      	nop
1a003e70:	00000000 	.word	0x00000000
1a003e74:	3ff00000 	.word	0x3ff00000
1a003e78:	40000000 	.word	0x40000000
1a003e7c:	3ff921fb 	.word	0x3ff921fb
1a003e80:	3ff00000 	.word	0x3ff00000
1a003e84:	3fe00000 	.word	0x3fe00000
1a003e88:	3e700000 	.word	0x3e700000
1a003e8c:	1a005f58 	.word	0x1a005f58
1a003e90:	ab48      	add	r3, sp, #288	; 0x120
1a003e92:	9303      	str	r3, [sp, #12]
1a003e94:	f1b9 0f00 	cmp.w	r9, #0
1a003e98:	f340 811d 	ble.w	1a0040d6 <__kernel_rem_pio2+0x81e>
1a003e9c:	9a03      	ldr	r2, [sp, #12]
1a003e9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
1a003ea2:	9301      	str	r3, [sp, #4]
1a003ea4:	18d3      	adds	r3, r2, r3
1a003ea6:	e9d3 ab00 	ldrd	sl, fp, [r3]
1a003eaa:	4698      	mov	r8, r3
1a003eac:	e978 6702 	ldrd	r6, r7, [r8, #-8]!
1a003eb0:	4652      	mov	r2, sl
1a003eb2:	465b      	mov	r3, fp
1a003eb4:	4630      	mov	r0, r6
1a003eb6:	4639      	mov	r1, r7
1a003eb8:	f000 fb06 	bl	1a0044c8 <__adddf3>
1a003ebc:	4604      	mov	r4, r0
1a003ebe:	460d      	mov	r5, r1
1a003ec0:	4602      	mov	r2, r0
1a003ec2:	460b      	mov	r3, r1
1a003ec4:	4630      	mov	r0, r6
1a003ec6:	4639      	mov	r1, r7
1a003ec8:	f000 fafc 	bl	1a0044c4 <__aeabi_dsub>
1a003ecc:	465b      	mov	r3, fp
1a003ece:	4652      	mov	r2, sl
1a003ed0:	f000 fafa 	bl	1a0044c8 <__adddf3>
1a003ed4:	9b03      	ldr	r3, [sp, #12]
1a003ed6:	4543      	cmp	r3, r8
1a003ed8:	46a2      	mov	sl, r4
1a003eda:	46ab      	mov	fp, r5
1a003edc:	e9c8 0102 	strd	r0, r1, [r8, #8]
1a003ee0:	e9c8 4500 	strd	r4, r5, [r8]
1a003ee4:	d1e2      	bne.n	1a003eac <__kernel_rem_pio2+0x5f4>
1a003ee6:	f1b9 0f01 	cmp.w	r9, #1
1a003eea:	f340 80f4 	ble.w	1a0040d6 <__kernel_rem_pio2+0x81e>
1a003eee:	9b01      	ldr	r3, [sp, #4]
1a003ef0:	9a03      	ldr	r2, [sp, #12]
1a003ef2:	f109 5900 	add.w	r9, r9, #536870912	; 0x20000000
1a003ef6:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
1a003efa:	4413      	add	r3, r2
1a003efc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
1a003f00:	e9d3 6700 	ldrd	r6, r7, [r3]
1a003f04:	f101 0a08 	add.w	sl, r1, #8
1a003f08:	9101      	str	r1, [sp, #4]
1a003f0a:	4492      	add	sl, r2
1a003f0c:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
1a003f10:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
1a003f14:	4632      	mov	r2, r6
1a003f16:	463b      	mov	r3, r7
1a003f18:	4640      	mov	r0, r8
1a003f1a:	4649      	mov	r1, r9
1a003f1c:	f000 fad4 	bl	1a0044c8 <__adddf3>
1a003f20:	4604      	mov	r4, r0
1a003f22:	460d      	mov	r5, r1
1a003f24:	4602      	mov	r2, r0
1a003f26:	460b      	mov	r3, r1
1a003f28:	4640      	mov	r0, r8
1a003f2a:	4649      	mov	r1, r9
1a003f2c:	f000 faca 	bl	1a0044c4 <__aeabi_dsub>
1a003f30:	4632      	mov	r2, r6
1a003f32:	463b      	mov	r3, r7
1a003f34:	f000 fac8 	bl	1a0044c8 <__adddf3>
1a003f38:	45d3      	cmp	fp, sl
1a003f3a:	4626      	mov	r6, r4
1a003f3c:	462f      	mov	r7, r5
1a003f3e:	e9ca 0102 	strd	r0, r1, [sl, #8]
1a003f42:	e9ca 4500 	strd	r4, r5, [sl]
1a003f46:	d1e3      	bne.n	1a003f10 <__kernel_rem_pio2+0x658>
1a003f48:	9c01      	ldr	r4, [sp, #4]
1a003f4a:	9b03      	ldr	r3, [sp, #12]
1a003f4c:	3410      	adds	r4, #16
1a003f4e:	2000      	movs	r0, #0
1a003f50:	2100      	movs	r1, #0
1a003f52:	441c      	add	r4, r3
1a003f54:	f103 0510 	add.w	r5, r3, #16
1a003f58:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
1a003f5c:	f000 fab4 	bl	1a0044c8 <__adddf3>
1a003f60:	42a5      	cmp	r5, r4
1a003f62:	d1f9      	bne.n	1a003f58 <__kernel_rem_pio2+0x6a0>
1a003f64:	9c03      	ldr	r4, [sp, #12]
1a003f66:	9e04      	ldr	r6, [sp, #16]
1a003f68:	e9d4 2300 	ldrd	r2, r3, [r4]
1a003f6c:	e9d4 4502 	ldrd	r4, r5, [r4, #8]
1a003f70:	2e00      	cmp	r6, #0
1a003f72:	f040 8087 	bne.w	1a004084 <__kernel_rem_pio2+0x7cc>
1a003f76:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
1a003f78:	e9c6 2300 	strd	r2, r3, [r6]
1a003f7c:	9b07      	ldr	r3, [sp, #28]
1a003f7e:	e9c6 0104 	strd	r0, r1, [r6, #16]
1a003f82:	f003 0007 	and.w	r0, r3, #7
1a003f86:	e9c6 4502 	strd	r4, r5, [r6, #8]
1a003f8a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
1a003f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003f92:	9e06      	ldr	r6, [sp, #24]
1a003f94:	9f03      	ldr	r7, [sp, #12]
1a003f96:	3608      	adds	r6, #8
1a003f98:	2400      	movs	r4, #0
1a003f9a:	2500      	movs	r5, #0
1a003f9c:	443e      	add	r6, r7
1a003f9e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
1a003fa2:	4620      	mov	r0, r4
1a003fa4:	4629      	mov	r1, r5
1a003fa6:	f000 fa8f 	bl	1a0044c8 <__adddf3>
1a003faa:	42b7      	cmp	r7, r6
1a003fac:	4604      	mov	r4, r0
1a003fae:	460d      	mov	r5, r1
1a003fb0:	d1f5      	bne.n	1a003f9e <__kernel_rem_pio2+0x6e6>
1a003fb2:	e711      	b.n	1a003dd8 <__kernel_rem_pio2+0x520>
1a003fb4:	9c06      	ldr	r4, [sp, #24]
1a003fb6:	9d03      	ldr	r5, [sp, #12]
1a003fb8:	3408      	adds	r4, #8
1a003fba:	2000      	movs	r0, #0
1a003fbc:	2100      	movs	r1, #0
1a003fbe:	442c      	add	r4, r5
1a003fc0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
1a003fc4:	f000 fa80 	bl	1a0044c8 <__adddf3>
1a003fc8:	42a5      	cmp	r5, r4
1a003fca:	d1f9      	bne.n	1a003fc0 <__kernel_rem_pio2+0x708>
1a003fcc:	9b04      	ldr	r3, [sp, #16]
1a003fce:	b113      	cbz	r3, 1a003fd6 <__kernel_rem_pio2+0x71e>
1a003fd0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
1a003fd4:	4619      	mov	r1, r3
1a003fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a003fd8:	e9c3 0100 	strd	r0, r1, [r3]
1a003fdc:	9b07      	ldr	r3, [sp, #28]
1a003fde:	f003 0007 	and.w	r0, r3, #7
1a003fe2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
1a003fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003fea:	2400      	movs	r4, #0
1a003fec:	e606      	b.n	1a003bfc <__kernel_rem_pio2+0x344>
1a003fee:	9b06      	ldr	r3, [sp, #24]
1a003ff0:	9504      	str	r5, [sp, #16]
1a003ff2:	4258      	negs	r0, r3
1a003ff4:	ec47 6b10 	vmov	d0, r6, r7
1a003ff8:	f8cd 801c 	str.w	r8, [sp, #28]
1a003ffc:	f000 f9cc 	bl	1a004398 <scalbn>
1a004000:	ec55 4b10 	vmov	r4, r5, d0
1a004004:	2200      	movs	r2, #0
1a004006:	4b35      	ldr	r3, [pc, #212]	; (1a0040dc <__kernel_rem_pio2+0x824>)
1a004008:	ee10 0a10 	vmov	r0, s0
1a00400c:	4629      	mov	r1, r5
1a00400e:	f000 fe97 	bl	1a004d40 <__aeabi_dcmpge>
1a004012:	b310      	cbz	r0, 1a00405a <__kernel_rem_pio2+0x7a2>
1a004014:	2200      	movs	r2, #0
1a004016:	4b32      	ldr	r3, [pc, #200]	; (1a0040e0 <__kernel_rem_pio2+0x828>)
1a004018:	4620      	mov	r0, r4
1a00401a:	4629      	mov	r1, r5
1a00401c:	f000 fc0a 	bl	1a004834 <__aeabi_dmul>
1a004020:	f000 fea2 	bl	1a004d68 <__aeabi_d2iz>
1a004024:	4606      	mov	r6, r0
1a004026:	f000 fb9b 	bl	1a004760 <__aeabi_i2d>
1a00402a:	2200      	movs	r2, #0
1a00402c:	4b2b      	ldr	r3, [pc, #172]	; (1a0040dc <__kernel_rem_pio2+0x824>)
1a00402e:	f000 fc01 	bl	1a004834 <__aeabi_dmul>
1a004032:	4602      	mov	r2, r0
1a004034:	460b      	mov	r3, r1
1a004036:	4620      	mov	r0, r4
1a004038:	4629      	mov	r1, r5
1a00403a:	f000 fa43 	bl	1a0044c4 <__aeabi_dsub>
1a00403e:	f000 fe93 	bl	1a004d68 <__aeabi_d2iz>
1a004042:	9b06      	ldr	r3, [sp, #24]
1a004044:	9a01      	ldr	r2, [sp, #4]
1a004046:	3318      	adds	r3, #24
1a004048:	f102 0901 	add.w	r9, r2, #1
1a00404c:	9306      	str	r3, [sp, #24]
1a00404e:	ab0c      	add	r3, sp, #48	; 0x30
1a004050:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
1a004054:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
1a004058:	e642      	b.n	1a003ce0 <__kernel_rem_pio2+0x428>
1a00405a:	4620      	mov	r0, r4
1a00405c:	4629      	mov	r1, r5
1a00405e:	f000 fe83 	bl	1a004d68 <__aeabi_d2iz>
1a004062:	9b01      	ldr	r3, [sp, #4]
1a004064:	aa0c      	add	r2, sp, #48	; 0x30
1a004066:	4699      	mov	r9, r3
1a004068:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
1a00406c:	e638      	b.n	1a003ce0 <__kernel_rem_pio2+0x428>
1a00406e:	4622      	mov	r2, r4
1a004070:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
1a004072:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
1a004076:	f1b9 0f00 	cmp.w	r9, #0
1a00407a:	e9c4 2300 	strd	r2, r3, [r4]
1a00407e:	f73f aebc 	bgt.w	1a003dfa <__kernel_rem_pio2+0x542>
1a004082:	e6c5      	b.n	1a003e10 <__kernel_rem_pio2+0x558>
1a004084:	f103 4700 	add.w	r7, r3, #2147483648	; 0x80000000
1a004088:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
1a00408c:	990b      	ldr	r1, [sp, #44]	; 0x2c
1a00408e:	e9c1 0304 	strd	r0, r3, [r1, #16]
1a004092:	9b07      	ldr	r3, [sp, #28]
1a004094:	4626      	mov	r6, r4
1a004096:	4694      	mov	ip, r2
1a004098:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
1a00409c:	f003 0007 	and.w	r0, r3, #7
1a0040a0:	e9c1 c700 	strd	ip, r7, [r1]
1a0040a4:	e9c1 6402 	strd	r6, r4, [r1, #8]
1a0040a8:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
1a0040ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0040b0:	9ba2      	ldr	r3, [sp, #648]	; 0x288
1a0040b2:	2b03      	cmp	r3, #3
1a0040b4:	f63f aeb2 	bhi.w	1a003e1c <__kernel_rem_pio2+0x564>
1a0040b8:	a201      	add	r2, pc, #4	; (adr r2, 1a0040c0 <__kernel_rem_pio2+0x808>)
1a0040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a0040be:	bf00      	nop
1a0040c0:	1a0040d1 	.word	0x1a0040d1
1a0040c4:	1a003dd1 	.word	0x1a003dd1
1a0040c8:	1a003dd1 	.word	0x1a003dd1
1a0040cc:	1a003e91 	.word	0x1a003e91
1a0040d0:	2000      	movs	r0, #0
1a0040d2:	2100      	movs	r1, #0
1a0040d4:	e77a      	b.n	1a003fcc <__kernel_rem_pio2+0x714>
1a0040d6:	2000      	movs	r0, #0
1a0040d8:	2100      	movs	r1, #0
1a0040da:	e743      	b.n	1a003f64 <__kernel_rem_pio2+0x6ac>
1a0040dc:	41700000 	.word	0x41700000
1a0040e0:	3e700000 	.word	0x3e700000
1a0040e4:	ffffffff 	.word	0xffffffff

1a0040e8 <__kernel_sin>:
1a0040e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0040ec:	ec55 4b10 	vmov	r4, r5, d0
1a0040f0:	ed2d 8b02 	vpush	{d8}
1a0040f4:	eeb0 8a41 	vmov.f32	s16, s2
1a0040f8:	eef0 8a61 	vmov.f32	s17, s3
1a0040fc:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
1a004100:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
1a004104:	b083      	sub	sp, #12
1a004106:	4682      	mov	sl, r0
1a004108:	da07      	bge.n	1a00411a <__kernel_sin+0x32>
1a00410a:	ee10 0a10 	vmov	r0, s0
1a00410e:	4629      	mov	r1, r5
1a004110:	f000 fe2a 	bl	1a004d68 <__aeabi_d2iz>
1a004114:	2800      	cmp	r0, #0
1a004116:	f000 808e 	beq.w	1a004236 <__kernel_sin+0x14e>
1a00411a:	4622      	mov	r2, r4
1a00411c:	462b      	mov	r3, r5
1a00411e:	4620      	mov	r0, r4
1a004120:	4629      	mov	r1, r5
1a004122:	f000 fb87 	bl	1a004834 <__aeabi_dmul>
1a004126:	4606      	mov	r6, r0
1a004128:	460f      	mov	r7, r1
1a00412a:	4602      	mov	r2, r0
1a00412c:	460b      	mov	r3, r1
1a00412e:	4620      	mov	r0, r4
1a004130:	4629      	mov	r1, r5
1a004132:	f000 fb7f 	bl	1a004834 <__aeabi_dmul>
1a004136:	a347      	add	r3, pc, #284	; (adr r3, 1a004254 <__kernel_sin+0x16c>)
1a004138:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00413c:	4680      	mov	r8, r0
1a00413e:	4689      	mov	r9, r1
1a004140:	4630      	mov	r0, r6
1a004142:	4639      	mov	r1, r7
1a004144:	f000 fb76 	bl	1a004834 <__aeabi_dmul>
1a004148:	a344      	add	r3, pc, #272	; (adr r3, 1a00425c <__kernel_sin+0x174>)
1a00414a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00414e:	f000 f9b9 	bl	1a0044c4 <__aeabi_dsub>
1a004152:	4632      	mov	r2, r6
1a004154:	463b      	mov	r3, r7
1a004156:	f000 fb6d 	bl	1a004834 <__aeabi_dmul>
1a00415a:	a342      	add	r3, pc, #264	; (adr r3, 1a004264 <__kernel_sin+0x17c>)
1a00415c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004160:	f000 f9b2 	bl	1a0044c8 <__adddf3>
1a004164:	4632      	mov	r2, r6
1a004166:	463b      	mov	r3, r7
1a004168:	f000 fb64 	bl	1a004834 <__aeabi_dmul>
1a00416c:	a33f      	add	r3, pc, #252	; (adr r3, 1a00426c <__kernel_sin+0x184>)
1a00416e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004172:	f000 f9a7 	bl	1a0044c4 <__aeabi_dsub>
1a004176:	4632      	mov	r2, r6
1a004178:	463b      	mov	r3, r7
1a00417a:	f000 fb5b 	bl	1a004834 <__aeabi_dmul>
1a00417e:	a33d      	add	r3, pc, #244	; (adr r3, 1a004274 <__kernel_sin+0x18c>)
1a004180:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004184:	f000 f9a0 	bl	1a0044c8 <__adddf3>
1a004188:	e9cd 0100 	strd	r0, r1, [sp]
1a00418c:	f1ba 0f00 	cmp.w	sl, #0
1a004190:	d037      	beq.n	1a004202 <__kernel_sin+0x11a>
1a004192:	2200      	movs	r2, #0
1a004194:	4b2e      	ldr	r3, [pc, #184]	; (1a004250 <__kernel_sin+0x168>)
1a004196:	ec51 0b18 	vmov	r0, r1, d8
1a00419a:	f000 fb4b 	bl	1a004834 <__aeabi_dmul>
1a00419e:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0041a2:	4682      	mov	sl, r0
1a0041a4:	468b      	mov	fp, r1
1a0041a6:	4640      	mov	r0, r8
1a0041a8:	4649      	mov	r1, r9
1a0041aa:	f000 fb43 	bl	1a004834 <__aeabi_dmul>
1a0041ae:	4602      	mov	r2, r0
1a0041b0:	460b      	mov	r3, r1
1a0041b2:	4650      	mov	r0, sl
1a0041b4:	4659      	mov	r1, fp
1a0041b6:	f000 f985 	bl	1a0044c4 <__aeabi_dsub>
1a0041ba:	4632      	mov	r2, r6
1a0041bc:	463b      	mov	r3, r7
1a0041be:	f000 fb39 	bl	1a004834 <__aeabi_dmul>
1a0041c2:	ec53 2b18 	vmov	r2, r3, d8
1a0041c6:	f000 f97d 	bl	1a0044c4 <__aeabi_dsub>
1a0041ca:	a31f      	add	r3, pc, #124	; (adr r3, 1a004248 <__kernel_sin+0x160>)
1a0041cc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0041d0:	4606      	mov	r6, r0
1a0041d2:	460f      	mov	r7, r1
1a0041d4:	4640      	mov	r0, r8
1a0041d6:	4649      	mov	r1, r9
1a0041d8:	f000 fb2c 	bl	1a004834 <__aeabi_dmul>
1a0041dc:	4602      	mov	r2, r0
1a0041de:	460b      	mov	r3, r1
1a0041e0:	4630      	mov	r0, r6
1a0041e2:	4639      	mov	r1, r7
1a0041e4:	f000 f970 	bl	1a0044c8 <__adddf3>
1a0041e8:	4602      	mov	r2, r0
1a0041ea:	460b      	mov	r3, r1
1a0041ec:	4620      	mov	r0, r4
1a0041ee:	4629      	mov	r1, r5
1a0041f0:	f000 f968 	bl	1a0044c4 <__aeabi_dsub>
1a0041f4:	ec41 0b10 	vmov	d0, r0, r1
1a0041f8:	b003      	add	sp, #12
1a0041fa:	ecbd 8b02 	vpop	{d8}
1a0041fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004202:	4602      	mov	r2, r0
1a004204:	460b      	mov	r3, r1
1a004206:	4630      	mov	r0, r6
1a004208:	4639      	mov	r1, r7
1a00420a:	f000 fb13 	bl	1a004834 <__aeabi_dmul>
1a00420e:	a30e      	add	r3, pc, #56	; (adr r3, 1a004248 <__kernel_sin+0x160>)
1a004210:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004214:	f000 f956 	bl	1a0044c4 <__aeabi_dsub>
1a004218:	4642      	mov	r2, r8
1a00421a:	464b      	mov	r3, r9
1a00421c:	f000 fb0a 	bl	1a004834 <__aeabi_dmul>
1a004220:	4622      	mov	r2, r4
1a004222:	462b      	mov	r3, r5
1a004224:	f000 f950 	bl	1a0044c8 <__adddf3>
1a004228:	ec41 0b10 	vmov	d0, r0, r1
1a00422c:	b003      	add	sp, #12
1a00422e:	ecbd 8b02 	vpop	{d8}
1a004232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004236:	ec45 4b10 	vmov	d0, r4, r5
1a00423a:	b003      	add	sp, #12
1a00423c:	ecbd 8b02 	vpop	{d8}
1a004240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004244:	f3af 8000 	nop.w
1a004248:	55555549 	.word	0x55555549
1a00424c:	3fc55555 	.word	0x3fc55555
1a004250:	3fe00000 	.word	0x3fe00000
1a004254:	5acfd57c 	.word	0x5acfd57c
1a004258:	3de5d93a 	.word	0x3de5d93a
1a00425c:	8a2b9ceb 	.word	0x8a2b9ceb
1a004260:	3e5ae5e6 	.word	0x3e5ae5e6
1a004264:	57b1fe7d 	.word	0x57b1fe7d
1a004268:	3ec71de3 	.word	0x3ec71de3
1a00426c:	19c161d5 	.word	0x19c161d5
1a004270:	3f2a01a0 	.word	0x3f2a01a0
1a004274:	1110f8a6 	.word	0x1110f8a6
1a004278:	3f811111 	.word	0x3f811111

1a00427c <fabs>:
1a00427c:	ec51 0b10 	vmov	r0, r1, d0
1a004280:	ee10 2a10 	vmov	r2, s0
1a004284:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a004288:	ec43 2b10 	vmov	d0, r2, r3
1a00428c:	4770      	bx	lr
1a00428e:	bf00      	nop

1a004290 <floor>:
1a004290:	ec51 0b10 	vmov	r0, r1, d0
1a004294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004296:	f3c1 530a 	ubfx	r3, r1, #20, #11
1a00429a:	f2a3 35ff 	subw	r5, r3, #1023	; 0x3ff
1a00429e:	2d13      	cmp	r5, #19
1a0042a0:	460c      	mov	r4, r1
1a0042a2:	ee10 6a10 	vmov	r6, s0
1a0042a6:	dc30      	bgt.n	1a00430a <floor+0x7a>
1a0042a8:	2d00      	cmp	r5, #0
1a0042aa:	db1e      	blt.n	1a0042ea <floor+0x5a>
1a0042ac:	4f38      	ldr	r7, [pc, #224]	; (1a004390 <floor+0x100>)
1a0042ae:	412f      	asrs	r7, r5
1a0042b0:	ea07 0301 	and.w	r3, r7, r1
1a0042b4:	4303      	orrs	r3, r0
1a0042b6:	d02d      	beq.n	1a004314 <floor+0x84>
1a0042b8:	a333      	add	r3, pc, #204	; (adr r3, 1a004388 <floor+0xf8>)
1a0042ba:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0042be:	f000 f903 	bl	1a0044c8 <__adddf3>
1a0042c2:	2200      	movs	r2, #0
1a0042c4:	2300      	movs	r3, #0
1a0042c6:	f000 fd45 	bl	1a004d54 <__aeabi_dcmpgt>
1a0042ca:	b148      	cbz	r0, 1a0042e0 <floor+0x50>
1a0042cc:	2c00      	cmp	r4, #0
1a0042ce:	da04      	bge.n	1a0042da <floor+0x4a>
1a0042d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
1a0042d4:	fa43 f505 	asr.w	r5, r3, r5
1a0042d8:	442c      	add	r4, r5
1a0042da:	ea24 0407 	bic.w	r4, r4, r7
1a0042de:	2600      	movs	r6, #0
1a0042e0:	4623      	mov	r3, r4
1a0042e2:	4632      	mov	r2, r6
1a0042e4:	ec43 2b10 	vmov	d0, r2, r3
1a0042e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0042ea:	a327      	add	r3, pc, #156	; (adr r3, 1a004388 <floor+0xf8>)
1a0042ec:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0042f0:	f000 f8ea 	bl	1a0044c8 <__adddf3>
1a0042f4:	2200      	movs	r2, #0
1a0042f6:	2300      	movs	r3, #0
1a0042f8:	f000 fd2c 	bl	1a004d54 <__aeabi_dcmpgt>
1a0042fc:	2800      	cmp	r0, #0
1a0042fe:	d0ef      	beq.n	1a0042e0 <floor+0x50>
1a004300:	2c00      	cmp	r4, #0
1a004302:	db29      	blt.n	1a004358 <floor+0xc8>
1a004304:	2600      	movs	r6, #0
1a004306:	4634      	mov	r4, r6
1a004308:	e7ea      	b.n	1a0042e0 <floor+0x50>
1a00430a:	2d33      	cmp	r5, #51	; 0x33
1a00430c:	dd05      	ble.n	1a00431a <floor+0x8a>
1a00430e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
1a004312:	d019      	beq.n	1a004348 <floor+0xb8>
1a004314:	ec41 0b10 	vmov	d0, r0, r1
1a004318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00431a:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
1a00431e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004322:	40df      	lsrs	r7, r3
1a004324:	4207      	tst	r7, r0
1a004326:	d0f5      	beq.n	1a004314 <floor+0x84>
1a004328:	a317      	add	r3, pc, #92	; (adr r3, 1a004388 <floor+0xf8>)
1a00432a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00432e:	f000 f8cb 	bl	1a0044c8 <__adddf3>
1a004332:	2200      	movs	r2, #0
1a004334:	2300      	movs	r3, #0
1a004336:	f000 fd0d 	bl	1a004d54 <__aeabi_dcmpgt>
1a00433a:	2800      	cmp	r0, #0
1a00433c:	d0d0      	beq.n	1a0042e0 <floor+0x50>
1a00433e:	2c00      	cmp	r4, #0
1a004340:	db13      	blt.n	1a00436a <floor+0xda>
1a004342:	ea26 0607 	bic.w	r6, r6, r7
1a004346:	e7cb      	b.n	1a0042e0 <floor+0x50>
1a004348:	ee10 2a10 	vmov	r2, s0
1a00434c:	460b      	mov	r3, r1
1a00434e:	f000 f8bb 	bl	1a0044c8 <__adddf3>
1a004352:	ec41 0b10 	vmov	d0, r0, r1
1a004356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004358:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
1a00435c:	4a0d      	ldr	r2, [pc, #52]	; (1a004394 <floor+0x104>)
1a00435e:	431e      	orrs	r6, r3
1a004360:	2e00      	cmp	r6, #0
1a004362:	bf18      	it	ne
1a004364:	4614      	movne	r4, r2
1a004366:	2600      	movs	r6, #0
1a004368:	e7ba      	b.n	1a0042e0 <floor+0x50>
1a00436a:	2d14      	cmp	r5, #20
1a00436c:	d008      	beq.n	1a004380 <floor+0xf0>
1a00436e:	2301      	movs	r3, #1
1a004370:	f1c5 0534 	rsb	r5, r5, #52	; 0x34
1a004374:	fa03 f505 	lsl.w	r5, r3, r5
1a004378:	19ae      	adds	r6, r5, r6
1a00437a:	bf28      	it	cs
1a00437c:	18e4      	addcs	r4, r4, r3
1a00437e:	e7e0      	b.n	1a004342 <floor+0xb2>
1a004380:	3401      	adds	r4, #1
1a004382:	e7de      	b.n	1a004342 <floor+0xb2>
1a004384:	f3af 8000 	nop.w
1a004388:	8800759c 	.word	0x8800759c
1a00438c:	7e37e43c 	.word	0x7e37e43c
1a004390:	000fffff 	.word	0x000fffff
1a004394:	bff00000 	.word	0xbff00000

1a004398 <scalbn>:
1a004398:	b538      	push	{r3, r4, r5, lr}
1a00439a:	ec53 2b10 	vmov	r2, r3, d0
1a00439e:	f3c3 510a 	ubfx	r1, r3, #20, #11
1a0043a2:	461c      	mov	r4, r3
1a0043a4:	4605      	mov	r5, r0
1a0043a6:	bb81      	cbnz	r1, 1a00440a <scalbn+0x72>
1a0043a8:	ee10 1a10 	vmov	r1, s0
1a0043ac:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
1a0043b0:	4321      	orrs	r1, r4
1a0043b2:	d029      	beq.n	1a004408 <scalbn+0x70>
1a0043b4:	4619      	mov	r1, r3
1a0043b6:	2200      	movs	r2, #0
1a0043b8:	4b3d      	ldr	r3, [pc, #244]	; (1a0044b0 <scalbn+0x118>)
1a0043ba:	4c3e      	ldr	r4, [pc, #248]	; (1a0044b4 <scalbn+0x11c>)
1a0043bc:	ee10 0a10 	vmov	r0, s0
1a0043c0:	f000 fa38 	bl	1a004834 <__aeabi_dmul>
1a0043c4:	42a5      	cmp	r5, r4
1a0043c6:	4602      	mov	r2, r0
1a0043c8:	460b      	mov	r3, r1
1a0043ca:	db16      	blt.n	1a0043fa <scalbn+0x62>
1a0043cc:	460c      	mov	r4, r1
1a0043ce:	f3c1 510a 	ubfx	r1, r1, #20, #11
1a0043d2:	3936      	subs	r1, #54	; 0x36
1a0043d4:	4429      	add	r1, r5
1a0043d6:	f240 70fe 	movw	r0, #2046	; 0x7fe
1a0043da:	4281      	cmp	r1, r0
1a0043dc:	dc21      	bgt.n	1a004422 <scalbn+0x8a>
1a0043de:	2900      	cmp	r1, #0
1a0043e0:	dc47      	bgt.n	1a004472 <scalbn+0xda>
1a0043e2:	f111 0f35 	cmn.w	r1, #53	; 0x35
1a0043e6:	da34      	bge.n	1a004452 <scalbn+0xba>
1a0043e8:	f24c 3150 	movw	r1, #50000	; 0xc350
1a0043ec:	428d      	cmp	r5, r1
1a0043ee:	dc18      	bgt.n	1a004422 <scalbn+0x8a>
1a0043f0:	2b00      	cmp	r3, #0
1a0043f2:	a127      	add	r1, pc, #156	; (adr r1, 1a004490 <scalbn+0xf8>)
1a0043f4:	e9d1 0100 	ldrd	r0, r1, [r1]
1a0043f8:	db44      	blt.n	1a004484 <scalbn+0xec>
1a0043fa:	a325      	add	r3, pc, #148	; (adr r3, 1a004490 <scalbn+0xf8>)
1a0043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004400:	f000 fa18 	bl	1a004834 <__aeabi_dmul>
1a004404:	ec41 0b10 	vmov	d0, r0, r1
1a004408:	bd38      	pop	{r3, r4, r5, pc}
1a00440a:	f240 70ff 	movw	r0, #2047	; 0x7ff
1a00440e:	4281      	cmp	r1, r0
1a004410:	d1e0      	bne.n	1a0043d4 <scalbn+0x3c>
1a004412:	ee10 0a10 	vmov	r0, s0
1a004416:	4619      	mov	r1, r3
1a004418:	f000 f856 	bl	1a0044c8 <__adddf3>
1a00441c:	ec41 0b10 	vmov	d0, r0, r1
1a004420:	bd38      	pop	{r3, r4, r5, pc}
1a004422:	2b00      	cmp	r3, #0
1a004424:	a11c      	add	r1, pc, #112	; (adr r1, 1a004498 <scalbn+0x100>)
1a004426:	e9d1 0100 	ldrd	r0, r1, [r1]
1a00442a:	db07      	blt.n	1a00443c <scalbn+0xa4>
1a00442c:	a31a      	add	r3, pc, #104	; (adr r3, 1a004498 <scalbn+0x100>)
1a00442e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004432:	f000 f9ff 	bl	1a004834 <__aeabi_dmul>
1a004436:	ec41 0b10 	vmov	d0, r0, r1
1a00443a:	bd38      	pop	{r3, r4, r5, pc}
1a00443c:	a118      	add	r1, pc, #96	; (adr r1, 1a0044a0 <scalbn+0x108>)
1a00443e:	e9d1 0100 	ldrd	r0, r1, [r1]
1a004442:	a315      	add	r3, pc, #84	; (adr r3, 1a004498 <scalbn+0x100>)
1a004444:	e9d3 2300 	ldrd	r2, r3, [r3]
1a004448:	f000 f9f4 	bl	1a004834 <__aeabi_dmul>
1a00444c:	ec41 0b10 	vmov	d0, r0, r1
1a004450:	e7f3      	b.n	1a00443a <scalbn+0xa2>
1a004452:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
1a004456:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
1a00445a:	3136      	adds	r1, #54	; 0x36
1a00445c:	ea44 5301 	orr.w	r3, r4, r1, lsl #20
1a004460:	4610      	mov	r0, r2
1a004462:	4619      	mov	r1, r3
1a004464:	2200      	movs	r2, #0
1a004466:	4b14      	ldr	r3, [pc, #80]	; (1a0044b8 <scalbn+0x120>)
1a004468:	f000 f9e4 	bl	1a004834 <__aeabi_dmul>
1a00446c:	ec41 0b10 	vmov	d0, r0, r1
1a004470:	bd38      	pop	{r3, r4, r5, pc}
1a004472:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
1a004476:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
1a00447a:	ea44 5301 	orr.w	r3, r4, r1, lsl #20
1a00447e:	ec43 2b10 	vmov	d0, r2, r3
1a004482:	bd38      	pop	{r3, r4, r5, pc}
1a004484:	a108      	add	r1, pc, #32	; (adr r1, 1a0044a8 <scalbn+0x110>)
1a004486:	e9d1 0100 	ldrd	r0, r1, [r1]
1a00448a:	e7b6      	b.n	1a0043fa <scalbn+0x62>
1a00448c:	f3af 8000 	nop.w
1a004490:	c2f8f359 	.word	0xc2f8f359
1a004494:	01a56e1f 	.word	0x01a56e1f
1a004498:	8800759c 	.word	0x8800759c
1a00449c:	7e37e43c 	.word	0x7e37e43c
1a0044a0:	8800759c 	.word	0x8800759c
1a0044a4:	fe37e43c 	.word	0xfe37e43c
1a0044a8:	c2f8f359 	.word	0xc2f8f359
1a0044ac:	81a56e1f 	.word	0x81a56e1f
1a0044b0:	43500000 	.word	0x43500000
1a0044b4:	ffff3cb0 	.word	0xffff3cb0
1a0044b8:	3c900000 	.word	0x3c900000

1a0044bc <__aeabi_drsub>:
1a0044bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a0044c0:	e002      	b.n	1a0044c8 <__adddf3>
1a0044c2:	bf00      	nop

1a0044c4 <__aeabi_dsub>:
1a0044c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a0044c8 <__adddf3>:
1a0044c8:	b530      	push	{r4, r5, lr}
1a0044ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a0044ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a0044d2:	ea94 0f05 	teq	r4, r5
1a0044d6:	bf08      	it	eq
1a0044d8:	ea90 0f02 	teqeq	r0, r2
1a0044dc:	bf1f      	itttt	ne
1a0044de:	ea54 0c00 	orrsne.w	ip, r4, r0
1a0044e2:	ea55 0c02 	orrsne.w	ip, r5, r2
1a0044e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a0044ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0044ee:	f000 80e2 	beq.w	1a0046b6 <__adddf3+0x1ee>
1a0044f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a0044f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a0044fa:	bfb8      	it	lt
1a0044fc:	426d      	neglt	r5, r5
1a0044fe:	dd0c      	ble.n	1a00451a <__adddf3+0x52>
1a004500:	442c      	add	r4, r5
1a004502:	ea80 0202 	eor.w	r2, r0, r2
1a004506:	ea81 0303 	eor.w	r3, r1, r3
1a00450a:	ea82 0000 	eor.w	r0, r2, r0
1a00450e:	ea83 0101 	eor.w	r1, r3, r1
1a004512:	ea80 0202 	eor.w	r2, r0, r2
1a004516:	ea81 0303 	eor.w	r3, r1, r3
1a00451a:	2d36      	cmp	r5, #54	; 0x36
1a00451c:	bf88      	it	hi
1a00451e:	bd30      	pophi	{r4, r5, pc}
1a004520:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a004524:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a004528:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a00452c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a004530:	d002      	beq.n	1a004538 <__adddf3+0x70>
1a004532:	4240      	negs	r0, r0
1a004534:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a004538:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a00453c:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a004540:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a004544:	d002      	beq.n	1a00454c <__adddf3+0x84>
1a004546:	4252      	negs	r2, r2
1a004548:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a00454c:	ea94 0f05 	teq	r4, r5
1a004550:	f000 80a7 	beq.w	1a0046a2 <__adddf3+0x1da>
1a004554:	f1a4 0401 	sub.w	r4, r4, #1
1a004558:	f1d5 0e20 	rsbs	lr, r5, #32
1a00455c:	db0d      	blt.n	1a00457a <__adddf3+0xb2>
1a00455e:	fa02 fc0e 	lsl.w	ip, r2, lr
1a004562:	fa22 f205 	lsr.w	r2, r2, r5
1a004566:	1880      	adds	r0, r0, r2
1a004568:	f141 0100 	adc.w	r1, r1, #0
1a00456c:	fa03 f20e 	lsl.w	r2, r3, lr
1a004570:	1880      	adds	r0, r0, r2
1a004572:	fa43 f305 	asr.w	r3, r3, r5
1a004576:	4159      	adcs	r1, r3
1a004578:	e00e      	b.n	1a004598 <__adddf3+0xd0>
1a00457a:	f1a5 0520 	sub.w	r5, r5, #32
1a00457e:	f10e 0e20 	add.w	lr, lr, #32
1a004582:	2a01      	cmp	r2, #1
1a004584:	fa03 fc0e 	lsl.w	ip, r3, lr
1a004588:	bf28      	it	cs
1a00458a:	f04c 0c02 	orrcs.w	ip, ip, #2
1a00458e:	fa43 f305 	asr.w	r3, r3, r5
1a004592:	18c0      	adds	r0, r0, r3
1a004594:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a004598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a00459c:	d507      	bpl.n	1a0045ae <__adddf3+0xe6>
1a00459e:	f04f 0e00 	mov.w	lr, #0
1a0045a2:	f1dc 0c00 	rsbs	ip, ip, #0
1a0045a6:	eb7e 0000 	sbcs.w	r0, lr, r0
1a0045aa:	eb6e 0101 	sbc.w	r1, lr, r1
1a0045ae:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a0045b2:	d31b      	bcc.n	1a0045ec <__adddf3+0x124>
1a0045b4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a0045b8:	d30c      	bcc.n	1a0045d4 <__adddf3+0x10c>
1a0045ba:	0849      	lsrs	r1, r1, #1
1a0045bc:	ea5f 0030 	movs.w	r0, r0, rrx
1a0045c0:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a0045c4:	f104 0401 	add.w	r4, r4, #1
1a0045c8:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a0045cc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a0045d0:	f080 809a 	bcs.w	1a004708 <__adddf3+0x240>
1a0045d4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a0045d8:	bf08      	it	eq
1a0045da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a0045de:	f150 0000 	adcs.w	r0, r0, #0
1a0045e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a0045e6:	ea41 0105 	orr.w	r1, r1, r5
1a0045ea:	bd30      	pop	{r4, r5, pc}
1a0045ec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a0045f0:	4140      	adcs	r0, r0
1a0045f2:	eb41 0101 	adc.w	r1, r1, r1
1a0045f6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a0045fa:	f1a4 0401 	sub.w	r4, r4, #1
1a0045fe:	d1e9      	bne.n	1a0045d4 <__adddf3+0x10c>
1a004600:	f091 0f00 	teq	r1, #0
1a004604:	bf04      	itt	eq
1a004606:	4601      	moveq	r1, r0
1a004608:	2000      	moveq	r0, #0
1a00460a:	fab1 f381 	clz	r3, r1
1a00460e:	bf08      	it	eq
1a004610:	3320      	addeq	r3, #32
1a004612:	f1a3 030b 	sub.w	r3, r3, #11
1a004616:	f1b3 0220 	subs.w	r2, r3, #32
1a00461a:	da0c      	bge.n	1a004636 <__adddf3+0x16e>
1a00461c:	320c      	adds	r2, #12
1a00461e:	dd08      	ble.n	1a004632 <__adddf3+0x16a>
1a004620:	f102 0c14 	add.w	ip, r2, #20
1a004624:	f1c2 020c 	rsb	r2, r2, #12
1a004628:	fa01 f00c 	lsl.w	r0, r1, ip
1a00462c:	fa21 f102 	lsr.w	r1, r1, r2
1a004630:	e00c      	b.n	1a00464c <__adddf3+0x184>
1a004632:	f102 0214 	add.w	r2, r2, #20
1a004636:	bfd8      	it	le
1a004638:	f1c2 0c20 	rsble	ip, r2, #32
1a00463c:	fa01 f102 	lsl.w	r1, r1, r2
1a004640:	fa20 fc0c 	lsr.w	ip, r0, ip
1a004644:	bfdc      	itt	le
1a004646:	ea41 010c 	orrle.w	r1, r1, ip
1a00464a:	4090      	lslle	r0, r2
1a00464c:	1ae4      	subs	r4, r4, r3
1a00464e:	bfa2      	ittt	ge
1a004650:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a004654:	4329      	orrge	r1, r5
1a004656:	bd30      	popge	{r4, r5, pc}
1a004658:	ea6f 0404 	mvn.w	r4, r4
1a00465c:	3c1f      	subs	r4, #31
1a00465e:	da1c      	bge.n	1a00469a <__adddf3+0x1d2>
1a004660:	340c      	adds	r4, #12
1a004662:	dc0e      	bgt.n	1a004682 <__adddf3+0x1ba>
1a004664:	f104 0414 	add.w	r4, r4, #20
1a004668:	f1c4 0220 	rsb	r2, r4, #32
1a00466c:	fa20 f004 	lsr.w	r0, r0, r4
1a004670:	fa01 f302 	lsl.w	r3, r1, r2
1a004674:	ea40 0003 	orr.w	r0, r0, r3
1a004678:	fa21 f304 	lsr.w	r3, r1, r4
1a00467c:	ea45 0103 	orr.w	r1, r5, r3
1a004680:	bd30      	pop	{r4, r5, pc}
1a004682:	f1c4 040c 	rsb	r4, r4, #12
1a004686:	f1c4 0220 	rsb	r2, r4, #32
1a00468a:	fa20 f002 	lsr.w	r0, r0, r2
1a00468e:	fa01 f304 	lsl.w	r3, r1, r4
1a004692:	ea40 0003 	orr.w	r0, r0, r3
1a004696:	4629      	mov	r1, r5
1a004698:	bd30      	pop	{r4, r5, pc}
1a00469a:	fa21 f004 	lsr.w	r0, r1, r4
1a00469e:	4629      	mov	r1, r5
1a0046a0:	bd30      	pop	{r4, r5, pc}
1a0046a2:	f094 0f00 	teq	r4, #0
1a0046a6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a0046aa:	bf06      	itte	eq
1a0046ac:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a0046b0:	3401      	addeq	r4, #1
1a0046b2:	3d01      	subne	r5, #1
1a0046b4:	e74e      	b.n	1a004554 <__adddf3+0x8c>
1a0046b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0046ba:	bf18      	it	ne
1a0046bc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a0046c0:	d029      	beq.n	1a004716 <__adddf3+0x24e>
1a0046c2:	ea94 0f05 	teq	r4, r5
1a0046c6:	bf08      	it	eq
1a0046c8:	ea90 0f02 	teqeq	r0, r2
1a0046cc:	d005      	beq.n	1a0046da <__adddf3+0x212>
1a0046ce:	ea54 0c00 	orrs.w	ip, r4, r0
1a0046d2:	bf04      	itt	eq
1a0046d4:	4619      	moveq	r1, r3
1a0046d6:	4610      	moveq	r0, r2
1a0046d8:	bd30      	pop	{r4, r5, pc}
1a0046da:	ea91 0f03 	teq	r1, r3
1a0046de:	bf1e      	ittt	ne
1a0046e0:	2100      	movne	r1, #0
1a0046e2:	2000      	movne	r0, #0
1a0046e4:	bd30      	popne	{r4, r5, pc}
1a0046e6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a0046ea:	d105      	bne.n	1a0046f8 <__adddf3+0x230>
1a0046ec:	0040      	lsls	r0, r0, #1
1a0046ee:	4149      	adcs	r1, r1
1a0046f0:	bf28      	it	cs
1a0046f2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a0046f6:	bd30      	pop	{r4, r5, pc}
1a0046f8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a0046fc:	bf3c      	itt	cc
1a0046fe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a004702:	bd30      	popcc	{r4, r5, pc}
1a004704:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a004708:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a00470c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a004710:	f04f 0000 	mov.w	r0, #0
1a004714:	bd30      	pop	{r4, r5, pc}
1a004716:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a00471a:	bf1a      	itte	ne
1a00471c:	4619      	movne	r1, r3
1a00471e:	4610      	movne	r0, r2
1a004720:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a004724:	bf1c      	itt	ne
1a004726:	460b      	movne	r3, r1
1a004728:	4602      	movne	r2, r0
1a00472a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a00472e:	bf06      	itte	eq
1a004730:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a004734:	ea91 0f03 	teqeq	r1, r3
1a004738:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a00473c:	bd30      	pop	{r4, r5, pc}
1a00473e:	bf00      	nop

1a004740 <__aeabi_ui2d>:
1a004740:	f090 0f00 	teq	r0, #0
1a004744:	bf04      	itt	eq
1a004746:	2100      	moveq	r1, #0
1a004748:	4770      	bxeq	lr
1a00474a:	b530      	push	{r4, r5, lr}
1a00474c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a004750:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a004754:	f04f 0500 	mov.w	r5, #0
1a004758:	f04f 0100 	mov.w	r1, #0
1a00475c:	e750      	b.n	1a004600 <__adddf3+0x138>
1a00475e:	bf00      	nop

1a004760 <__aeabi_i2d>:
1a004760:	f090 0f00 	teq	r0, #0
1a004764:	bf04      	itt	eq
1a004766:	2100      	moveq	r1, #0
1a004768:	4770      	bxeq	lr
1a00476a:	b530      	push	{r4, r5, lr}
1a00476c:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a004770:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a004774:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a004778:	bf48      	it	mi
1a00477a:	4240      	negmi	r0, r0
1a00477c:	f04f 0100 	mov.w	r1, #0
1a004780:	e73e      	b.n	1a004600 <__adddf3+0x138>
1a004782:	bf00      	nop

1a004784 <__aeabi_f2d>:
1a004784:	0042      	lsls	r2, r0, #1
1a004786:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a00478a:	ea4f 0131 	mov.w	r1, r1, rrx
1a00478e:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a004792:	bf1f      	itttt	ne
1a004794:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a004798:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a00479c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a0047a0:	4770      	bxne	lr
1a0047a2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a0047a6:	bf08      	it	eq
1a0047a8:	4770      	bxeq	lr
1a0047aa:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a0047ae:	bf04      	itt	eq
1a0047b0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a0047b4:	4770      	bxeq	lr
1a0047b6:	b530      	push	{r4, r5, lr}
1a0047b8:	f44f 7460 	mov.w	r4, #896	; 0x380
1a0047bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a0047c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a0047c4:	e71c      	b.n	1a004600 <__adddf3+0x138>
1a0047c6:	bf00      	nop

1a0047c8 <__aeabi_ul2d>:
1a0047c8:	ea50 0201 	orrs.w	r2, r0, r1
1a0047cc:	bf08      	it	eq
1a0047ce:	4770      	bxeq	lr
1a0047d0:	b530      	push	{r4, r5, lr}
1a0047d2:	f04f 0500 	mov.w	r5, #0
1a0047d6:	e00a      	b.n	1a0047ee <__aeabi_l2d+0x16>

1a0047d8 <__aeabi_l2d>:
1a0047d8:	ea50 0201 	orrs.w	r2, r0, r1
1a0047dc:	bf08      	it	eq
1a0047de:	4770      	bxeq	lr
1a0047e0:	b530      	push	{r4, r5, lr}
1a0047e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a0047e6:	d502      	bpl.n	1a0047ee <__aeabi_l2d+0x16>
1a0047e8:	4240      	negs	r0, r0
1a0047ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0047ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a0047f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a0047f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a0047fa:	f43f aed8 	beq.w	1a0045ae <__adddf3+0xe6>
1a0047fe:	f04f 0203 	mov.w	r2, #3
1a004802:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a004806:	bf18      	it	ne
1a004808:	3203      	addne	r2, #3
1a00480a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a00480e:	bf18      	it	ne
1a004810:	3203      	addne	r2, #3
1a004812:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a004816:	f1c2 0320 	rsb	r3, r2, #32
1a00481a:	fa00 fc03 	lsl.w	ip, r0, r3
1a00481e:	fa20 f002 	lsr.w	r0, r0, r2
1a004822:	fa01 fe03 	lsl.w	lr, r1, r3
1a004826:	ea40 000e 	orr.w	r0, r0, lr
1a00482a:	fa21 f102 	lsr.w	r1, r1, r2
1a00482e:	4414      	add	r4, r2
1a004830:	e6bd      	b.n	1a0045ae <__adddf3+0xe6>
1a004832:	bf00      	nop

1a004834 <__aeabi_dmul>:
1a004834:	b570      	push	{r4, r5, r6, lr}
1a004836:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a00483a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a00483e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a004842:	bf1d      	ittte	ne
1a004844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a004848:	ea94 0f0c 	teqne	r4, ip
1a00484c:	ea95 0f0c 	teqne	r5, ip
1a004850:	f000 f8de 	bleq	1a004a10 <__aeabi_dmul+0x1dc>
1a004854:	442c      	add	r4, r5
1a004856:	ea81 0603 	eor.w	r6, r1, r3
1a00485a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
1a00485e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
1a004862:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
1a004866:	bf18      	it	ne
1a004868:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1a00486c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004870:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a004874:	d038      	beq.n	1a0048e8 <__aeabi_dmul+0xb4>
1a004876:	fba0 ce02 	umull	ip, lr, r0, r2
1a00487a:	f04f 0500 	mov.w	r5, #0
1a00487e:	fbe1 e502 	umlal	lr, r5, r1, r2
1a004882:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
1a004886:	fbe0 e503 	umlal	lr, r5, r0, r3
1a00488a:	f04f 0600 	mov.w	r6, #0
1a00488e:	fbe1 5603 	umlal	r5, r6, r1, r3
1a004892:	f09c 0f00 	teq	ip, #0
1a004896:	bf18      	it	ne
1a004898:	f04e 0e01 	orrne.w	lr, lr, #1
1a00489c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
1a0048a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
1a0048a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
1a0048a8:	d204      	bcs.n	1a0048b4 <__aeabi_dmul+0x80>
1a0048aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1a0048ae:	416d      	adcs	r5, r5
1a0048b0:	eb46 0606 	adc.w	r6, r6, r6
1a0048b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1a0048b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1a0048bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
1a0048c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
1a0048c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1a0048c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a0048cc:	bf88      	it	hi
1a0048ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a0048d2:	d81e      	bhi.n	1a004912 <__aeabi_dmul+0xde>
1a0048d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1a0048d8:	bf08      	it	eq
1a0048da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1a0048de:	f150 0000 	adcs.w	r0, r0, #0
1a0048e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a0048e6:	bd70      	pop	{r4, r5, r6, pc}
1a0048e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
1a0048ec:	ea46 0101 	orr.w	r1, r6, r1
1a0048f0:	ea40 0002 	orr.w	r0, r0, r2
1a0048f4:	ea81 0103 	eor.w	r1, r1, r3
1a0048f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1a0048fc:	bfc2      	ittt	gt
1a0048fe:	ebd4 050c 	rsbsgt	r5, r4, ip
1a004902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a004906:	bd70      	popgt	{r4, r5, r6, pc}
1a004908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a00490c:	f04f 0e00 	mov.w	lr, #0
1a004910:	3c01      	subs	r4, #1
1a004912:	f300 80ab 	bgt.w	1a004a6c <__aeabi_dmul+0x238>
1a004916:	f114 0f36 	cmn.w	r4, #54	; 0x36
1a00491a:	bfde      	ittt	le
1a00491c:	2000      	movle	r0, #0
1a00491e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
1a004922:	bd70      	pople	{r4, r5, r6, pc}
1a004924:	f1c4 0400 	rsb	r4, r4, #0
1a004928:	3c20      	subs	r4, #32
1a00492a:	da35      	bge.n	1a004998 <__aeabi_dmul+0x164>
1a00492c:	340c      	adds	r4, #12
1a00492e:	dc1b      	bgt.n	1a004968 <__aeabi_dmul+0x134>
1a004930:	f104 0414 	add.w	r4, r4, #20
1a004934:	f1c4 0520 	rsb	r5, r4, #32
1a004938:	fa00 f305 	lsl.w	r3, r0, r5
1a00493c:	fa20 f004 	lsr.w	r0, r0, r4
1a004940:	fa01 f205 	lsl.w	r2, r1, r5
1a004944:	ea40 0002 	orr.w	r0, r0, r2
1a004948:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
1a00494c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a004950:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a004954:	fa21 f604 	lsr.w	r6, r1, r4
1a004958:	eb42 0106 	adc.w	r1, r2, r6
1a00495c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a004960:	bf08      	it	eq
1a004962:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a004966:	bd70      	pop	{r4, r5, r6, pc}
1a004968:	f1c4 040c 	rsb	r4, r4, #12
1a00496c:	f1c4 0520 	rsb	r5, r4, #32
1a004970:	fa00 f304 	lsl.w	r3, r0, r4
1a004974:	fa20 f005 	lsr.w	r0, r0, r5
1a004978:	fa01 f204 	lsl.w	r2, r1, r4
1a00497c:	ea40 0002 	orr.w	r0, r0, r2
1a004980:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004984:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a004988:	f141 0100 	adc.w	r1, r1, #0
1a00498c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a004990:	bf08      	it	eq
1a004992:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a004996:	bd70      	pop	{r4, r5, r6, pc}
1a004998:	f1c4 0520 	rsb	r5, r4, #32
1a00499c:	fa00 f205 	lsl.w	r2, r0, r5
1a0049a0:	ea4e 0e02 	orr.w	lr, lr, r2
1a0049a4:	fa20 f304 	lsr.w	r3, r0, r4
1a0049a8:	fa01 f205 	lsl.w	r2, r1, r5
1a0049ac:	ea43 0302 	orr.w	r3, r3, r2
1a0049b0:	fa21 f004 	lsr.w	r0, r1, r4
1a0049b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a0049b8:	fa21 f204 	lsr.w	r2, r1, r4
1a0049bc:	ea20 0002 	bic.w	r0, r0, r2
1a0049c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
1a0049c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a0049c8:	bf08      	it	eq
1a0049ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a0049ce:	bd70      	pop	{r4, r5, r6, pc}
1a0049d0:	f094 0f00 	teq	r4, #0
1a0049d4:	d10f      	bne.n	1a0049f6 <__aeabi_dmul+0x1c2>
1a0049d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1a0049da:	0040      	lsls	r0, r0, #1
1a0049dc:	eb41 0101 	adc.w	r1, r1, r1
1a0049e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a0049e4:	bf08      	it	eq
1a0049e6:	3c01      	subeq	r4, #1
1a0049e8:	d0f7      	beq.n	1a0049da <__aeabi_dmul+0x1a6>
1a0049ea:	ea41 0106 	orr.w	r1, r1, r6
1a0049ee:	f095 0f00 	teq	r5, #0
1a0049f2:	bf18      	it	ne
1a0049f4:	4770      	bxne	lr
1a0049f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1a0049fa:	0052      	lsls	r2, r2, #1
1a0049fc:	eb43 0303 	adc.w	r3, r3, r3
1a004a00:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
1a004a04:	bf08      	it	eq
1a004a06:	3d01      	subeq	r5, #1
1a004a08:	d0f7      	beq.n	1a0049fa <__aeabi_dmul+0x1c6>
1a004a0a:	ea43 0306 	orr.w	r3, r3, r6
1a004a0e:	4770      	bx	lr
1a004a10:	ea94 0f0c 	teq	r4, ip
1a004a14:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a004a18:	bf18      	it	ne
1a004a1a:	ea95 0f0c 	teqne	r5, ip
1a004a1e:	d00c      	beq.n	1a004a3a <__aeabi_dmul+0x206>
1a004a20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a004a24:	bf18      	it	ne
1a004a26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a004a2a:	d1d1      	bne.n	1a0049d0 <__aeabi_dmul+0x19c>
1a004a2c:	ea81 0103 	eor.w	r1, r1, r3
1a004a30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004a34:	f04f 0000 	mov.w	r0, #0
1a004a38:	bd70      	pop	{r4, r5, r6, pc}
1a004a3a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a004a3e:	bf06      	itte	eq
1a004a40:	4610      	moveq	r0, r2
1a004a42:	4619      	moveq	r1, r3
1a004a44:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a004a48:	d019      	beq.n	1a004a7e <__aeabi_dmul+0x24a>
1a004a4a:	ea94 0f0c 	teq	r4, ip
1a004a4e:	d102      	bne.n	1a004a56 <__aeabi_dmul+0x222>
1a004a50:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
1a004a54:	d113      	bne.n	1a004a7e <__aeabi_dmul+0x24a>
1a004a56:	ea95 0f0c 	teq	r5, ip
1a004a5a:	d105      	bne.n	1a004a68 <__aeabi_dmul+0x234>
1a004a5c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
1a004a60:	bf1c      	itt	ne
1a004a62:	4610      	movne	r0, r2
1a004a64:	4619      	movne	r1, r3
1a004a66:	d10a      	bne.n	1a004a7e <__aeabi_dmul+0x24a>
1a004a68:	ea81 0103 	eor.w	r1, r1, r3
1a004a6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a004a70:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a004a74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a004a78:	f04f 0000 	mov.w	r0, #0
1a004a7c:	bd70      	pop	{r4, r5, r6, pc}
1a004a7e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a004a82:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
1a004a86:	bd70      	pop	{r4, r5, r6, pc}

1a004a88 <__aeabi_ddiv>:
1a004a88:	b570      	push	{r4, r5, r6, lr}
1a004a8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a004a8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a004a92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a004a96:	bf1d      	ittte	ne
1a004a98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a004a9c:	ea94 0f0c 	teqne	r4, ip
1a004aa0:	ea95 0f0c 	teqne	r5, ip
1a004aa4:	f000 f8a7 	bleq	1a004bf6 <__aeabi_ddiv+0x16e>
1a004aa8:	eba4 0405 	sub.w	r4, r4, r5
1a004aac:	ea81 0e03 	eor.w	lr, r1, r3
1a004ab0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a004ab4:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a004ab8:	f000 8088 	beq.w	1a004bcc <__aeabi_ddiv+0x144>
1a004abc:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a004ac0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
1a004ac4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1a004ac8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1a004acc:	ea4f 2202 	mov.w	r2, r2, lsl #8
1a004ad0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
1a004ad4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1a004ad8:	ea4f 2600 	mov.w	r6, r0, lsl #8
1a004adc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
1a004ae0:	429d      	cmp	r5, r3
1a004ae2:	bf08      	it	eq
1a004ae4:	4296      	cmpeq	r6, r2
1a004ae6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1a004aea:	f504 7440 	add.w	r4, r4, #768	; 0x300
1a004aee:	d202      	bcs.n	1a004af6 <__aeabi_ddiv+0x6e>
1a004af0:	085b      	lsrs	r3, r3, #1
1a004af2:	ea4f 0232 	mov.w	r2, r2, rrx
1a004af6:	1ab6      	subs	r6, r6, r2
1a004af8:	eb65 0503 	sbc.w	r5, r5, r3
1a004afc:	085b      	lsrs	r3, r3, #1
1a004afe:	ea4f 0232 	mov.w	r2, r2, rrx
1a004b02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1a004b06:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1a004b0a:	ebb6 0e02 	subs.w	lr, r6, r2
1a004b0e:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004b12:	bf22      	ittt	cs
1a004b14:	1ab6      	subcs	r6, r6, r2
1a004b16:	4675      	movcs	r5, lr
1a004b18:	ea40 000c 	orrcs.w	r0, r0, ip
1a004b1c:	085b      	lsrs	r3, r3, #1
1a004b1e:	ea4f 0232 	mov.w	r2, r2, rrx
1a004b22:	ebb6 0e02 	subs.w	lr, r6, r2
1a004b26:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004b2a:	bf22      	ittt	cs
1a004b2c:	1ab6      	subcs	r6, r6, r2
1a004b2e:	4675      	movcs	r5, lr
1a004b30:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
1a004b34:	085b      	lsrs	r3, r3, #1
1a004b36:	ea4f 0232 	mov.w	r2, r2, rrx
1a004b3a:	ebb6 0e02 	subs.w	lr, r6, r2
1a004b3e:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004b42:	bf22      	ittt	cs
1a004b44:	1ab6      	subcs	r6, r6, r2
1a004b46:	4675      	movcs	r5, lr
1a004b48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
1a004b4c:	085b      	lsrs	r3, r3, #1
1a004b4e:	ea4f 0232 	mov.w	r2, r2, rrx
1a004b52:	ebb6 0e02 	subs.w	lr, r6, r2
1a004b56:	eb75 0e03 	sbcs.w	lr, r5, r3
1a004b5a:	bf22      	ittt	cs
1a004b5c:	1ab6      	subcs	r6, r6, r2
1a004b5e:	4675      	movcs	r5, lr
1a004b60:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
1a004b64:	ea55 0e06 	orrs.w	lr, r5, r6
1a004b68:	d018      	beq.n	1a004b9c <__aeabi_ddiv+0x114>
1a004b6a:	ea4f 1505 	mov.w	r5, r5, lsl #4
1a004b6e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
1a004b72:	ea4f 1606 	mov.w	r6, r6, lsl #4
1a004b76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a004b7a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1a004b7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
1a004b82:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
1a004b86:	d1c0      	bne.n	1a004b0a <__aeabi_ddiv+0x82>
1a004b88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a004b8c:	d10b      	bne.n	1a004ba6 <__aeabi_ddiv+0x11e>
1a004b8e:	ea41 0100 	orr.w	r1, r1, r0
1a004b92:	f04f 0000 	mov.w	r0, #0
1a004b96:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
1a004b9a:	e7b6      	b.n	1a004b0a <__aeabi_ddiv+0x82>
1a004b9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a004ba0:	bf04      	itt	eq
1a004ba2:	4301      	orreq	r1, r0
1a004ba4:	2000      	moveq	r0, #0
1a004ba6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a004baa:	bf88      	it	hi
1a004bac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a004bb0:	f63f aeaf 	bhi.w	1a004912 <__aeabi_dmul+0xde>
1a004bb4:	ebb5 0c03 	subs.w	ip, r5, r3
1a004bb8:	bf04      	itt	eq
1a004bba:	ebb6 0c02 	subseq.w	ip, r6, r2
1a004bbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a004bc2:	f150 0000 	adcs.w	r0, r0, #0
1a004bc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a004bca:	bd70      	pop	{r4, r5, r6, pc}
1a004bcc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
1a004bd0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
1a004bd4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1a004bd8:	bfc2      	ittt	gt
1a004bda:	ebd4 050c 	rsbsgt	r5, r4, ip
1a004bde:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a004be2:	bd70      	popgt	{r4, r5, r6, pc}
1a004be4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004be8:	f04f 0e00 	mov.w	lr, #0
1a004bec:	3c01      	subs	r4, #1
1a004bee:	e690      	b.n	1a004912 <__aeabi_dmul+0xde>
1a004bf0:	ea45 0e06 	orr.w	lr, r5, r6
1a004bf4:	e68d      	b.n	1a004912 <__aeabi_dmul+0xde>
1a004bf6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a004bfa:	ea94 0f0c 	teq	r4, ip
1a004bfe:	bf08      	it	eq
1a004c00:	ea95 0f0c 	teqeq	r5, ip
1a004c04:	f43f af3b 	beq.w	1a004a7e <__aeabi_dmul+0x24a>
1a004c08:	ea94 0f0c 	teq	r4, ip
1a004c0c:	d10a      	bne.n	1a004c24 <__aeabi_ddiv+0x19c>
1a004c0e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a004c12:	f47f af34 	bne.w	1a004a7e <__aeabi_dmul+0x24a>
1a004c16:	ea95 0f0c 	teq	r5, ip
1a004c1a:	f47f af25 	bne.w	1a004a68 <__aeabi_dmul+0x234>
1a004c1e:	4610      	mov	r0, r2
1a004c20:	4619      	mov	r1, r3
1a004c22:	e72c      	b.n	1a004a7e <__aeabi_dmul+0x24a>
1a004c24:	ea95 0f0c 	teq	r5, ip
1a004c28:	d106      	bne.n	1a004c38 <__aeabi_ddiv+0x1b0>
1a004c2a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a004c2e:	f43f aefd 	beq.w	1a004a2c <__aeabi_dmul+0x1f8>
1a004c32:	4610      	mov	r0, r2
1a004c34:	4619      	mov	r1, r3
1a004c36:	e722      	b.n	1a004a7e <__aeabi_dmul+0x24a>
1a004c38:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a004c3c:	bf18      	it	ne
1a004c3e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a004c42:	f47f aec5 	bne.w	1a0049d0 <__aeabi_dmul+0x19c>
1a004c46:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1a004c4a:	f47f af0d 	bne.w	1a004a68 <__aeabi_dmul+0x234>
1a004c4e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
1a004c52:	f47f aeeb 	bne.w	1a004a2c <__aeabi_dmul+0x1f8>
1a004c56:	e712      	b.n	1a004a7e <__aeabi_dmul+0x24a>

1a004c58 <__gedf2>:
1a004c58:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
1a004c5c:	e006      	b.n	1a004c6c <__cmpdf2+0x4>
1a004c5e:	bf00      	nop

1a004c60 <__ledf2>:
1a004c60:	f04f 0c01 	mov.w	ip, #1
1a004c64:	e002      	b.n	1a004c6c <__cmpdf2+0x4>
1a004c66:	bf00      	nop

1a004c68 <__cmpdf2>:
1a004c68:	f04f 0c01 	mov.w	ip, #1
1a004c6c:	f84d cd04 	str.w	ip, [sp, #-4]!
1a004c70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a004c74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a004c78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a004c7c:	bf18      	it	ne
1a004c7e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
1a004c82:	d01b      	beq.n	1a004cbc <__cmpdf2+0x54>
1a004c84:	b001      	add	sp, #4
1a004c86:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
1a004c8a:	bf0c      	ite	eq
1a004c8c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
1a004c90:	ea91 0f03 	teqne	r1, r3
1a004c94:	bf02      	ittt	eq
1a004c96:	ea90 0f02 	teqeq	r0, r2
1a004c9a:	2000      	moveq	r0, #0
1a004c9c:	4770      	bxeq	lr
1a004c9e:	f110 0f00 	cmn.w	r0, #0
1a004ca2:	ea91 0f03 	teq	r1, r3
1a004ca6:	bf58      	it	pl
1a004ca8:	4299      	cmppl	r1, r3
1a004caa:	bf08      	it	eq
1a004cac:	4290      	cmpeq	r0, r2
1a004cae:	bf2c      	ite	cs
1a004cb0:	17d8      	asrcs	r0, r3, #31
1a004cb2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1a004cb6:	f040 0001 	orr.w	r0, r0, #1
1a004cba:	4770      	bx	lr
1a004cbc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a004cc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a004cc4:	d102      	bne.n	1a004ccc <__cmpdf2+0x64>
1a004cc6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a004cca:	d107      	bne.n	1a004cdc <__cmpdf2+0x74>
1a004ccc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a004cd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a004cd4:	d1d6      	bne.n	1a004c84 <__cmpdf2+0x1c>
1a004cd6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a004cda:	d0d3      	beq.n	1a004c84 <__cmpdf2+0x1c>
1a004cdc:	f85d 0b04 	ldr.w	r0, [sp], #4
1a004ce0:	4770      	bx	lr
1a004ce2:	bf00      	nop

1a004ce4 <__aeabi_cdrcmple>:
1a004ce4:	4684      	mov	ip, r0
1a004ce6:	4610      	mov	r0, r2
1a004ce8:	4662      	mov	r2, ip
1a004cea:	468c      	mov	ip, r1
1a004cec:	4619      	mov	r1, r3
1a004cee:	4663      	mov	r3, ip
1a004cf0:	e000      	b.n	1a004cf4 <__aeabi_cdcmpeq>
1a004cf2:	bf00      	nop

1a004cf4 <__aeabi_cdcmpeq>:
1a004cf4:	b501      	push	{r0, lr}
1a004cf6:	f7ff ffb7 	bl	1a004c68 <__cmpdf2>
1a004cfa:	2800      	cmp	r0, #0
1a004cfc:	bf48      	it	mi
1a004cfe:	f110 0f00 	cmnmi.w	r0, #0
1a004d02:	bd01      	pop	{r0, pc}

1a004d04 <__aeabi_dcmpeq>:
1a004d04:	f84d ed08 	str.w	lr, [sp, #-8]!
1a004d08:	f7ff fff4 	bl	1a004cf4 <__aeabi_cdcmpeq>
1a004d0c:	bf0c      	ite	eq
1a004d0e:	2001      	moveq	r0, #1
1a004d10:	2000      	movne	r0, #0
1a004d12:	f85d fb08 	ldr.w	pc, [sp], #8
1a004d16:	bf00      	nop

1a004d18 <__aeabi_dcmplt>:
1a004d18:	f84d ed08 	str.w	lr, [sp, #-8]!
1a004d1c:	f7ff ffea 	bl	1a004cf4 <__aeabi_cdcmpeq>
1a004d20:	bf34      	ite	cc
1a004d22:	2001      	movcc	r0, #1
1a004d24:	2000      	movcs	r0, #0
1a004d26:	f85d fb08 	ldr.w	pc, [sp], #8
1a004d2a:	bf00      	nop

1a004d2c <__aeabi_dcmple>:
1a004d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
1a004d30:	f7ff ffe0 	bl	1a004cf4 <__aeabi_cdcmpeq>
1a004d34:	bf94      	ite	ls
1a004d36:	2001      	movls	r0, #1
1a004d38:	2000      	movhi	r0, #0
1a004d3a:	f85d fb08 	ldr.w	pc, [sp], #8
1a004d3e:	bf00      	nop

1a004d40 <__aeabi_dcmpge>:
1a004d40:	f84d ed08 	str.w	lr, [sp, #-8]!
1a004d44:	f7ff ffce 	bl	1a004ce4 <__aeabi_cdrcmple>
1a004d48:	bf94      	ite	ls
1a004d4a:	2001      	movls	r0, #1
1a004d4c:	2000      	movhi	r0, #0
1a004d4e:	f85d fb08 	ldr.w	pc, [sp], #8
1a004d52:	bf00      	nop

1a004d54 <__aeabi_dcmpgt>:
1a004d54:	f84d ed08 	str.w	lr, [sp, #-8]!
1a004d58:	f7ff ffc4 	bl	1a004ce4 <__aeabi_cdrcmple>
1a004d5c:	bf34      	ite	cc
1a004d5e:	2001      	movcc	r0, #1
1a004d60:	2000      	movcs	r0, #0
1a004d62:	f85d fb08 	ldr.w	pc, [sp], #8
1a004d66:	bf00      	nop

1a004d68 <__aeabi_d2iz>:
1a004d68:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a004d6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a004d70:	d215      	bcs.n	1a004d9e <__aeabi_d2iz+0x36>
1a004d72:	d511      	bpl.n	1a004d98 <__aeabi_d2iz+0x30>
1a004d74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a004d78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a004d7c:	d912      	bls.n	1a004da4 <__aeabi_d2iz+0x3c>
1a004d7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a004d82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a004d86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a004d8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a004d8e:	fa23 f002 	lsr.w	r0, r3, r2
1a004d92:	bf18      	it	ne
1a004d94:	4240      	negne	r0, r0
1a004d96:	4770      	bx	lr
1a004d98:	f04f 0000 	mov.w	r0, #0
1a004d9c:	4770      	bx	lr
1a004d9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a004da2:	d105      	bne.n	1a004db0 <__aeabi_d2iz+0x48>
1a004da4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
1a004da8:	bf08      	it	eq
1a004daa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
1a004dae:	4770      	bx	lr
1a004db0:	f04f 0000 	mov.w	r0, #0
1a004db4:	4770      	bx	lr
1a004db6:	bf00      	nop

1a004db8 <__aeabi_uldivmod>:
1a004db8:	b953      	cbnz	r3, 1a004dd0 <__aeabi_uldivmod+0x18>
1a004dba:	b94a      	cbnz	r2, 1a004dd0 <__aeabi_uldivmod+0x18>
1a004dbc:	2900      	cmp	r1, #0
1a004dbe:	bf08      	it	eq
1a004dc0:	2800      	cmpeq	r0, #0
1a004dc2:	bf1c      	itt	ne
1a004dc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a004dc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a004dcc:	f000 b974 	b.w	1a0050b8 <__aeabi_idiv0>
1a004dd0:	f1ad 0c08 	sub.w	ip, sp, #8
1a004dd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a004dd8:	f000 f806 	bl	1a004de8 <__udivmoddi4>
1a004ddc:	f8dd e004 	ldr.w	lr, [sp, #4]
1a004de0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004de4:	b004      	add	sp, #16
1a004de6:	4770      	bx	lr

1a004de8 <__udivmoddi4>:
1a004de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004dec:	9e08      	ldr	r6, [sp, #32]
1a004dee:	4604      	mov	r4, r0
1a004df0:	4688      	mov	r8, r1
1a004df2:	2b00      	cmp	r3, #0
1a004df4:	f040 8085 	bne.w	1a004f02 <__udivmoddi4+0x11a>
1a004df8:	428a      	cmp	r2, r1
1a004dfa:	4615      	mov	r5, r2
1a004dfc:	d948      	bls.n	1a004e90 <__udivmoddi4+0xa8>
1a004dfe:	fab2 f282 	clz	r2, r2
1a004e02:	b14a      	cbz	r2, 1a004e18 <__udivmoddi4+0x30>
1a004e04:	f1c2 0720 	rsb	r7, r2, #32
1a004e08:	fa01 f302 	lsl.w	r3, r1, r2
1a004e0c:	fa20 f707 	lsr.w	r7, r0, r7
1a004e10:	4095      	lsls	r5, r2
1a004e12:	ea47 0803 	orr.w	r8, r7, r3
1a004e16:	4094      	lsls	r4, r2
1a004e18:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004e1c:	0c23      	lsrs	r3, r4, #16
1a004e1e:	fbb8 f7fe 	udiv	r7, r8, lr
1a004e22:	fa1f fc85 	uxth.w	ip, r5
1a004e26:	fb0e 8817 	mls	r8, lr, r7, r8
1a004e2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a004e2e:	fb07 f10c 	mul.w	r1, r7, ip
1a004e32:	4299      	cmp	r1, r3
1a004e34:	d909      	bls.n	1a004e4a <__udivmoddi4+0x62>
1a004e36:	18eb      	adds	r3, r5, r3
1a004e38:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a004e3c:	f080 80e3 	bcs.w	1a005006 <__udivmoddi4+0x21e>
1a004e40:	4299      	cmp	r1, r3
1a004e42:	f240 80e0 	bls.w	1a005006 <__udivmoddi4+0x21e>
1a004e46:	3f02      	subs	r7, #2
1a004e48:	442b      	add	r3, r5
1a004e4a:	1a5b      	subs	r3, r3, r1
1a004e4c:	b2a4      	uxth	r4, r4
1a004e4e:	fbb3 f0fe 	udiv	r0, r3, lr
1a004e52:	fb0e 3310 	mls	r3, lr, r0, r3
1a004e56:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a004e5a:	fb00 fc0c 	mul.w	ip, r0, ip
1a004e5e:	45a4      	cmp	ip, r4
1a004e60:	d909      	bls.n	1a004e76 <__udivmoddi4+0x8e>
1a004e62:	192c      	adds	r4, r5, r4
1a004e64:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004e68:	f080 80cb 	bcs.w	1a005002 <__udivmoddi4+0x21a>
1a004e6c:	45a4      	cmp	ip, r4
1a004e6e:	f240 80c8 	bls.w	1a005002 <__udivmoddi4+0x21a>
1a004e72:	3802      	subs	r0, #2
1a004e74:	442c      	add	r4, r5
1a004e76:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a004e7a:	eba4 040c 	sub.w	r4, r4, ip
1a004e7e:	2700      	movs	r7, #0
1a004e80:	b11e      	cbz	r6, 1a004e8a <__udivmoddi4+0xa2>
1a004e82:	40d4      	lsrs	r4, r2
1a004e84:	2300      	movs	r3, #0
1a004e86:	e9c6 4300 	strd	r4, r3, [r6]
1a004e8a:	4639      	mov	r1, r7
1a004e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004e90:	2a00      	cmp	r2, #0
1a004e92:	d053      	beq.n	1a004f3c <__udivmoddi4+0x154>
1a004e94:	fab2 f282 	clz	r2, r2
1a004e98:	2a00      	cmp	r2, #0
1a004e9a:	f040 80b6 	bne.w	1a00500a <__udivmoddi4+0x222>
1a004e9e:	1b49      	subs	r1, r1, r5
1a004ea0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004ea4:	fa1f f885 	uxth.w	r8, r5
1a004ea8:	2701      	movs	r7, #1
1a004eaa:	fbb1 fcfe 	udiv	ip, r1, lr
1a004eae:	0c23      	lsrs	r3, r4, #16
1a004eb0:	fb0e 111c 	mls	r1, lr, ip, r1
1a004eb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a004eb8:	fb08 f10c 	mul.w	r1, r8, ip
1a004ebc:	4299      	cmp	r1, r3
1a004ebe:	d907      	bls.n	1a004ed0 <__udivmoddi4+0xe8>
1a004ec0:	18eb      	adds	r3, r5, r3
1a004ec2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a004ec6:	d202      	bcs.n	1a004ece <__udivmoddi4+0xe6>
1a004ec8:	4299      	cmp	r1, r3
1a004eca:	f200 80ec 	bhi.w	1a0050a6 <__udivmoddi4+0x2be>
1a004ece:	4684      	mov	ip, r0
1a004ed0:	1a59      	subs	r1, r3, r1
1a004ed2:	b2a3      	uxth	r3, r4
1a004ed4:	fbb1 f0fe 	udiv	r0, r1, lr
1a004ed8:	fb0e 1410 	mls	r4, lr, r0, r1
1a004edc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a004ee0:	fb08 f800 	mul.w	r8, r8, r0
1a004ee4:	45a0      	cmp	r8, r4
1a004ee6:	d907      	bls.n	1a004ef8 <__udivmoddi4+0x110>
1a004ee8:	192c      	adds	r4, r5, r4
1a004eea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004eee:	d202      	bcs.n	1a004ef6 <__udivmoddi4+0x10e>
1a004ef0:	45a0      	cmp	r8, r4
1a004ef2:	f200 80dc 	bhi.w	1a0050ae <__udivmoddi4+0x2c6>
1a004ef6:	4618      	mov	r0, r3
1a004ef8:	eba4 0408 	sub.w	r4, r4, r8
1a004efc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a004f00:	e7be      	b.n	1a004e80 <__udivmoddi4+0x98>
1a004f02:	428b      	cmp	r3, r1
1a004f04:	d908      	bls.n	1a004f18 <__udivmoddi4+0x130>
1a004f06:	2e00      	cmp	r6, #0
1a004f08:	d078      	beq.n	1a004ffc <__udivmoddi4+0x214>
1a004f0a:	2700      	movs	r7, #0
1a004f0c:	e9c6 0100 	strd	r0, r1, [r6]
1a004f10:	4638      	mov	r0, r7
1a004f12:	4639      	mov	r1, r7
1a004f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004f18:	fab3 f783 	clz	r7, r3
1a004f1c:	b97f      	cbnz	r7, 1a004f3e <__udivmoddi4+0x156>
1a004f1e:	428b      	cmp	r3, r1
1a004f20:	d302      	bcc.n	1a004f28 <__udivmoddi4+0x140>
1a004f22:	4282      	cmp	r2, r0
1a004f24:	f200 80bd 	bhi.w	1a0050a2 <__udivmoddi4+0x2ba>
1a004f28:	1a84      	subs	r4, r0, r2
1a004f2a:	eb61 0303 	sbc.w	r3, r1, r3
1a004f2e:	2001      	movs	r0, #1
1a004f30:	4698      	mov	r8, r3
1a004f32:	2e00      	cmp	r6, #0
1a004f34:	d0a9      	beq.n	1a004e8a <__udivmoddi4+0xa2>
1a004f36:	e9c6 4800 	strd	r4, r8, [r6]
1a004f3a:	e7a6      	b.n	1a004e8a <__udivmoddi4+0xa2>
1a004f3c:	deff      	udf	#255	; 0xff
1a004f3e:	f1c7 0520 	rsb	r5, r7, #32
1a004f42:	40bb      	lsls	r3, r7
1a004f44:	fa22 fc05 	lsr.w	ip, r2, r5
1a004f48:	ea4c 0c03 	orr.w	ip, ip, r3
1a004f4c:	fa01 f407 	lsl.w	r4, r1, r7
1a004f50:	fa20 f805 	lsr.w	r8, r0, r5
1a004f54:	fa21 f305 	lsr.w	r3, r1, r5
1a004f58:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a004f5c:	ea48 0404 	orr.w	r4, r8, r4
1a004f60:	fbb3 f9fe 	udiv	r9, r3, lr
1a004f64:	0c21      	lsrs	r1, r4, #16
1a004f66:	fb0e 3319 	mls	r3, lr, r9, r3
1a004f6a:	fa1f f88c 	uxth.w	r8, ip
1a004f6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a004f72:	fb09 fa08 	mul.w	sl, r9, r8
1a004f76:	459a      	cmp	sl, r3
1a004f78:	fa02 f207 	lsl.w	r2, r2, r7
1a004f7c:	fa00 f107 	lsl.w	r1, r0, r7
1a004f80:	d90b      	bls.n	1a004f9a <__udivmoddi4+0x1b2>
1a004f82:	eb1c 0303 	adds.w	r3, ip, r3
1a004f86:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a004f8a:	f080 8088 	bcs.w	1a00509e <__udivmoddi4+0x2b6>
1a004f8e:	459a      	cmp	sl, r3
1a004f90:	f240 8085 	bls.w	1a00509e <__udivmoddi4+0x2b6>
1a004f94:	f1a9 0902 	sub.w	r9, r9, #2
1a004f98:	4463      	add	r3, ip
1a004f9a:	eba3 030a 	sub.w	r3, r3, sl
1a004f9e:	b2a4      	uxth	r4, r4
1a004fa0:	fbb3 f0fe 	udiv	r0, r3, lr
1a004fa4:	fb0e 3310 	mls	r3, lr, r0, r3
1a004fa8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a004fac:	fb00 f808 	mul.w	r8, r0, r8
1a004fb0:	45a0      	cmp	r8, r4
1a004fb2:	d908      	bls.n	1a004fc6 <__udivmoddi4+0x1de>
1a004fb4:	eb1c 0404 	adds.w	r4, ip, r4
1a004fb8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004fbc:	d26b      	bcs.n	1a005096 <__udivmoddi4+0x2ae>
1a004fbe:	45a0      	cmp	r8, r4
1a004fc0:	d969      	bls.n	1a005096 <__udivmoddi4+0x2ae>
1a004fc2:	3802      	subs	r0, #2
1a004fc4:	4464      	add	r4, ip
1a004fc6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a004fca:	eba4 0408 	sub.w	r4, r4, r8
1a004fce:	fba0 8902 	umull	r8, r9, r0, r2
1a004fd2:	454c      	cmp	r4, r9
1a004fd4:	46c6      	mov	lr, r8
1a004fd6:	464b      	mov	r3, r9
1a004fd8:	d354      	bcc.n	1a005084 <__udivmoddi4+0x29c>
1a004fda:	d051      	beq.n	1a005080 <__udivmoddi4+0x298>
1a004fdc:	2e00      	cmp	r6, #0
1a004fde:	d069      	beq.n	1a0050b4 <__udivmoddi4+0x2cc>
1a004fe0:	ebb1 020e 	subs.w	r2, r1, lr
1a004fe4:	eb64 0403 	sbc.w	r4, r4, r3
1a004fe8:	fa04 f505 	lsl.w	r5, r4, r5
1a004fec:	fa22 f307 	lsr.w	r3, r2, r7
1a004ff0:	40fc      	lsrs	r4, r7
1a004ff2:	431d      	orrs	r5, r3
1a004ff4:	e9c6 5400 	strd	r5, r4, [r6]
1a004ff8:	2700      	movs	r7, #0
1a004ffa:	e746      	b.n	1a004e8a <__udivmoddi4+0xa2>
1a004ffc:	4637      	mov	r7, r6
1a004ffe:	4630      	mov	r0, r6
1a005000:	e743      	b.n	1a004e8a <__udivmoddi4+0xa2>
1a005002:	4618      	mov	r0, r3
1a005004:	e737      	b.n	1a004e76 <__udivmoddi4+0x8e>
1a005006:	4607      	mov	r7, r0
1a005008:	e71f      	b.n	1a004e4a <__udivmoddi4+0x62>
1a00500a:	f1c2 0320 	rsb	r3, r2, #32
1a00500e:	fa20 f703 	lsr.w	r7, r0, r3
1a005012:	4095      	lsls	r5, r2
1a005014:	fa01 f002 	lsl.w	r0, r1, r2
1a005018:	fa21 f303 	lsr.w	r3, r1, r3
1a00501c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a005020:	4338      	orrs	r0, r7
1a005022:	0c01      	lsrs	r1, r0, #16
1a005024:	fbb3 f7fe 	udiv	r7, r3, lr
1a005028:	fa1f f885 	uxth.w	r8, r5
1a00502c:	fb0e 3317 	mls	r3, lr, r7, r3
1a005030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a005034:	fb07 f308 	mul.w	r3, r7, r8
1a005038:	428b      	cmp	r3, r1
1a00503a:	fa04 f402 	lsl.w	r4, r4, r2
1a00503e:	d907      	bls.n	1a005050 <__udivmoddi4+0x268>
1a005040:	1869      	adds	r1, r5, r1
1a005042:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a005046:	d228      	bcs.n	1a00509a <__udivmoddi4+0x2b2>
1a005048:	428b      	cmp	r3, r1
1a00504a:	d926      	bls.n	1a00509a <__udivmoddi4+0x2b2>
1a00504c:	3f02      	subs	r7, #2
1a00504e:	4429      	add	r1, r5
1a005050:	1acb      	subs	r3, r1, r3
1a005052:	b281      	uxth	r1, r0
1a005054:	fbb3 f0fe 	udiv	r0, r3, lr
1a005058:	fb0e 3310 	mls	r3, lr, r0, r3
1a00505c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a005060:	fb00 f308 	mul.w	r3, r0, r8
1a005064:	428b      	cmp	r3, r1
1a005066:	d907      	bls.n	1a005078 <__udivmoddi4+0x290>
1a005068:	1869      	adds	r1, r5, r1
1a00506a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a00506e:	d210      	bcs.n	1a005092 <__udivmoddi4+0x2aa>
1a005070:	428b      	cmp	r3, r1
1a005072:	d90e      	bls.n	1a005092 <__udivmoddi4+0x2aa>
1a005074:	3802      	subs	r0, #2
1a005076:	4429      	add	r1, r5
1a005078:	1ac9      	subs	r1, r1, r3
1a00507a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a00507e:	e714      	b.n	1a004eaa <__udivmoddi4+0xc2>
1a005080:	4541      	cmp	r1, r8
1a005082:	d2ab      	bcs.n	1a004fdc <__udivmoddi4+0x1f4>
1a005084:	ebb8 0e02 	subs.w	lr, r8, r2
1a005088:	eb69 020c 	sbc.w	r2, r9, ip
1a00508c:	3801      	subs	r0, #1
1a00508e:	4613      	mov	r3, r2
1a005090:	e7a4      	b.n	1a004fdc <__udivmoddi4+0x1f4>
1a005092:	4660      	mov	r0, ip
1a005094:	e7f0      	b.n	1a005078 <__udivmoddi4+0x290>
1a005096:	4618      	mov	r0, r3
1a005098:	e795      	b.n	1a004fc6 <__udivmoddi4+0x1de>
1a00509a:	4667      	mov	r7, ip
1a00509c:	e7d8      	b.n	1a005050 <__udivmoddi4+0x268>
1a00509e:	4681      	mov	r9, r0
1a0050a0:	e77b      	b.n	1a004f9a <__udivmoddi4+0x1b2>
1a0050a2:	4638      	mov	r0, r7
1a0050a4:	e745      	b.n	1a004f32 <__udivmoddi4+0x14a>
1a0050a6:	f1ac 0c02 	sub.w	ip, ip, #2
1a0050aa:	442b      	add	r3, r5
1a0050ac:	e710      	b.n	1a004ed0 <__udivmoddi4+0xe8>
1a0050ae:	3802      	subs	r0, #2
1a0050b0:	442c      	add	r4, r5
1a0050b2:	e721      	b.n	1a004ef8 <__udivmoddi4+0x110>
1a0050b4:	4637      	mov	r7, r6
1a0050b6:	e6e8      	b.n	1a004e8a <__udivmoddi4+0xa2>

1a0050b8 <__aeabi_idiv0>:
1a0050b8:	4770      	bx	lr
1a0050ba:	bf00      	nop

1a0050bc <__libc_init_array>:
1a0050bc:	b570      	push	{r4, r5, r6, lr}
1a0050be:	4d0d      	ldr	r5, [pc, #52]	; (1a0050f4 <__libc_init_array+0x38>)
1a0050c0:	4c0d      	ldr	r4, [pc, #52]	; (1a0050f8 <__libc_init_array+0x3c>)
1a0050c2:	1b64      	subs	r4, r4, r5
1a0050c4:	10a4      	asrs	r4, r4, #2
1a0050c6:	2600      	movs	r6, #0
1a0050c8:	42a6      	cmp	r6, r4
1a0050ca:	d109      	bne.n	1a0050e0 <__libc_init_array+0x24>
1a0050cc:	4d0b      	ldr	r5, [pc, #44]	; (1a0050fc <__libc_init_array+0x40>)
1a0050ce:	4c0c      	ldr	r4, [pc, #48]	; (1a005100 <__libc_init_array+0x44>)
1a0050d0:	f7fc fe37 	bl	1a001d42 <_init>
1a0050d4:	1b64      	subs	r4, r4, r5
1a0050d6:	10a4      	asrs	r4, r4, #2
1a0050d8:	2600      	movs	r6, #0
1a0050da:	42a6      	cmp	r6, r4
1a0050dc:	d105      	bne.n	1a0050ea <__libc_init_array+0x2e>
1a0050de:	bd70      	pop	{r4, r5, r6, pc}
1a0050e0:	f855 3b04 	ldr.w	r3, [r5], #4
1a0050e4:	4798      	blx	r3
1a0050e6:	3601      	adds	r6, #1
1a0050e8:	e7ee      	b.n	1a0050c8 <__libc_init_array+0xc>
1a0050ea:	f855 3b04 	ldr.w	r3, [r5], #4
1a0050ee:	4798      	blx	r3
1a0050f0:	3601      	adds	r6, #1
1a0050f2:	e7f2      	b.n	1a0050da <__libc_init_array+0x1e>
1a0050f4:	1a006034 	.word	0x1a006034
1a0050f8:	1a006034 	.word	0x1a006034
1a0050fc:	1a006034 	.word	0x1a006034
1a005100:	1a006038 	.word	0x1a006038

1a005104 <__retarget_lock_acquire_recursive>:
1a005104:	4770      	bx	lr

1a005106 <__retarget_lock_release_recursive>:
1a005106:	4770      	bx	lr

1a005108 <memcpy>:
1a005108:	440a      	add	r2, r1
1a00510a:	4291      	cmp	r1, r2
1a00510c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a005110:	d100      	bne.n	1a005114 <memcpy+0xc>
1a005112:	4770      	bx	lr
1a005114:	b510      	push	{r4, lr}
1a005116:	f811 4b01 	ldrb.w	r4, [r1], #1
1a00511a:	f803 4f01 	strb.w	r4, [r3, #1]!
1a00511e:	4291      	cmp	r1, r2
1a005120:	d1f9      	bne.n	1a005116 <memcpy+0xe>
1a005122:	bd10      	pop	{r4, pc}

1a005124 <memset>:
1a005124:	4402      	add	r2, r0
1a005126:	4603      	mov	r3, r0
1a005128:	4293      	cmp	r3, r2
1a00512a:	d100      	bne.n	1a00512e <memset+0xa>
1a00512c:	4770      	bx	lr
1a00512e:	f803 1b01 	strb.w	r1, [r3], #1
1a005132:	e7f9      	b.n	1a005128 <memset+0x4>

1a005134 <_free_r>:
1a005134:	b538      	push	{r3, r4, r5, lr}
1a005136:	4605      	mov	r5, r0
1a005138:	2900      	cmp	r1, #0
1a00513a:	d045      	beq.n	1a0051c8 <_free_r+0x94>
1a00513c:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a005140:	1f0c      	subs	r4, r1, #4
1a005142:	2b00      	cmp	r3, #0
1a005144:	bfb8      	it	lt
1a005146:	18e4      	addlt	r4, r4, r3
1a005148:	f000 facc 	bl	1a0056e4 <__malloc_lock>
1a00514c:	4a1f      	ldr	r2, [pc, #124]	; (1a0051cc <_free_r+0x98>)
1a00514e:	6813      	ldr	r3, [r2, #0]
1a005150:	4610      	mov	r0, r2
1a005152:	b933      	cbnz	r3, 1a005162 <_free_r+0x2e>
1a005154:	6063      	str	r3, [r4, #4]
1a005156:	6014      	str	r4, [r2, #0]
1a005158:	4628      	mov	r0, r5
1a00515a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00515e:	f000 bac7 	b.w	1a0056f0 <__malloc_unlock>
1a005162:	42a3      	cmp	r3, r4
1a005164:	d90c      	bls.n	1a005180 <_free_r+0x4c>
1a005166:	6821      	ldr	r1, [r4, #0]
1a005168:	1862      	adds	r2, r4, r1
1a00516a:	4293      	cmp	r3, r2
1a00516c:	bf04      	itt	eq
1a00516e:	681a      	ldreq	r2, [r3, #0]
1a005170:	685b      	ldreq	r3, [r3, #4]
1a005172:	6063      	str	r3, [r4, #4]
1a005174:	bf04      	itt	eq
1a005176:	1852      	addeq	r2, r2, r1
1a005178:	6022      	streq	r2, [r4, #0]
1a00517a:	6004      	str	r4, [r0, #0]
1a00517c:	e7ec      	b.n	1a005158 <_free_r+0x24>
1a00517e:	4613      	mov	r3, r2
1a005180:	685a      	ldr	r2, [r3, #4]
1a005182:	b10a      	cbz	r2, 1a005188 <_free_r+0x54>
1a005184:	42a2      	cmp	r2, r4
1a005186:	d9fa      	bls.n	1a00517e <_free_r+0x4a>
1a005188:	6819      	ldr	r1, [r3, #0]
1a00518a:	1858      	adds	r0, r3, r1
1a00518c:	42a0      	cmp	r0, r4
1a00518e:	d10b      	bne.n	1a0051a8 <_free_r+0x74>
1a005190:	6820      	ldr	r0, [r4, #0]
1a005192:	4401      	add	r1, r0
1a005194:	1858      	adds	r0, r3, r1
1a005196:	4282      	cmp	r2, r0
1a005198:	6019      	str	r1, [r3, #0]
1a00519a:	d1dd      	bne.n	1a005158 <_free_r+0x24>
1a00519c:	6810      	ldr	r0, [r2, #0]
1a00519e:	6852      	ldr	r2, [r2, #4]
1a0051a0:	605a      	str	r2, [r3, #4]
1a0051a2:	4401      	add	r1, r0
1a0051a4:	6019      	str	r1, [r3, #0]
1a0051a6:	e7d7      	b.n	1a005158 <_free_r+0x24>
1a0051a8:	d902      	bls.n	1a0051b0 <_free_r+0x7c>
1a0051aa:	230c      	movs	r3, #12
1a0051ac:	602b      	str	r3, [r5, #0]
1a0051ae:	e7d3      	b.n	1a005158 <_free_r+0x24>
1a0051b0:	6820      	ldr	r0, [r4, #0]
1a0051b2:	1821      	adds	r1, r4, r0
1a0051b4:	428a      	cmp	r2, r1
1a0051b6:	bf04      	itt	eq
1a0051b8:	6811      	ldreq	r1, [r2, #0]
1a0051ba:	6852      	ldreq	r2, [r2, #4]
1a0051bc:	6062      	str	r2, [r4, #4]
1a0051be:	bf04      	itt	eq
1a0051c0:	1809      	addeq	r1, r1, r0
1a0051c2:	6021      	streq	r1, [r4, #0]
1a0051c4:	605c      	str	r4, [r3, #4]
1a0051c6:	e7c7      	b.n	1a005158 <_free_r+0x24>
1a0051c8:	bd38      	pop	{r3, r4, r5, pc}
1a0051ca:	bf00      	nop
1a0051cc:	10000cd0 	.word	0x10000cd0

1a0051d0 <_malloc_r>:
1a0051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0051d2:	1ccd      	adds	r5, r1, #3
1a0051d4:	f025 0503 	bic.w	r5, r5, #3
1a0051d8:	3508      	adds	r5, #8
1a0051da:	2d0c      	cmp	r5, #12
1a0051dc:	bf38      	it	cc
1a0051de:	250c      	movcc	r5, #12
1a0051e0:	2d00      	cmp	r5, #0
1a0051e2:	4606      	mov	r6, r0
1a0051e4:	db01      	blt.n	1a0051ea <_malloc_r+0x1a>
1a0051e6:	42a9      	cmp	r1, r5
1a0051e8:	d903      	bls.n	1a0051f2 <_malloc_r+0x22>
1a0051ea:	230c      	movs	r3, #12
1a0051ec:	6033      	str	r3, [r6, #0]
1a0051ee:	2000      	movs	r0, #0
1a0051f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0051f2:	f000 fa77 	bl	1a0056e4 <__malloc_lock>
1a0051f6:	4921      	ldr	r1, [pc, #132]	; (1a00527c <_malloc_r+0xac>)
1a0051f8:	680a      	ldr	r2, [r1, #0]
1a0051fa:	4614      	mov	r4, r2
1a0051fc:	b99c      	cbnz	r4, 1a005226 <_malloc_r+0x56>
1a0051fe:	4f20      	ldr	r7, [pc, #128]	; (1a005280 <_malloc_r+0xb0>)
1a005200:	683b      	ldr	r3, [r7, #0]
1a005202:	b923      	cbnz	r3, 1a00520e <_malloc_r+0x3e>
1a005204:	4621      	mov	r1, r4
1a005206:	4630      	mov	r0, r6
1a005208:	f7fc fd9c 	bl	1a001d44 <_sbrk_r>
1a00520c:	6038      	str	r0, [r7, #0]
1a00520e:	4629      	mov	r1, r5
1a005210:	4630      	mov	r0, r6
1a005212:	f7fc fd97 	bl	1a001d44 <_sbrk_r>
1a005216:	1c43      	adds	r3, r0, #1
1a005218:	d123      	bne.n	1a005262 <_malloc_r+0x92>
1a00521a:	230c      	movs	r3, #12
1a00521c:	6033      	str	r3, [r6, #0]
1a00521e:	4630      	mov	r0, r6
1a005220:	f000 fa66 	bl	1a0056f0 <__malloc_unlock>
1a005224:	e7e3      	b.n	1a0051ee <_malloc_r+0x1e>
1a005226:	6823      	ldr	r3, [r4, #0]
1a005228:	1b5b      	subs	r3, r3, r5
1a00522a:	d417      	bmi.n	1a00525c <_malloc_r+0x8c>
1a00522c:	2b0b      	cmp	r3, #11
1a00522e:	d903      	bls.n	1a005238 <_malloc_r+0x68>
1a005230:	6023      	str	r3, [r4, #0]
1a005232:	441c      	add	r4, r3
1a005234:	6025      	str	r5, [r4, #0]
1a005236:	e004      	b.n	1a005242 <_malloc_r+0x72>
1a005238:	6863      	ldr	r3, [r4, #4]
1a00523a:	42a2      	cmp	r2, r4
1a00523c:	bf0c      	ite	eq
1a00523e:	600b      	streq	r3, [r1, #0]
1a005240:	6053      	strne	r3, [r2, #4]
1a005242:	4630      	mov	r0, r6
1a005244:	f000 fa54 	bl	1a0056f0 <__malloc_unlock>
1a005248:	f104 000b 	add.w	r0, r4, #11
1a00524c:	1d23      	adds	r3, r4, #4
1a00524e:	f020 0007 	bic.w	r0, r0, #7
1a005252:	1ac2      	subs	r2, r0, r3
1a005254:	d0cc      	beq.n	1a0051f0 <_malloc_r+0x20>
1a005256:	1a1b      	subs	r3, r3, r0
1a005258:	50a3      	str	r3, [r4, r2]
1a00525a:	e7c9      	b.n	1a0051f0 <_malloc_r+0x20>
1a00525c:	4622      	mov	r2, r4
1a00525e:	6864      	ldr	r4, [r4, #4]
1a005260:	e7cc      	b.n	1a0051fc <_malloc_r+0x2c>
1a005262:	1cc4      	adds	r4, r0, #3
1a005264:	f024 0403 	bic.w	r4, r4, #3
1a005268:	42a0      	cmp	r0, r4
1a00526a:	d0e3      	beq.n	1a005234 <_malloc_r+0x64>
1a00526c:	1a21      	subs	r1, r4, r0
1a00526e:	4630      	mov	r0, r6
1a005270:	f7fc fd68 	bl	1a001d44 <_sbrk_r>
1a005274:	3001      	adds	r0, #1
1a005276:	d1dd      	bne.n	1a005234 <_malloc_r+0x64>
1a005278:	e7cf      	b.n	1a00521a <_malloc_r+0x4a>
1a00527a:	bf00      	nop
1a00527c:	10000cd0 	.word	0x10000cd0
1a005280:	10000cd4 	.word	0x10000cd4

1a005284 <_printf_common>:
1a005284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a005288:	4691      	mov	r9, r2
1a00528a:	461f      	mov	r7, r3
1a00528c:	688a      	ldr	r2, [r1, #8]
1a00528e:	690b      	ldr	r3, [r1, #16]
1a005290:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a005294:	4293      	cmp	r3, r2
1a005296:	bfb8      	it	lt
1a005298:	4613      	movlt	r3, r2
1a00529a:	f8c9 3000 	str.w	r3, [r9]
1a00529e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0052a2:	4606      	mov	r6, r0
1a0052a4:	460c      	mov	r4, r1
1a0052a6:	b112      	cbz	r2, 1a0052ae <_printf_common+0x2a>
1a0052a8:	3301      	adds	r3, #1
1a0052aa:	f8c9 3000 	str.w	r3, [r9]
1a0052ae:	6823      	ldr	r3, [r4, #0]
1a0052b0:	0699      	lsls	r1, r3, #26
1a0052b2:	bf42      	ittt	mi
1a0052b4:	f8d9 3000 	ldrmi.w	r3, [r9]
1a0052b8:	3302      	addmi	r3, #2
1a0052ba:	f8c9 3000 	strmi.w	r3, [r9]
1a0052be:	6825      	ldr	r5, [r4, #0]
1a0052c0:	f015 0506 	ands.w	r5, r5, #6
1a0052c4:	d107      	bne.n	1a0052d6 <_printf_common+0x52>
1a0052c6:	f104 0a19 	add.w	sl, r4, #25
1a0052ca:	68e3      	ldr	r3, [r4, #12]
1a0052cc:	f8d9 2000 	ldr.w	r2, [r9]
1a0052d0:	1a9b      	subs	r3, r3, r2
1a0052d2:	42ab      	cmp	r3, r5
1a0052d4:	dc28      	bgt.n	1a005328 <_printf_common+0xa4>
1a0052d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a0052da:	6822      	ldr	r2, [r4, #0]
1a0052dc:	3300      	adds	r3, #0
1a0052de:	bf18      	it	ne
1a0052e0:	2301      	movne	r3, #1
1a0052e2:	0692      	lsls	r2, r2, #26
1a0052e4:	d42d      	bmi.n	1a005342 <_printf_common+0xbe>
1a0052e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a0052ea:	4639      	mov	r1, r7
1a0052ec:	4630      	mov	r0, r6
1a0052ee:	47c0      	blx	r8
1a0052f0:	3001      	adds	r0, #1
1a0052f2:	d020      	beq.n	1a005336 <_printf_common+0xb2>
1a0052f4:	6823      	ldr	r3, [r4, #0]
1a0052f6:	68e5      	ldr	r5, [r4, #12]
1a0052f8:	f8d9 2000 	ldr.w	r2, [r9]
1a0052fc:	f003 0306 	and.w	r3, r3, #6
1a005300:	2b04      	cmp	r3, #4
1a005302:	bf08      	it	eq
1a005304:	1aad      	subeq	r5, r5, r2
1a005306:	68a3      	ldr	r3, [r4, #8]
1a005308:	6922      	ldr	r2, [r4, #16]
1a00530a:	bf0c      	ite	eq
1a00530c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a005310:	2500      	movne	r5, #0
1a005312:	4293      	cmp	r3, r2
1a005314:	bfc4      	itt	gt
1a005316:	1a9b      	subgt	r3, r3, r2
1a005318:	18ed      	addgt	r5, r5, r3
1a00531a:	f04f 0900 	mov.w	r9, #0
1a00531e:	341a      	adds	r4, #26
1a005320:	454d      	cmp	r5, r9
1a005322:	d11a      	bne.n	1a00535a <_printf_common+0xd6>
1a005324:	2000      	movs	r0, #0
1a005326:	e008      	b.n	1a00533a <_printf_common+0xb6>
1a005328:	2301      	movs	r3, #1
1a00532a:	4652      	mov	r2, sl
1a00532c:	4639      	mov	r1, r7
1a00532e:	4630      	mov	r0, r6
1a005330:	47c0      	blx	r8
1a005332:	3001      	adds	r0, #1
1a005334:	d103      	bne.n	1a00533e <_printf_common+0xba>
1a005336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00533a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00533e:	3501      	adds	r5, #1
1a005340:	e7c3      	b.n	1a0052ca <_printf_common+0x46>
1a005342:	18e1      	adds	r1, r4, r3
1a005344:	1c5a      	adds	r2, r3, #1
1a005346:	2030      	movs	r0, #48	; 0x30
1a005348:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a00534c:	4422      	add	r2, r4
1a00534e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a005352:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a005356:	3302      	adds	r3, #2
1a005358:	e7c5      	b.n	1a0052e6 <_printf_common+0x62>
1a00535a:	2301      	movs	r3, #1
1a00535c:	4622      	mov	r2, r4
1a00535e:	4639      	mov	r1, r7
1a005360:	4630      	mov	r0, r6
1a005362:	47c0      	blx	r8
1a005364:	3001      	adds	r0, #1
1a005366:	d0e6      	beq.n	1a005336 <_printf_common+0xb2>
1a005368:	f109 0901 	add.w	r9, r9, #1
1a00536c:	e7d8      	b.n	1a005320 <_printf_common+0x9c>
1a00536e:	Address 0x000000001a00536e is out of bounds.


1a005370 <_printf_i>:
1a005370:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a005374:	4606      	mov	r6, r0
1a005376:	460c      	mov	r4, r1
1a005378:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a00537c:	7e09      	ldrb	r1, [r1, #24]
1a00537e:	b085      	sub	sp, #20
1a005380:	296e      	cmp	r1, #110	; 0x6e
1a005382:	4698      	mov	r8, r3
1a005384:	4617      	mov	r7, r2
1a005386:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a005388:	f000 80ba 	beq.w	1a005500 <_printf_i+0x190>
1a00538c:	d824      	bhi.n	1a0053d8 <_printf_i+0x68>
1a00538e:	2963      	cmp	r1, #99	; 0x63
1a005390:	d039      	beq.n	1a005406 <_printf_i+0x96>
1a005392:	d80a      	bhi.n	1a0053aa <_printf_i+0x3a>
1a005394:	2900      	cmp	r1, #0
1a005396:	f000 80c3 	beq.w	1a005520 <_printf_i+0x1b0>
1a00539a:	2958      	cmp	r1, #88	; 0x58
1a00539c:	f000 8091 	beq.w	1a0054c2 <_printf_i+0x152>
1a0053a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0053a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0053a8:	e035      	b.n	1a005416 <_printf_i+0xa6>
1a0053aa:	2964      	cmp	r1, #100	; 0x64
1a0053ac:	d001      	beq.n	1a0053b2 <_printf_i+0x42>
1a0053ae:	2969      	cmp	r1, #105	; 0x69
1a0053b0:	d1f6      	bne.n	1a0053a0 <_printf_i+0x30>
1a0053b2:	6825      	ldr	r5, [r4, #0]
1a0053b4:	681a      	ldr	r2, [r3, #0]
1a0053b6:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0053ba:	f102 0104 	add.w	r1, r2, #4
1a0053be:	d02c      	beq.n	1a00541a <_printf_i+0xaa>
1a0053c0:	6812      	ldr	r2, [r2, #0]
1a0053c2:	6019      	str	r1, [r3, #0]
1a0053c4:	2a00      	cmp	r2, #0
1a0053c6:	da03      	bge.n	1a0053d0 <_printf_i+0x60>
1a0053c8:	232d      	movs	r3, #45	; 0x2d
1a0053ca:	4252      	negs	r2, r2
1a0053cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a0053d0:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a005590 <_printf_i+0x220>
1a0053d4:	230a      	movs	r3, #10
1a0053d6:	e03f      	b.n	1a005458 <_printf_i+0xe8>
1a0053d8:	2973      	cmp	r1, #115	; 0x73
1a0053da:	f000 80a5 	beq.w	1a005528 <_printf_i+0x1b8>
1a0053de:	d808      	bhi.n	1a0053f2 <_printf_i+0x82>
1a0053e0:	296f      	cmp	r1, #111	; 0x6f
1a0053e2:	d021      	beq.n	1a005428 <_printf_i+0xb8>
1a0053e4:	2970      	cmp	r1, #112	; 0x70
1a0053e6:	d1db      	bne.n	1a0053a0 <_printf_i+0x30>
1a0053e8:	6822      	ldr	r2, [r4, #0]
1a0053ea:	f042 0220 	orr.w	r2, r2, #32
1a0053ee:	6022      	str	r2, [r4, #0]
1a0053f0:	e003      	b.n	1a0053fa <_printf_i+0x8a>
1a0053f2:	2975      	cmp	r1, #117	; 0x75
1a0053f4:	d018      	beq.n	1a005428 <_printf_i+0xb8>
1a0053f6:	2978      	cmp	r1, #120	; 0x78
1a0053f8:	d1d2      	bne.n	1a0053a0 <_printf_i+0x30>
1a0053fa:	2278      	movs	r2, #120	; 0x78
1a0053fc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a005400:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a005594 <_printf_i+0x224>
1a005404:	e061      	b.n	1a0054ca <_printf_i+0x15a>
1a005406:	681a      	ldr	r2, [r3, #0]
1a005408:	1d11      	adds	r1, r2, #4
1a00540a:	6019      	str	r1, [r3, #0]
1a00540c:	6813      	ldr	r3, [r2, #0]
1a00540e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a005412:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a005416:	2301      	movs	r3, #1
1a005418:	e093      	b.n	1a005542 <_printf_i+0x1d2>
1a00541a:	6812      	ldr	r2, [r2, #0]
1a00541c:	6019      	str	r1, [r3, #0]
1a00541e:	f015 0f40 	tst.w	r5, #64	; 0x40
1a005422:	bf18      	it	ne
1a005424:	b212      	sxthne	r2, r2
1a005426:	e7cd      	b.n	1a0053c4 <_printf_i+0x54>
1a005428:	f8d4 c000 	ldr.w	ip, [r4]
1a00542c:	681a      	ldr	r2, [r3, #0]
1a00542e:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a005432:	f102 0504 	add.w	r5, r2, #4
1a005436:	601d      	str	r5, [r3, #0]
1a005438:	d001      	beq.n	1a00543e <_printf_i+0xce>
1a00543a:	6812      	ldr	r2, [r2, #0]
1a00543c:	e003      	b.n	1a005446 <_printf_i+0xd6>
1a00543e:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a005442:	d0fa      	beq.n	1a00543a <_printf_i+0xca>
1a005444:	8812      	ldrh	r2, [r2, #0]
1a005446:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a005590 <_printf_i+0x220>
1a00544a:	296f      	cmp	r1, #111	; 0x6f
1a00544c:	bf0c      	ite	eq
1a00544e:	2308      	moveq	r3, #8
1a005450:	230a      	movne	r3, #10
1a005452:	2100      	movs	r1, #0
1a005454:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a005458:	6865      	ldr	r5, [r4, #4]
1a00545a:	60a5      	str	r5, [r4, #8]
1a00545c:	2d00      	cmp	r5, #0
1a00545e:	bfa2      	ittt	ge
1a005460:	6821      	ldrge	r1, [r4, #0]
1a005462:	f021 0104 	bicge.w	r1, r1, #4
1a005466:	6021      	strge	r1, [r4, #0]
1a005468:	b90a      	cbnz	r2, 1a00546e <_printf_i+0xfe>
1a00546a:	2d00      	cmp	r5, #0
1a00546c:	d046      	beq.n	1a0054fc <_printf_i+0x18c>
1a00546e:	4605      	mov	r5, r0
1a005470:	fbb2 f1f3 	udiv	r1, r2, r3
1a005474:	fb03 2e11 	mls	lr, r3, r1, r2
1a005478:	4293      	cmp	r3, r2
1a00547a:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a00547e:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a005482:	d939      	bls.n	1a0054f8 <_printf_i+0x188>
1a005484:	2b08      	cmp	r3, #8
1a005486:	d10b      	bne.n	1a0054a0 <_printf_i+0x130>
1a005488:	6823      	ldr	r3, [r4, #0]
1a00548a:	07da      	lsls	r2, r3, #31
1a00548c:	d508      	bpl.n	1a0054a0 <_printf_i+0x130>
1a00548e:	6923      	ldr	r3, [r4, #16]
1a005490:	6862      	ldr	r2, [r4, #4]
1a005492:	429a      	cmp	r2, r3
1a005494:	bfde      	ittt	le
1a005496:	2330      	movle	r3, #48	; 0x30
1a005498:	f805 3c01 	strble.w	r3, [r5, #-1]
1a00549c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a0054a0:	1b40      	subs	r0, r0, r5
1a0054a2:	6120      	str	r0, [r4, #16]
1a0054a4:	f8cd 8000 	str.w	r8, [sp]
1a0054a8:	463b      	mov	r3, r7
1a0054aa:	aa03      	add	r2, sp, #12
1a0054ac:	4621      	mov	r1, r4
1a0054ae:	4630      	mov	r0, r6
1a0054b0:	f7ff fee8 	bl	1a005284 <_printf_common>
1a0054b4:	3001      	adds	r0, #1
1a0054b6:	d149      	bne.n	1a00554c <_printf_i+0x1dc>
1a0054b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0054bc:	b005      	add	sp, #20
1a0054be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0054c2:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a005590 <_printf_i+0x220>
1a0054c6:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a0054ca:	681d      	ldr	r5, [r3, #0]
1a0054cc:	6821      	ldr	r1, [r4, #0]
1a0054ce:	f855 2b04 	ldr.w	r2, [r5], #4
1a0054d2:	601d      	str	r5, [r3, #0]
1a0054d4:	060d      	lsls	r5, r1, #24
1a0054d6:	d50b      	bpl.n	1a0054f0 <_printf_i+0x180>
1a0054d8:	07cd      	lsls	r5, r1, #31
1a0054da:	bf44      	itt	mi
1a0054dc:	f041 0120 	orrmi.w	r1, r1, #32
1a0054e0:	6021      	strmi	r1, [r4, #0]
1a0054e2:	b91a      	cbnz	r2, 1a0054ec <_printf_i+0x17c>
1a0054e4:	6823      	ldr	r3, [r4, #0]
1a0054e6:	f023 0320 	bic.w	r3, r3, #32
1a0054ea:	6023      	str	r3, [r4, #0]
1a0054ec:	2310      	movs	r3, #16
1a0054ee:	e7b0      	b.n	1a005452 <_printf_i+0xe2>
1a0054f0:	064b      	lsls	r3, r1, #25
1a0054f2:	bf48      	it	mi
1a0054f4:	b292      	uxthmi	r2, r2
1a0054f6:	e7ef      	b.n	1a0054d8 <_printf_i+0x168>
1a0054f8:	460a      	mov	r2, r1
1a0054fa:	e7b9      	b.n	1a005470 <_printf_i+0x100>
1a0054fc:	4605      	mov	r5, r0
1a0054fe:	e7c1      	b.n	1a005484 <_printf_i+0x114>
1a005500:	681a      	ldr	r2, [r3, #0]
1a005502:	f8d4 c000 	ldr.w	ip, [r4]
1a005506:	6961      	ldr	r1, [r4, #20]
1a005508:	1d15      	adds	r5, r2, #4
1a00550a:	601d      	str	r5, [r3, #0]
1a00550c:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a005510:	6813      	ldr	r3, [r2, #0]
1a005512:	d001      	beq.n	1a005518 <_printf_i+0x1a8>
1a005514:	6019      	str	r1, [r3, #0]
1a005516:	e003      	b.n	1a005520 <_printf_i+0x1b0>
1a005518:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a00551c:	d0fa      	beq.n	1a005514 <_printf_i+0x1a4>
1a00551e:	8019      	strh	r1, [r3, #0]
1a005520:	2300      	movs	r3, #0
1a005522:	6123      	str	r3, [r4, #16]
1a005524:	4605      	mov	r5, r0
1a005526:	e7bd      	b.n	1a0054a4 <_printf_i+0x134>
1a005528:	681a      	ldr	r2, [r3, #0]
1a00552a:	1d11      	adds	r1, r2, #4
1a00552c:	6019      	str	r1, [r3, #0]
1a00552e:	6815      	ldr	r5, [r2, #0]
1a005530:	6862      	ldr	r2, [r4, #4]
1a005532:	2100      	movs	r1, #0
1a005534:	4628      	mov	r0, r5
1a005536:	f000 f86b 	bl	1a005610 <memchr>
1a00553a:	b108      	cbz	r0, 1a005540 <_printf_i+0x1d0>
1a00553c:	1b40      	subs	r0, r0, r5
1a00553e:	6060      	str	r0, [r4, #4]
1a005540:	6863      	ldr	r3, [r4, #4]
1a005542:	6123      	str	r3, [r4, #16]
1a005544:	2300      	movs	r3, #0
1a005546:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a00554a:	e7ab      	b.n	1a0054a4 <_printf_i+0x134>
1a00554c:	6923      	ldr	r3, [r4, #16]
1a00554e:	462a      	mov	r2, r5
1a005550:	4639      	mov	r1, r7
1a005552:	4630      	mov	r0, r6
1a005554:	47c0      	blx	r8
1a005556:	3001      	adds	r0, #1
1a005558:	d0ae      	beq.n	1a0054b8 <_printf_i+0x148>
1a00555a:	6823      	ldr	r3, [r4, #0]
1a00555c:	079b      	lsls	r3, r3, #30
1a00555e:	d413      	bmi.n	1a005588 <_printf_i+0x218>
1a005560:	68e0      	ldr	r0, [r4, #12]
1a005562:	9b03      	ldr	r3, [sp, #12]
1a005564:	4298      	cmp	r0, r3
1a005566:	bfb8      	it	lt
1a005568:	4618      	movlt	r0, r3
1a00556a:	e7a7      	b.n	1a0054bc <_printf_i+0x14c>
1a00556c:	2301      	movs	r3, #1
1a00556e:	464a      	mov	r2, r9
1a005570:	4639      	mov	r1, r7
1a005572:	4630      	mov	r0, r6
1a005574:	47c0      	blx	r8
1a005576:	3001      	adds	r0, #1
1a005578:	d09e      	beq.n	1a0054b8 <_printf_i+0x148>
1a00557a:	3501      	adds	r5, #1
1a00557c:	68e3      	ldr	r3, [r4, #12]
1a00557e:	9a03      	ldr	r2, [sp, #12]
1a005580:	1a9b      	subs	r3, r3, r2
1a005582:	42ab      	cmp	r3, r5
1a005584:	dcf2      	bgt.n	1a00556c <_printf_i+0x1fc>
1a005586:	e7eb      	b.n	1a005560 <_printf_i+0x1f0>
1a005588:	2500      	movs	r5, #0
1a00558a:	f104 0919 	add.w	r9, r4, #25
1a00558e:	e7f5      	b.n	1a00557c <_printf_i+0x20c>
1a005590:	1a006000 	.word	0x1a006000
1a005594:	1a006011 	.word	0x1a006011

1a005598 <siprintf>:
1a005598:	b40e      	push	{r1, r2, r3}
1a00559a:	b500      	push	{lr}
1a00559c:	b09c      	sub	sp, #112	; 0x70
1a00559e:	ab1d      	add	r3, sp, #116	; 0x74
1a0055a0:	9002      	str	r0, [sp, #8]
1a0055a2:	9006      	str	r0, [sp, #24]
1a0055a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a0055a8:	4809      	ldr	r0, [pc, #36]	; (1a0055d0 <siprintf+0x38>)
1a0055aa:	9107      	str	r1, [sp, #28]
1a0055ac:	9104      	str	r1, [sp, #16]
1a0055ae:	4909      	ldr	r1, [pc, #36]	; (1a0055d4 <siprintf+0x3c>)
1a0055b0:	f853 2b04 	ldr.w	r2, [r3], #4
1a0055b4:	9105      	str	r1, [sp, #20]
1a0055b6:	6800      	ldr	r0, [r0, #0]
1a0055b8:	9301      	str	r3, [sp, #4]
1a0055ba:	a902      	add	r1, sp, #8
1a0055bc:	f000 f920 	bl	1a005800 <_svfiprintf_r>
1a0055c0:	9b02      	ldr	r3, [sp, #8]
1a0055c2:	2200      	movs	r2, #0
1a0055c4:	701a      	strb	r2, [r3, #0]
1a0055c6:	b01c      	add	sp, #112	; 0x70
1a0055c8:	f85d eb04 	ldr.w	lr, [sp], #4
1a0055cc:	b003      	add	sp, #12
1a0055ce:	4770      	bx	lr
1a0055d0:	10000c40 	.word	0x10000c40
1a0055d4:	ffff0208 	.word	0xffff0208

1a0055d8 <strcat>:
1a0055d8:	b510      	push	{r4, lr}
1a0055da:	4603      	mov	r3, r0
1a0055dc:	461a      	mov	r2, r3
1a0055de:	f812 4b01 	ldrb.w	r4, [r2], #1
1a0055e2:	b93c      	cbnz	r4, 1a0055f4 <strcat+0x1c>
1a0055e4:	3b01      	subs	r3, #1
1a0055e6:	f811 2b01 	ldrb.w	r2, [r1], #1
1a0055ea:	f803 2f01 	strb.w	r2, [r3, #1]!
1a0055ee:	2a00      	cmp	r2, #0
1a0055f0:	d1f9      	bne.n	1a0055e6 <strcat+0xe>
1a0055f2:	bd10      	pop	{r4, pc}
1a0055f4:	4613      	mov	r3, r2
1a0055f6:	e7f1      	b.n	1a0055dc <strcat+0x4>

1a0055f8 <strlen>:
1a0055f8:	4603      	mov	r3, r0
1a0055fa:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0055fe:	2a00      	cmp	r2, #0
1a005600:	d1fb      	bne.n	1a0055fa <strlen+0x2>
1a005602:	1a18      	subs	r0, r3, r0
1a005604:	3801      	subs	r0, #1
1a005606:	4770      	bx	lr
1a005608:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00560c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a005610 <memchr>:
1a005610:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a005614:	2a10      	cmp	r2, #16
1a005616:	db2b      	blt.n	1a005670 <memchr+0x60>
1a005618:	f010 0f07 	tst.w	r0, #7
1a00561c:	d008      	beq.n	1a005630 <memchr+0x20>
1a00561e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005622:	3a01      	subs	r2, #1
1a005624:	428b      	cmp	r3, r1
1a005626:	d02d      	beq.n	1a005684 <memchr+0x74>
1a005628:	f010 0f07 	tst.w	r0, #7
1a00562c:	b342      	cbz	r2, 1a005680 <memchr+0x70>
1a00562e:	d1f6      	bne.n	1a00561e <memchr+0xe>
1a005630:	b4f0      	push	{r4, r5, r6, r7}
1a005632:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a005636:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00563a:	f022 0407 	bic.w	r4, r2, #7
1a00563e:	f07f 0700 	mvns.w	r7, #0
1a005642:	2300      	movs	r3, #0
1a005644:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a005648:	3c08      	subs	r4, #8
1a00564a:	ea85 0501 	eor.w	r5, r5, r1
1a00564e:	ea86 0601 	eor.w	r6, r6, r1
1a005652:	fa85 f547 	uadd8	r5, r5, r7
1a005656:	faa3 f587 	sel	r5, r3, r7
1a00565a:	fa86 f647 	uadd8	r6, r6, r7
1a00565e:	faa5 f687 	sel	r6, r5, r7
1a005662:	b98e      	cbnz	r6, 1a005688 <memchr+0x78>
1a005664:	d1ee      	bne.n	1a005644 <memchr+0x34>
1a005666:	bcf0      	pop	{r4, r5, r6, r7}
1a005668:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00566c:	f002 0207 	and.w	r2, r2, #7
1a005670:	b132      	cbz	r2, 1a005680 <memchr+0x70>
1a005672:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005676:	3a01      	subs	r2, #1
1a005678:	ea83 0301 	eor.w	r3, r3, r1
1a00567c:	b113      	cbz	r3, 1a005684 <memchr+0x74>
1a00567e:	d1f8      	bne.n	1a005672 <memchr+0x62>
1a005680:	2000      	movs	r0, #0
1a005682:	4770      	bx	lr
1a005684:	3801      	subs	r0, #1
1a005686:	4770      	bx	lr
1a005688:	2d00      	cmp	r5, #0
1a00568a:	bf06      	itte	eq
1a00568c:	4635      	moveq	r5, r6
1a00568e:	3803      	subeq	r0, #3
1a005690:	3807      	subne	r0, #7
1a005692:	f015 0f01 	tst.w	r5, #1
1a005696:	d107      	bne.n	1a0056a8 <memchr+0x98>
1a005698:	3001      	adds	r0, #1
1a00569a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00569e:	bf02      	ittt	eq
1a0056a0:	3001      	addeq	r0, #1
1a0056a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a0056a6:	3001      	addeq	r0, #1
1a0056a8:	bcf0      	pop	{r4, r5, r6, r7}
1a0056aa:	3801      	subs	r0, #1
1a0056ac:	4770      	bx	lr
1a0056ae:	bf00      	nop

1a0056b0 <memmove>:
1a0056b0:	4288      	cmp	r0, r1
1a0056b2:	b510      	push	{r4, lr}
1a0056b4:	eb01 0302 	add.w	r3, r1, r2
1a0056b8:	d902      	bls.n	1a0056c0 <memmove+0x10>
1a0056ba:	4283      	cmp	r3, r0
1a0056bc:	461c      	mov	r4, r3
1a0056be:	d807      	bhi.n	1a0056d0 <memmove+0x20>
1a0056c0:	1e42      	subs	r2, r0, #1
1a0056c2:	4299      	cmp	r1, r3
1a0056c4:	d008      	beq.n	1a0056d8 <memmove+0x28>
1a0056c6:	f811 4b01 	ldrb.w	r4, [r1], #1
1a0056ca:	f802 4f01 	strb.w	r4, [r2, #1]!
1a0056ce:	e7f8      	b.n	1a0056c2 <memmove+0x12>
1a0056d0:	1883      	adds	r3, r0, r2
1a0056d2:	1a9a      	subs	r2, r3, r2
1a0056d4:	429a      	cmp	r2, r3
1a0056d6:	d100      	bne.n	1a0056da <memmove+0x2a>
1a0056d8:	bd10      	pop	{r4, pc}
1a0056da:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
1a0056de:	f803 1d01 	strb.w	r1, [r3, #-1]!
1a0056e2:	e7f7      	b.n	1a0056d4 <memmove+0x24>

1a0056e4 <__malloc_lock>:
1a0056e4:	4801      	ldr	r0, [pc, #4]	; (1a0056ec <__malloc_lock+0x8>)
1a0056e6:	f7ff bd0d 	b.w	1a005104 <__retarget_lock_acquire_recursive>
1a0056ea:	bf00      	nop
1a0056ec:	10000d78 	.word	0x10000d78

1a0056f0 <__malloc_unlock>:
1a0056f0:	4801      	ldr	r0, [pc, #4]	; (1a0056f8 <__malloc_unlock+0x8>)
1a0056f2:	f7ff bd08 	b.w	1a005106 <__retarget_lock_release_recursive>
1a0056f6:	bf00      	nop
1a0056f8:	10000d78 	.word	0x10000d78

1a0056fc <_realloc_r>:
1a0056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0056fe:	4607      	mov	r7, r0
1a005700:	4614      	mov	r4, r2
1a005702:	460e      	mov	r6, r1
1a005704:	b921      	cbnz	r1, 1a005710 <_realloc_r+0x14>
1a005706:	4611      	mov	r1, r2
1a005708:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a00570c:	f7ff bd60 	b.w	1a0051d0 <_malloc_r>
1a005710:	b922      	cbnz	r2, 1a00571c <_realloc_r+0x20>
1a005712:	f7ff fd0f 	bl	1a005134 <_free_r>
1a005716:	4625      	mov	r5, r4
1a005718:	4628      	mov	r0, r5
1a00571a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00571c:	f000 f968 	bl	1a0059f0 <_malloc_usable_size_r>
1a005720:	42a0      	cmp	r0, r4
1a005722:	d20f      	bcs.n	1a005744 <_realloc_r+0x48>
1a005724:	4621      	mov	r1, r4
1a005726:	4638      	mov	r0, r7
1a005728:	f7ff fd52 	bl	1a0051d0 <_malloc_r>
1a00572c:	4605      	mov	r5, r0
1a00572e:	2800      	cmp	r0, #0
1a005730:	d0f2      	beq.n	1a005718 <_realloc_r+0x1c>
1a005732:	4631      	mov	r1, r6
1a005734:	4622      	mov	r2, r4
1a005736:	f7ff fce7 	bl	1a005108 <memcpy>
1a00573a:	4631      	mov	r1, r6
1a00573c:	4638      	mov	r0, r7
1a00573e:	f7ff fcf9 	bl	1a005134 <_free_r>
1a005742:	e7e9      	b.n	1a005718 <_realloc_r+0x1c>
1a005744:	4635      	mov	r5, r6
1a005746:	e7e7      	b.n	1a005718 <_realloc_r+0x1c>

1a005748 <__ssputs_r>:
1a005748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00574c:	688e      	ldr	r6, [r1, #8]
1a00574e:	429e      	cmp	r6, r3
1a005750:	4682      	mov	sl, r0
1a005752:	460c      	mov	r4, r1
1a005754:	4691      	mov	r9, r2
1a005756:	4698      	mov	r8, r3
1a005758:	d838      	bhi.n	1a0057cc <__ssputs_r+0x84>
1a00575a:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
1a00575e:	f41c 6f90 	tst.w	ip, #1152	; 0x480
1a005762:	d031      	beq.n	1a0057c8 <__ssputs_r+0x80>
1a005764:	6962      	ldr	r2, [r4, #20]
1a005766:	6825      	ldr	r5, [r4, #0]
1a005768:	6909      	ldr	r1, [r1, #16]
1a00576a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a00576e:	1a6f      	subs	r7, r5, r1
1a005770:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
1a005774:	3301      	adds	r3, #1
1a005776:	1055      	asrs	r5, r2, #1
1a005778:	443b      	add	r3, r7
1a00577a:	429d      	cmp	r5, r3
1a00577c:	bf38      	it	cc
1a00577e:	461d      	movcc	r5, r3
1a005780:	f41c 6f80 	tst.w	ip, #1024	; 0x400
1a005784:	d030      	beq.n	1a0057e8 <__ssputs_r+0xa0>
1a005786:	4629      	mov	r1, r5
1a005788:	f7ff fd22 	bl	1a0051d0 <_malloc_r>
1a00578c:	4606      	mov	r6, r0
1a00578e:	b950      	cbnz	r0, 1a0057a6 <__ssputs_r+0x5e>
1a005790:	230c      	movs	r3, #12
1a005792:	f8ca 3000 	str.w	r3, [sl]
1a005796:	89a3      	ldrh	r3, [r4, #12]
1a005798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00579c:	81a3      	strh	r3, [r4, #12]
1a00579e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0057a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0057a6:	463a      	mov	r2, r7
1a0057a8:	6921      	ldr	r1, [r4, #16]
1a0057aa:	f7ff fcad 	bl	1a005108 <memcpy>
1a0057ae:	89a3      	ldrh	r3, [r4, #12]
1a0057b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a0057b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0057b8:	81a3      	strh	r3, [r4, #12]
1a0057ba:	6126      	str	r6, [r4, #16]
1a0057bc:	6165      	str	r5, [r4, #20]
1a0057be:	443e      	add	r6, r7
1a0057c0:	1bed      	subs	r5, r5, r7
1a0057c2:	6026      	str	r6, [r4, #0]
1a0057c4:	60a5      	str	r5, [r4, #8]
1a0057c6:	4646      	mov	r6, r8
1a0057c8:	4546      	cmp	r6, r8
1a0057ca:	d900      	bls.n	1a0057ce <__ssputs_r+0x86>
1a0057cc:	4646      	mov	r6, r8
1a0057ce:	4632      	mov	r2, r6
1a0057d0:	4649      	mov	r1, r9
1a0057d2:	6820      	ldr	r0, [r4, #0]
1a0057d4:	f7ff ff6c 	bl	1a0056b0 <memmove>
1a0057d8:	68a3      	ldr	r3, [r4, #8]
1a0057da:	1b9b      	subs	r3, r3, r6
1a0057dc:	60a3      	str	r3, [r4, #8]
1a0057de:	6823      	ldr	r3, [r4, #0]
1a0057e0:	441e      	add	r6, r3
1a0057e2:	6026      	str	r6, [r4, #0]
1a0057e4:	2000      	movs	r0, #0
1a0057e6:	e7dc      	b.n	1a0057a2 <__ssputs_r+0x5a>
1a0057e8:	462a      	mov	r2, r5
1a0057ea:	f7ff ff87 	bl	1a0056fc <_realloc_r>
1a0057ee:	4606      	mov	r6, r0
1a0057f0:	2800      	cmp	r0, #0
1a0057f2:	d1e2      	bne.n	1a0057ba <__ssputs_r+0x72>
1a0057f4:	6921      	ldr	r1, [r4, #16]
1a0057f6:	4650      	mov	r0, sl
1a0057f8:	f7ff fc9c 	bl	1a005134 <_free_r>
1a0057fc:	e7c8      	b.n	1a005790 <__ssputs_r+0x48>
1a0057fe:	Address 0x000000001a0057fe is out of bounds.


1a005800 <_svfiprintf_r>:
1a005800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a005804:	461e      	mov	r6, r3
1a005806:	898b      	ldrh	r3, [r1, #12]
1a005808:	061b      	lsls	r3, r3, #24
1a00580a:	b09d      	sub	sp, #116	; 0x74
1a00580c:	4607      	mov	r7, r0
1a00580e:	460d      	mov	r5, r1
1a005810:	4614      	mov	r4, r2
1a005812:	d50e      	bpl.n	1a005832 <_svfiprintf_r+0x32>
1a005814:	690b      	ldr	r3, [r1, #16]
1a005816:	b963      	cbnz	r3, 1a005832 <_svfiprintf_r+0x32>
1a005818:	2140      	movs	r1, #64	; 0x40
1a00581a:	f7ff fcd9 	bl	1a0051d0 <_malloc_r>
1a00581e:	6028      	str	r0, [r5, #0]
1a005820:	6128      	str	r0, [r5, #16]
1a005822:	b920      	cbnz	r0, 1a00582e <_svfiprintf_r+0x2e>
1a005824:	230c      	movs	r3, #12
1a005826:	603b      	str	r3, [r7, #0]
1a005828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00582c:	e0c9      	b.n	1a0059c2 <_svfiprintf_r+0x1c2>
1a00582e:	2340      	movs	r3, #64	; 0x40
1a005830:	616b      	str	r3, [r5, #20]
1a005832:	2300      	movs	r3, #0
1a005834:	9309      	str	r3, [sp, #36]	; 0x24
1a005836:	2320      	movs	r3, #32
1a005838:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00583c:	f8df 919c 	ldr.w	r9, [pc, #412]	; 1a0059dc <_svfiprintf_r+0x1dc>
1a005840:	9603      	str	r6, [sp, #12]
1a005842:	2330      	movs	r3, #48	; 0x30
1a005844:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a005848:	f04f 0a01 	mov.w	sl, #1
1a00584c:	4623      	mov	r3, r4
1a00584e:	461e      	mov	r6, r3
1a005850:	f813 2b01 	ldrb.w	r2, [r3], #1
1a005854:	b10a      	cbz	r2, 1a00585a <_svfiprintf_r+0x5a>
1a005856:	2a25      	cmp	r2, #37	; 0x25
1a005858:	d1f9      	bne.n	1a00584e <_svfiprintf_r+0x4e>
1a00585a:	ebb6 0b04 	subs.w	fp, r6, r4
1a00585e:	d00b      	beq.n	1a005878 <_svfiprintf_r+0x78>
1a005860:	465b      	mov	r3, fp
1a005862:	4622      	mov	r2, r4
1a005864:	4629      	mov	r1, r5
1a005866:	4638      	mov	r0, r7
1a005868:	f7ff ff6e 	bl	1a005748 <__ssputs_r>
1a00586c:	3001      	adds	r0, #1
1a00586e:	f000 80a3 	beq.w	1a0059b8 <_svfiprintf_r+0x1b8>
1a005872:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005874:	445b      	add	r3, fp
1a005876:	9309      	str	r3, [sp, #36]	; 0x24
1a005878:	7833      	ldrb	r3, [r6, #0]
1a00587a:	2b00      	cmp	r3, #0
1a00587c:	f000 809c 	beq.w	1a0059b8 <_svfiprintf_r+0x1b8>
1a005880:	2300      	movs	r3, #0
1a005882:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a005886:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a00588a:	3601      	adds	r6, #1
1a00588c:	9304      	str	r3, [sp, #16]
1a00588e:	9307      	str	r3, [sp, #28]
1a005890:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a005894:	931a      	str	r3, [sp, #104]	; 0x68
1a005896:	4634      	mov	r4, r6
1a005898:	2205      	movs	r2, #5
1a00589a:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00589e:	484f      	ldr	r0, [pc, #316]	; (1a0059dc <_svfiprintf_r+0x1dc>)
1a0058a0:	f7ff feb6 	bl	1a005610 <memchr>
1a0058a4:	9b04      	ldr	r3, [sp, #16]
1a0058a6:	b9c0      	cbnz	r0, 1a0058da <_svfiprintf_r+0xda>
1a0058a8:	06d9      	lsls	r1, r3, #27
1a0058aa:	bf44      	itt	mi
1a0058ac:	2220      	movmi	r2, #32
1a0058ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0058b2:	071a      	lsls	r2, r3, #28
1a0058b4:	bf44      	itt	mi
1a0058b6:	222b      	movmi	r2, #43	; 0x2b
1a0058b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0058bc:	7832      	ldrb	r2, [r6, #0]
1a0058be:	2a2a      	cmp	r2, #42	; 0x2a
1a0058c0:	d013      	beq.n	1a0058ea <_svfiprintf_r+0xea>
1a0058c2:	9a07      	ldr	r2, [sp, #28]
1a0058c4:	4634      	mov	r4, r6
1a0058c6:	2000      	movs	r0, #0
1a0058c8:	260a      	movs	r6, #10
1a0058ca:	4621      	mov	r1, r4
1a0058cc:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0058d0:	3b30      	subs	r3, #48	; 0x30
1a0058d2:	2b09      	cmp	r3, #9
1a0058d4:	d94b      	bls.n	1a00596e <_svfiprintf_r+0x16e>
1a0058d6:	b970      	cbnz	r0, 1a0058f6 <_svfiprintf_r+0xf6>
1a0058d8:	e014      	b.n	1a005904 <_svfiprintf_r+0x104>
1a0058da:	eba0 0009 	sub.w	r0, r0, r9
1a0058de:	fa0a f000 	lsl.w	r0, sl, r0
1a0058e2:	4318      	orrs	r0, r3
1a0058e4:	9004      	str	r0, [sp, #16]
1a0058e6:	4626      	mov	r6, r4
1a0058e8:	e7d5      	b.n	1a005896 <_svfiprintf_r+0x96>
1a0058ea:	9a03      	ldr	r2, [sp, #12]
1a0058ec:	1d11      	adds	r1, r2, #4
1a0058ee:	6812      	ldr	r2, [r2, #0]
1a0058f0:	9103      	str	r1, [sp, #12]
1a0058f2:	2a00      	cmp	r2, #0
1a0058f4:	db01      	blt.n	1a0058fa <_svfiprintf_r+0xfa>
1a0058f6:	9207      	str	r2, [sp, #28]
1a0058f8:	e004      	b.n	1a005904 <_svfiprintf_r+0x104>
1a0058fa:	4252      	negs	r2, r2
1a0058fc:	f043 0302 	orr.w	r3, r3, #2
1a005900:	9207      	str	r2, [sp, #28]
1a005902:	9304      	str	r3, [sp, #16]
1a005904:	7823      	ldrb	r3, [r4, #0]
1a005906:	2b2e      	cmp	r3, #46	; 0x2e
1a005908:	d10c      	bne.n	1a005924 <_svfiprintf_r+0x124>
1a00590a:	7863      	ldrb	r3, [r4, #1]
1a00590c:	2b2a      	cmp	r3, #42	; 0x2a
1a00590e:	d133      	bne.n	1a005978 <_svfiprintf_r+0x178>
1a005910:	9b03      	ldr	r3, [sp, #12]
1a005912:	1d1a      	adds	r2, r3, #4
1a005914:	681b      	ldr	r3, [r3, #0]
1a005916:	9203      	str	r2, [sp, #12]
1a005918:	2b00      	cmp	r3, #0
1a00591a:	bfb8      	it	lt
1a00591c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a005920:	3402      	adds	r4, #2
1a005922:	9305      	str	r3, [sp, #20]
1a005924:	4e2e      	ldr	r6, [pc, #184]	; (1a0059e0 <_svfiprintf_r+0x1e0>)
1a005926:	7821      	ldrb	r1, [r4, #0]
1a005928:	2203      	movs	r2, #3
1a00592a:	4630      	mov	r0, r6
1a00592c:	f7ff fe70 	bl	1a005610 <memchr>
1a005930:	b138      	cbz	r0, 1a005942 <_svfiprintf_r+0x142>
1a005932:	2340      	movs	r3, #64	; 0x40
1a005934:	1b80      	subs	r0, r0, r6
1a005936:	fa03 f000 	lsl.w	r0, r3, r0
1a00593a:	9b04      	ldr	r3, [sp, #16]
1a00593c:	4303      	orrs	r3, r0
1a00593e:	3401      	adds	r4, #1
1a005940:	9304      	str	r3, [sp, #16]
1a005942:	f814 1b01 	ldrb.w	r1, [r4], #1
1a005946:	4827      	ldr	r0, [pc, #156]	; (1a0059e4 <_svfiprintf_r+0x1e4>)
1a005948:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00594c:	2206      	movs	r2, #6
1a00594e:	f7ff fe5f 	bl	1a005610 <memchr>
1a005952:	2800      	cmp	r0, #0
1a005954:	d038      	beq.n	1a0059c8 <_svfiprintf_r+0x1c8>
1a005956:	4b24      	ldr	r3, [pc, #144]	; (1a0059e8 <_svfiprintf_r+0x1e8>)
1a005958:	bb13      	cbnz	r3, 1a0059a0 <_svfiprintf_r+0x1a0>
1a00595a:	9b03      	ldr	r3, [sp, #12]
1a00595c:	3307      	adds	r3, #7
1a00595e:	f023 0307 	bic.w	r3, r3, #7
1a005962:	3308      	adds	r3, #8
1a005964:	9303      	str	r3, [sp, #12]
1a005966:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005968:	4443      	add	r3, r8
1a00596a:	9309      	str	r3, [sp, #36]	; 0x24
1a00596c:	e76e      	b.n	1a00584c <_svfiprintf_r+0x4c>
1a00596e:	fb06 3202 	mla	r2, r6, r2, r3
1a005972:	2001      	movs	r0, #1
1a005974:	460c      	mov	r4, r1
1a005976:	e7a8      	b.n	1a0058ca <_svfiprintf_r+0xca>
1a005978:	2300      	movs	r3, #0
1a00597a:	3401      	adds	r4, #1
1a00597c:	9305      	str	r3, [sp, #20]
1a00597e:	4619      	mov	r1, r3
1a005980:	260a      	movs	r6, #10
1a005982:	4620      	mov	r0, r4
1a005984:	f810 2b01 	ldrb.w	r2, [r0], #1
1a005988:	3a30      	subs	r2, #48	; 0x30
1a00598a:	2a09      	cmp	r2, #9
1a00598c:	d903      	bls.n	1a005996 <_svfiprintf_r+0x196>
1a00598e:	2b00      	cmp	r3, #0
1a005990:	d0c8      	beq.n	1a005924 <_svfiprintf_r+0x124>
1a005992:	9105      	str	r1, [sp, #20]
1a005994:	e7c6      	b.n	1a005924 <_svfiprintf_r+0x124>
1a005996:	fb06 2101 	mla	r1, r6, r1, r2
1a00599a:	2301      	movs	r3, #1
1a00599c:	4604      	mov	r4, r0
1a00599e:	e7f0      	b.n	1a005982 <_svfiprintf_r+0x182>
1a0059a0:	ab03      	add	r3, sp, #12
1a0059a2:	9300      	str	r3, [sp, #0]
1a0059a4:	462a      	mov	r2, r5
1a0059a6:	4b11      	ldr	r3, [pc, #68]	; (1a0059ec <_svfiprintf_r+0x1ec>)
1a0059a8:	a904      	add	r1, sp, #16
1a0059aa:	4638      	mov	r0, r7
1a0059ac:	f3af 8000 	nop.w
1a0059b0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0059b4:	4680      	mov	r8, r0
1a0059b6:	d1d6      	bne.n	1a005966 <_svfiprintf_r+0x166>
1a0059b8:	89ab      	ldrh	r3, [r5, #12]
1a0059ba:	065b      	lsls	r3, r3, #25
1a0059bc:	f53f af34 	bmi.w	1a005828 <_svfiprintf_r+0x28>
1a0059c0:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0059c2:	b01d      	add	sp, #116	; 0x74
1a0059c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0059c8:	ab03      	add	r3, sp, #12
1a0059ca:	9300      	str	r3, [sp, #0]
1a0059cc:	462a      	mov	r2, r5
1a0059ce:	4b07      	ldr	r3, [pc, #28]	; (1a0059ec <_svfiprintf_r+0x1ec>)
1a0059d0:	a904      	add	r1, sp, #16
1a0059d2:	4638      	mov	r0, r7
1a0059d4:	f7ff fccc 	bl	1a005370 <_printf_i>
1a0059d8:	e7ea      	b.n	1a0059b0 <_svfiprintf_r+0x1b0>
1a0059da:	bf00      	nop
1a0059dc:	1a006022 	.word	0x1a006022
1a0059e0:	1a006028 	.word	0x1a006028
1a0059e4:	1a00602c 	.word	0x1a00602c
1a0059e8:	00000000 	.word	0x00000000
1a0059ec:	1a005749 	.word	0x1a005749

1a0059f0 <_malloc_usable_size_r>:
1a0059f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0059f4:	1f18      	subs	r0, r3, #4
1a0059f6:	2b00      	cmp	r3, #0
1a0059f8:	bfbc      	itt	lt
1a0059fa:	580b      	ldrlt	r3, [r1, r0]
1a0059fc:	18c0      	addlt	r0, r0, r3
1a0059fe:	4770      	bx	lr
1a005a00:	000000ef 	.word	0x000000ef
1a005a04:	000000ef 	.word	0x000000ef
1a005a08:	000000ef 	.word	0x000000ef
1a005a0c:	000000ef 	.word	0x000000ef
1a005a10:	000000ef 	.word	0x000000ef
1a005a14:	000000ef 	.word	0x000000ef
1a005a18:	000000af 	.word	0x000000af
1a005a1c:	000000af 	.word	0x000000af
1a005a20:	000000ef 	.word	0x000000ef
1a005a24:	0000007f 	.word	0x0000007f
1a005a28:	0000007f 	.word	0x0000007f
1a005a2c:	000000ef 	.word	0x000000ef
1a005a30:	0000010f 	.word	0x0000010f
1a005a34:	000001df 	.word	0x000001df
1a005a38:	000000ef 	.word	0x000000ef
1a005a3c:	000000ef 	.word	0x000000ef
1a005a40:	000000ef 	.word	0x000000ef
1a005a44:	000000ef 	.word	0x000000ef
1a005a48:	000000ef 	.word	0x000000ef
1a005a4c:	000000ef 	.word	0x000000ef
1a005a50:	000001df 	.word	0x000001df
1a005a54:	0000013f 	.word	0x0000013f
1a005a58:	000000ef 	.word	0x000000ef
1a005a5c:	000000af 	.word	0x000000af
1a005a60:	00000000 	.word	0x00000000
1a005a64:	000000ef 	.word	0x000000ef
1a005a68:	000000ef 	.word	0x000000ef
1a005a6c:	0000013f 	.word	0x0000013f
1a005a70:	0000013f 	.word	0x0000013f
1a005a74:	0000031f 	.word	0x0000031f
1a005a78:	0000007f 	.word	0x0000007f
1a005a7c:	0000013f 	.word	0x0000013f
1a005a80:	0000018f 	.word	0x0000018f
1a005a84:	0000013f 	.word	0x0000013f
1a005a88:	0000013f 	.word	0x0000013f
1a005a8c:	0000013f 	.word	0x0000013f
1a005a90:	0000013f 	.word	0x0000013f
1a005a94:	000000db 	.word	0x000000db
1a005a98:	000000db 	.word	0x000000db
1a005a9c:	0000018f 	.word	0x0000018f
1a005aa0:	0000009f 	.word	0x0000009f
1a005aa4:	0000007f 	.word	0x0000007f
1a005aa8:	0000013f 	.word	0x0000013f
1a005aac:	000001df 	.word	0x000001df
1a005ab0:	0000031f 	.word	0x0000031f
1a005ab4:	0000013f 	.word	0x0000013f
1a005ab8:	0000013f 	.word	0x0000013f
1a005abc:	0000013f 	.word	0x0000013f
1a005ac0:	0000013f 	.word	0x0000013f
1a005ac4:	0000013f 	.word	0x0000013f
1a005ac8:	0000013f 	.word	0x0000013f
1a005acc:	0000031f 	.word	0x0000031f
1a005ad0:	000001df 	.word	0x000001df
1a005ad4:	0000013f 	.word	0x0000013f
1a005ad8:	000000db 	.word	0x000000db
1a005adc:	00000000 	.word	0x00000000
1a005ae0:	0000013f 	.word	0x0000013f
1a005ae4:	0000013f 	.word	0x0000013f
1a005ae8:	000001df 	.word	0x000001df
1a005aec:	000001df 	.word	0x000001df
1a005af0:	000001df 	.word	0x000001df
1a005af4:	0000009f 	.word	0x0000009f
1a005af8:	252e6425 	.word	0x252e6425
1a005afc:	00000030 	.word	0x00000030
1a005b00:	ffff0000 	.word	0xffff0000
1a005b04:	00006425 	.word	0x00006425
1a005b08:	ffff0075 	.word	0xffff0075
1a005b0c:	616c6f68 	.word	0x616c6f68
1a005b10:	ffffff00 	.word	0xffffff00

1a005b14 <ExtRateIn>:
1a005b14:	00000000                                ....

1a005b18 <GpioButtons>:
1a005b18:	08000400 09010900                       ........

1a005b20 <GpioLeds>:
1a005b20:	01050005 0e000205 0c010b01              ............

1a005b2c <GpioPorts>:
1a005b2c:	03030003 0f050403 05031005 07030603     ................
1a005b3c:	ffff0802                                ....

1a005b40 <OscRateIn>:
1a005b40:	00b71b00                                ....

1a005b44 <InitClkStates>:
1a005b44:	01010f01                                ....

1a005b48 <pinmuxing>:
1a005b48:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005b58:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005b68:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a005b78:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a005b88:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a005b98:	00d50301 00d50401 00160107 00560207     ..............V.
1a005ba8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a005bb8:	00570206                                ..W.

1a005bbc <UART_BClock>:
1a005bbc:	01a201c2 01620182                       ......b.

1a005bc4 <UART_PClock>:
1a005bc4:	00820081 00a200a1 08040201 0f0f0f03     ................
1a005bd4:	000000ff                                ....

1a005bd8 <periph_to_base>:
1a005bd8:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a005be8:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005bf8:	000100e0 01000100 01200003 00060120     .......... . ...
1a005c08:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a005c18:	01820013 00120182 01a201a2 01c20011     ................
1a005c28:	001001c2 01e201e2 0202000f 000e0202     ................
1a005c38:	02220222 0223000d 001c0223              "."...#.#...

1a005c44 <InitClkStates>:
1a005c44:	00010100 00010909 0001090a 01010701     ................
1a005c54:	00010902 00010906 0101090c 0001090d     ................
1a005c64:	0001090e 0001090f 00010910 00010911     ................
1a005c74:	00010912 00010913 00011114 00011119     ................
1a005c84:	0001111a 0001111b                       ........

1a005c8c <lpcUarts>:
1a005c8c:	40081000 06020406 00180205 40081000     ...@...........@
1a005c9c:	09070509 00180706 40082000 00000000     ......... .@....
1a005cac:	00190000 400c1000 07060107 001a0602     .......@........
1a005cbc:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a005ccc:	02020302 001b0204 00061a80 0000000a     ................

1a005cdc <gpioPinsInit>:
1a005cdc:	02000104 00050701 05010d03 04080100     ................
1a005cec:	02020002 02000304 00000403 04070002     ................
1a005cfc:	030c0300 09050402 05040103 04030208     ................
1a005d0c:	04020305 06040504 0802000c 03000b06     ................
1a005d1c:	00090607 07060503 060f0504 03030004     ................
1a005d2c:	02000404 00050404 06040502 04060200     ................
1a005d3c:	0c050408 05040a04 0003010e 14010a00     ................
1a005d4c:	010f0000 0d000012 00001101 0010010c     ................
1a005d5c:	07070300 000f0300 01000001 00000000     ................
1a005d6c:	000a0600 08060603 06100504 04030005     ................
1a005d7c:	03000106 04090400 04010d05 010b0000     ................
1a005d8c:	0200000f 00000001 00010104 02010800     ................
1a005d9c:	01090000 09010006 05040002 04010200     ................
1a005dac:	02020105 02020504 0e00000a 01000b02     ................
1a005dbc:	000c020b ffff0c01                       ........

1a005dc4 <npio2_hw>:
1a005dc4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
1a005dd4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
1a005de4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
1a005df4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
1a005e04:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
1a005e14:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
1a005e24:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
1a005e34:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

1a005e44 <two_over_pi>:
1a005e44:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
1a005e54:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
1a005e64:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
1a005e74:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
1a005e84:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
1a005e94:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
1a005ea4:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
1a005eb4:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
1a005ec4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
1a005ed4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
1a005ee4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
1a005ef4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
1a005f04:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
1a005f14:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
1a005f24:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
1a005f34:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
1a005f44:	0060e27b 00c08c6b ffffffff              {.`.k.......

1a005f50 <PIo2>:
1a005f50:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
1a005f60:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
1a005f70:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
1a005f80:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

1a005f90 <init_jk>:
1a005f90:	00000002 00000003 00000004 00000006     ................

1a005fa0 <__sf_fake_stderr>:
	...

1a005fc0 <__sf_fake_stdin>:
	...

1a005fe0 <__sf_fake_stdout>:
	...
1a006000:	33323130 37363534 42413938 46454443     0123456789ABCDEF
1a006010:	32313000 36353433 61393837 65646362     .0123456789abcde
1a006020:	2d230066 00202b30 004c6c68 45676665     f.#-0+ .hlL.efgE
1a006030:	ff004746                                FG..
