/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [32:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [26:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_26z[10] ? celloutsig_0_1z : celloutsig_0_8z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_19z = !(celloutsig_1_8z ? celloutsig_1_8z : celloutsig_1_9z);
  assign celloutsig_0_8z = !(celloutsig_0_0z ? celloutsig_0_5z[0] : celloutsig_0_5z[5]);
  assign celloutsig_0_10z = !(celloutsig_0_2z ? celloutsig_0_4z[0] : celloutsig_0_4z[0]);
  assign celloutsig_0_13z = !(celloutsig_0_4z[0] ? celloutsig_0_0z : in_data[33]);
  assign celloutsig_0_18z = !(_00_ ? celloutsig_0_8z : celloutsig_0_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[35]) & (celloutsig_0_0z | in_data[47]));
  assign celloutsig_1_0z = ~((in_data[140] | in_data[149]) & (in_data[133] | in_data[145]));
  assign celloutsig_1_1z = ~((in_data[125] | celloutsig_1_0z) & (in_data[158] | in_data[127]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_4z[1]) & (in_data[80] | celloutsig_0_5z[1]));
  assign celloutsig_0_15z = ~((celloutsig_0_0z | celloutsig_0_7z) & (celloutsig_0_0z | in_data[5]));
  assign celloutsig_1_5z = celloutsig_1_4z[8] | ~(in_data[151]);
  assign celloutsig_0_17z = celloutsig_0_4z[1] | ~(celloutsig_0_14z[5]);
  assign celloutsig_0_2z = in_data[27] | ~(celloutsig_0_0z);
  reg [14:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 15'h0000;
    else _17_ <= in_data[80:66];
  assign { _01_[14:10], _00_, _01_[8:0] } = _17_;
  assign celloutsig_0_19z = { _01_[10], _00_, celloutsig_0_9z } < { in_data[70:69], celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_22z[3], celloutsig_0_8z, celloutsig_0_15z } != { celloutsig_0_20z[16:15], celloutsig_0_7z };
  assign celloutsig_1_9z = { celloutsig_1_4z[5:4], celloutsig_1_5z, celloutsig_1_8z } != in_data[129:126];
  assign celloutsig_0_1z = in_data[33:22] != { in_data[66:56], celloutsig_0_0z };
  assign celloutsig_1_13z = - { in_data[114:101], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = - in_data[37:31];
  assign celloutsig_0_14z = - { _01_[11:10], _00_, _01_[8:0], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[95] & in_data[80];
  assign celloutsig_1_8z = celloutsig_1_2z & in_data[181];
  assign celloutsig_1_4z = in_data[121:113] <<< { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_22z = { in_data[51:50], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_3z } <<< { celloutsig_0_9z[4:0], celloutsig_0_13z };
  assign celloutsig_0_26z = { in_data[13:11], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z } <<< { celloutsig_0_20z[30:10], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } - in_data[20:16];
  assign celloutsig_0_5z = in_data[54:48] - { celloutsig_0_4z[1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_13z[12:8] - { in_data[189:186], celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_6z } - { celloutsig_0_6z[4:2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_5z[5:4], celloutsig_0_8z } - { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_14z[20:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z } - { in_data[72:52], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_1z };
  assign _01_[9] = _00_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
