{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1513099246310 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.vhd soc_system.BAK.vhd " "Backing up file \"soc_system/synthesis/soc_system.vhd\" to \"soc_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1513099246321 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1513099246322 ""}
{ "Info" "" "" "2017.12.12.10:21:38 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2017.12.12.10:21:38 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1513099298151 ""}
{ "Info" "" "" "2017.12.12.10:21:38 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.12.12.10:21:38 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1513099298180 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.12.12.10:22:27 Info: Saving generation log to C:/EELE475/JG/Final Lab/soc_system" {  } {  } 0 0 "2017.12.12.10:22:27 Info: Saving generation log to C:/EELE475/JG/Final Lab/soc_system" 0 0 "Shell" 0 -1 1513099347701 ""}
{ "Info" "" "" "2017.12.12.10:22:27 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.12.12.10:22:27 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1513099347701 ""}
{ "Info" "" "" "2017.12.12.10:22:27 Info: qsys-generate \"C:\\EELE475\\JG\\Final Lab\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\EELE475\\JG\\Final Lab\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.12.12.10:22:27 Info: qsys-generate \"C:\\EELE475\\JG\\Final Lab\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\EELE475\\JG\\Final Lab\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1513099347712 ""}
{ "Info" "soc_system.qsys" "" "2017.12.12.10:22:27 Info: Loading Final Lab" {  } {  } 0 0 "2017.12.12.10:22:27 Info: Loading Final Lab" 0 0 "Shell" 0 -1 1513099347865 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Reading input file" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Reading input file" 0 0 "Shell" 0 -1 1513099348229 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1513099348241 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1513099348242 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" 0 0 "Shell" 0 -1 1513099348243 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module Qsys_LED_control_0" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module Qsys_LED_control_0" 0 0 "Shell" 0 -1 1513099348244 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1513099348247 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1513099348253 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1513099348275 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1513099348277 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1513099348278 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1513099348279 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1513099348280 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1513099348285 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1513099348294 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1513099348296 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1513099348299 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1513099348301 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1513099348303 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1513099348304 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1513099348305 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1513099348306 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Building connections" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Building connections" 0 0 "Shell" 0 -1 1513099348307 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Parameterizing connections" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1513099348316 ""}
{ "Info" "" "" "2017.12.12.10:22:28 Info: Validating" {  } {  } 0 0 "2017.12.12.10:22:28 Info: Validating" 0 0 "Shell" 0 -1 1513099348318 ""}
{ "Info" "" "" "2017.12.12.10:22:45 Info: Done reading input file" {  } {  } 0 0 "2017.12.12.10:22:45 Info: Done reading input file" 0 0 "Shell" 0 -1 1513099365138 ""}
{ "Info" "" "" "2017.12.12.10:22:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.12.12.10:22:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1513099372865 ""}
{ "Info" "" "" "2017.12.12.10:22:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.12.12.10:22:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1513099372878 ""}
{ "Info" "" "" "2017.12.12.10:22:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.12.12.10:22:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1513099372889 ""}
{ "Info" "" "" "2017.12.12.10:22:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.12.12.10:22:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1513099372904 ""}
{ "Info" "" "" "2017.12.12.10:22:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.12.12.10:22:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1513099372913 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.12.12.10:22:54 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1513099374362 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1513099374362 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info:" {  } {  } 0 0 "2017.12.12.10:22:54 Info:" 0 0 "Shell" 0 -1 1513099374363 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1513099374363 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: qsys-generate \"C:\\EELE475\\JG\\Final Lab\\soc_system.qsys\" --synthesis=VHDL --output-directory=\"C:\\EELE475\\JG\\Final Lab\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.12.12.10:22:54 Info: qsys-generate \"C:\\EELE475\\JG\\Final Lab\\soc_system.qsys\" --synthesis=VHDL --output-directory=\"C:\\EELE475\\JG\\Final Lab\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1513099374364 ""}
{ "Info" "soc_system.qsys" "" "2017.12.12.10:22:54 Info: Loading Final Lab" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Loading Final Lab" 0 0 "Shell" 0 -1 1513099374373 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Reading input file" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Reading input file" 0 0 "Shell" 0 -1 1513099374685 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1513099374688 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1513099374688 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" 0 0 "Shell" 0 -1 1513099374689 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module Qsys_LED_control_0" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module Qsys_LED_control_0" 0 0 "Shell" 0 -1 1513099374689 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1513099374690 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1513099374690 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1513099374693 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1513099374694 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1513099374695 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1513099374695 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1513099374696 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1513099374700 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1513099374709 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1513099374710 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1513099374712 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1513099374712 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1513099374713 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1513099374714 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1513099374715 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1513099374715 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Building connections" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Building connections" 0 0 "Shell" 0 -1 1513099374716 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Parameterizing connections" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1513099374719 ""}
{ "Info" "" "" "2017.12.12.10:22:54 Info: Validating" {  } {  } 0 0 "2017.12.12.10:22:54 Info: Validating" 0 0 "Shell" 0 -1 1513099374720 ""}
{ "Info" "" "" "2017.12.12.10:23:11 Info: Done reading input file" {  } {  } 0 0 "2017.12.12.10:23:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1513099391679 ""}
{ "Info" "" "" "2017.12.12.10:23:17 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.12.12.10:23:17 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1513099397291 ""}
{ "Info" "" "" "2017.12.12.10:23:17 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.12.12.10:23:17 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1513099397293 ""}
{ "Info" "" "" "2017.12.12.10:23:17 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.12.12.10:23:17 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1513099397298 ""}
{ "Info" "" "" "2017.12.12.10:23:17 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.12.12.10:23:17 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1513099397299 ""}
{ "Info" "" "" "2017.12.12.10:23:17 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.12.12.10:23:17 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1513099397299 ""}
{ "Info" "" "" "2017.12.12.10:23:25 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.12.12.10:23:25 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1513099405938 ""}
{ "Info" "" "" "2017.12.12.10:23:34 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2017.12.12.10:23:34 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1513099414324 ""}
{ "Info" "" "" "2017.12.12.10:23:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.12.12.10:23:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1513099419969 ""}
{ "Info" "" "" "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1513099421656 ""}
{ "Info" "" "" "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1513099421656 ""}
{ "Info" "" "" "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1513099421657 ""}
{ "Info" "" "" "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1513099421657 ""}
{ "Warning" "" "" "2017.12.12.10:23:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.12.12.10:23:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1513099422391 ""}
{ "Warning" "" "" "2017.12.12.10:23:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.12.12.10:23:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1513099422392 ""}
{ "Warning" "" "" "2017.12.12.10:23:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2017.12.12.10:23:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1513099422394 ""}
{ "Warning" "" "" "2017.12.12.10:23:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2017.12.12.10:23:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1513099422394 ""}
{ "Info" "" "" "2017.12.12.10:23:52 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2017.12.12.10:23:52 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1513099432259 ""}
{ "Info" "" "" "2017.12.12.10:23:52 Info: Qsys_LED_control_0: \"soc_system\" instantiated Qsys_LED_control \"Qsys_LED_control_0\"" {  } {  } 0 0 "2017.12.12.10:23:52 Info: Qsys_LED_control_0: \"soc_system\" instantiated Qsys_LED_control \"Qsys_LED_control_0\"" 0 0 "Shell" 0 -1 1513099432290 ""}
{ "Info" "" "" "2017.12.12.10:23:53 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2017.12.12.10:23:53 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1513099433011 ""}
{ "Info" "" "" "2017.12.12.10:23:53 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.12.12.10:23:53 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1513099433057 ""}
{ "Info" "" "" "2017.12.12.10:23:54 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.12.12.10:23:54 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1513099434559 ""}
{ "Info" "" "" "2017.12.12.10:23:55 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.12.12.10:23:55 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1513099435669 ""}
{ "Info" "" "" "2017.12.12.10:23:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.12.12.10:23:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1513099438357 ""}
{ "Info" "" "" "2017.12.12.10:23:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.12.12.10:23:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1513099438423 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.12.12.10:23:58 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7512_5720964612577928996.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7512_5720964612577928996.dir/0004_jtag_uart_gen/" {  } {  } 0 0 "2017.12.12.10:23:58 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7512_5720964612577928996.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7512_5720964612577928996.dir/0004_jtag_uart_gen/" 0 0 "Shell" 0 -1 1513099438424 ""}
{ "Info" "" "" "2017.12.12.10:24:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.12.12.10:24:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1513099441152 ""}
{ "Info" "" "" "2017.12.12.10:24:01 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.12.12.10:24:01 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1513099441159 ""}
{ "Info" "" "" "2017.12.12.10:24:01 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2017.12.12.10:24:01 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1513099441202 ""}
{ "Info" "" "" "2017.12.12.10:24:01 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.12.12.10:24:01 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1513099441244 ""}
{ "Info" "" "" "2017.12.12.10:24:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.12.10:24:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513099442429 ""}
{ "Info" "" "" "2017.12.12.10:24:03 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.12.12.10:24:03 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1513099443395 ""}
{ "Info" "" "" "2017.12.12.10:24:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.12.10:24:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513099445945 ""}
{ "Info" "" "" "2017.12.12.10:24:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.12.10:24:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513099446269 ""}
{ "Info" "" "" "2017.12.12.10:24:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.12.10:24:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513099446623 ""}
{ "Info" "" "" "2017.12.12.10:24:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.12.10:24:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513099446983 ""}
{ "Info" "" "" "2017.12.12.10:24:08 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.12.12.10:24:08 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1513099448926 ""}
{ "Info" "" "" "2017.12.12.10:24:10 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2017.12.12.10:24:10 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1513099450006 ""}
{ "Info" "" "" "2017.12.12.10:24:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.12.12.10:24:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1513099451171 ""}
{ "Info" "" "" "2017.12.12.10:24:11 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2017.12.12.10:24:11 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1513099451835 ""}
{ "Info" "" "" "2017.12.12.10:24:11 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.12.12.10:24:11 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1513099451938 ""}
{ "Info" "" "" "2017.12.12.10:24:11 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.12.12.10:24:11 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1513099451990 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1513099452026 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1513099452109 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1513099452313 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1513099452399 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1513099452444 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1513099452480 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1513099452523 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1513099452565 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1513099452617 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1513099452643 ""}
{ "Info" "" "" "2017.12.12.10:24:12 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.12.12.10:24:12 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1513099452939 ""}
{ "Info" "" "" "2017.12.12.10:24:13 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.12.12.10:24:13 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1513099453632 ""}
{ "Info" "" "" "2017.12.12.10:24:13 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2017.12.12.10:24:13 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1513099453685 ""}
{ "Info" "" "" "2017.12.12.10:24:13 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2017.12.12.10:24:13 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1513099453753 ""}
{ "Info" "" "" "2017.12.12.10:24:13 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2017.12.12.10:24:13 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1513099453837 ""}
{ "Info" "" "" "2017.12.12.10:24:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.12.12.10:24:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1513099453957 ""}
{ "Info" "" "" "2017.12.12.10:24:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.12.12.10:24:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1513099453998 ""}
{ "Info" "" "" "2017.12.12.10:24:14 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2017.12.12.10:24:14 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1513099454150 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099454261 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099454262 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099454264 ""}
{ "Info" "" "" "2017.12.12.10:24:14 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.12.12.10:24:14 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1513099454291 ""}
{ "Info" "" "" "2017.12.12.10:24:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.12.12.10:24:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1513099454402 ""}
{ "Info" "" "" "2017.12.12.10:24:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.12.12.10:24:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1513099454444 ""}
{ "Info" "" "" "2017.12.12.10:24:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.12.12.10:24:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1513099454487 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099454504 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1513099455030 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1513099455089 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1513099455133 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1513099455187 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1513099455240 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1513099455292 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455355 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455355 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1513099455370 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1513099455424 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455470 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1513099455480 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1513099455538 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455577 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1513099455609 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455642 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455643 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455645 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1513099455717 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1513099455767 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1513099455779 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1513099455826 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455844 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1513099455854 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1513099455900 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455920 ""}
{ "Info" "" "" "2017.12.12.10:24:15 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2017.12.12.10:24:15 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1513099455971 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455999 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099455999 ""}
{ "Info" "" "" "2017.12.12.10:24:16 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.12.12.10:24:16 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1513099456040 ""}
{ "Info" "" "" "2017.12.12.10:24:16 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.12.12.10:24:16 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1513099456081 ""}
{ "Info" "" "" "2017.12.12.10:24:16 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.12.12.10:24:16 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1513099456091 ""}
{ "Info" "" "" "2017.12.12.10:24:16 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.12.12.10:24:16 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1513099456150 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:16 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:16 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099456169 ""}
{ "Info" "" "" "2017.12.12.10:24:16 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.12.12.10:24:16 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1513099456186 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.12.12.10:24:16 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.12.12.10:24:16 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1513099456202 ""}
{ "Info" "" "" "2017.12.12.10:24:16 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.12.12.10:24:16 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1513099456730 ""}
{ "Info" "" "" "2017.12.12.10:25:17 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.12.12.10:25:17 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1513099517494 ""}
{ "Info" "" "" "2017.12.12.10:25:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.12.12.10:25:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1513099517936 ""}
{ "Info" "" "" "2017.12.12.10:25:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.12.12.10:25:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1513099517965 ""}
{ "Info" "" "" "2017.12.12.10:25:17 Info: soc_system: Done \"soc_system\" with 63 modules, 131 files" {  } {  } 0 0 "2017.12.12.10:25:17 Info: soc_system: Done \"soc_system\" with 63 modules, 131 files" 0 0 "Shell" 0 -1 1513099517979 ""}
{ "Info" "" "" "2017.12.12.10:25:20 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.12.12.10:25:20 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1513099520336 ""}
{ "Info" "" "" "2017.12.12.10:25:20 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.12.12.10:25:20 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1513099520337 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1513099542872 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1513099567868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 4 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513099567869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:26:07 2017 " "Processing ended: Tue Dec 12 10:26:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513099567869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:01 " "Elapsed time: 00:06:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513099567869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:02 " "Total CPU time (on all processors): 00:09:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513099567869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1513099567869 ""}
