<html>

<head>
    <meta charset="utf-8" />
<meta name="description" content="" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>
    IC | 1/2顶点
</title>
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1561363853244">
<!-- <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous"> -->
<link href="https://cdn.bootcss.com/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<!-- js -->
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<script src="https://halftop.github.io/media/js/jquery.sticky-sidebar.min.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<script src="https://cdn.bootcss.com/moment.js/2.23.0/moment.min.js"></script>


</head>

<body>
    <div class="main">
        <div class="header">
    <div class="nav">
        <div class="logo">
            <a href="https://halftop.github.io">
                <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1561363853244" alt="">
            </a>
            <div class="site-title">
                <h1>
                    1/2顶点
                </h1>
            </div>
        </div>
        <span class="menu-btn fa fa-align-justify"></span>
        <div class="menu-container">
            <ul>
                
                    
                            <li>
                                <a href="/" class="menu">
                                    首页
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/archives" class="menu">
                                    归档
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/tags" class="menu">
                                    标签
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/post/about" class="menu">
                                    关于
                                </a>
                            </li>
                            
                                
            </ul>
        </div>
    </div>
</div>

<script>
    $(document).ready(function() {
        $(".menu-btn").click(function() {
            $(".menu-container").slideToggle();
        });
        $(window).resize(function() {

            if (window.matchMedia('(min-width: 960px)').matches) {
                $(".menu-container").css('display', 'block')
            } else {
                $(".menu-container").css('display', 'none')
            }

        });
    });
</script>

            <div id="main-content" class="post-container main-container">
                <div id="content" class="main-container-left">
                    
    <div class="i-card">
        <b>标签：#
        IC</b>
    </div>
    
        
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_FIFO">
                        Verilog99题-FIFO设计
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-06-03</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-primary">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-error">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_FIFO" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/06/03/5cf535d3d954861774.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的58-61题是关于FIFO设计，包括同步FIFO，异步FIFO和FIFO最小深度计算等问题。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_FIFO">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/amba-apb">
                        AMBA-APB总线协议学习
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-22</time>
                    
                        <a href="https://halftop.github.io/tag/xaWEXZu1_" class="post-tag i-tag
                            i-tag-">
            #接口协议
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-error">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-primary">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/amba-apb" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/22/5ce568005748469253.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="简介">简介</h2>
<blockquote>
<p>The Advanced Peripheral Bus(APB)is part of the Advanced Microcontroller Bus architecture (AMBA)protocol family. It defines a low-cost interface that is optimized for minimal consumption and reduced interface complexity.</p>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/amba-apb">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day10">
                        Verilog没有葵花宝典——day10（PWM）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-08</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-banana">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-error">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-banana">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-info">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day10" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/09/5cd38c0ec7b89.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<p>用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。</p>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day10">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_31to37">
                        Verilog99题——31-37题（存储相关）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-04</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-warning">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-info">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-primary">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_31to37" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/05/5cce53c62ccaa.jpeg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的31-37题是存储相关。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_31to37">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day4">
                        Verilog没有葵花宝典——day4（组合逻辑）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-25</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_4">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day4" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/04/25/5cc1d3dce9134.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>什么是竞争和冒险？</li>
<li>设计一个2-4译码器。</li>
<li>输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</li>
<li>如果一个标准单元库只有三个cell：2输入mux(o = s ？a ：b;)，TIEH(输出常数1)，TIEL(输出常数0)，如何实现以下功能？
<ol>
<li>反相器inv</li>
<li>缓冲器buffer</li>
<li>两输入与门and2</li>
<li>两输入或门or2</li>
<li>四输入的mux  mux4</li>
<li>一位全加器 fa</li>
</ol>
</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day4">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day3">
                        Verilog没有葵花宝典——day3（标准单元库）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-24</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-other_4">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_3">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day3" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccba0d941f6a.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h3 id="题目">题目</h3>
<blockquote>
<ol>
<li>了解目录结构：与前端相关的比如文档(doc)，仿真模型(verilog/vhdl)，标准单元库(synopsys/symbols)。</li>
<li>阅读文档transition time, propagation delay等参数的定义。</li>
<li>阅读文档Power Dissipation/Calculation的描述。</li>
<li>阅读文档Delay calculation的描述。</li>
<li>提供了哪些类型的cell？</li>
<li>Verilog文件中包含了哪些信息？</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day3">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day2">
                        Verilog没有葵花宝典——day2（门电路）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-23</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_4">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-banana">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day2" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccba16db6654.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>画一下电路图：CMOS反相器、与非门、或非门、三态输出门、漏极开路门。</li>
<li>解释一下Vih，Vil，Vol，Voh，Vt，Iddq</li>
<li>CMOS反相器的速度与哪些因素有关？什么是转换时间（transition time）和传播延迟（propagation delay）？</li>
<li>CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？</li>
<li>什么是latch-up(闩锁效应)？</li>
<li>相同面积的cmos与非门和或非门哪个更快？</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day2">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day1">
                        Verilog没有葵花宝典——day1（进制与编码）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-22</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-primary">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-success">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_4">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day1" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/04/25/5cc1d354629e4.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>bit, byte, word, dword, qword的区别。</li>
<li>什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围。</li>
<li>十进制转换为二进制编码： 127， （-127），127.375，（-127.375）</li>
<li>设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</li>
<li>异步FIFO深度为17，如何设计地址格雷码？</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day1">Read More ~</a>
                            </div>
                </div>
            </article>
            
                <!-- 翻页 -->
                
                </div>
                <!--  -->
                <div class="main-container-middle"></div>
                <!--  -->
                <div id="sidebar" class="main-container-right">

                    <!-- 个人信息 -->
                    
    <div class="id_card i-card">
        <div class="id_card-avatar" style="background-image: url(https://halftop.github.io/images/avatar.png?v=1561363853244)">
        </div>
        <h1 class="id_card-title">
            1/2顶点
        </h1>
        <h2 class="id_card-description">
                有输入有输出，才是正确的学习方式    
        </h2>
        <!--  -->
        <div class="id_card-sns">
            <!-- github -->
            
                <a href="https://github.com/halftop" target="_blank" rel="noopener noreferrer"><i
                class="fa fa-github"></i></a>
                
                    <!-- twitter -->
                    
                            <!-- weibo -->
                            
                                    <!-- facebook -->
                                    

        </div>
    </div>
    

                        <!-- 公告栏 -->
                        

                </div>
            </div>



            <div class="site-footer">
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center> | 
  <a class="rss" href="https://halftop.github.io/atom.xml" target="_blank">RSS</a>
</div>

<script>
  hljs.initHighlightingOnLoad()
</script>

    </div>
    <script>
        $('#sidebar').stickySidebar({
            topSpacing: 80,
            // bottomSpacing: 60
        });
    </script>
</body>

</html>