xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
xst -intstyle ise -ifn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.xst" -ofn "C:/Modeltech_pe_edu_10.4a/DFG_FPGA/DFG_FPGA/Xilinx_Project/Xilinx_Project_Workspace/AlU_EXPERIMENT_32.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6vlx240t-ff1156-1 AlU_EXPERIMENT_32.ngc AlU_EXPERIMENT_32.ngd  
map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o AlU_EXPERIMENT_32_map.ncd AlU_EXPERIMENT_32.ngd AlU_EXPERIMENT_32.pcf 
par -w -intstyle ise -ol high -mt off AlU_EXPERIMENT_32_map.ncd AlU_EXPERIMENT_32.ncd AlU_EXPERIMENT_32.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml AlU_EXPERIMENT_32.twx AlU_EXPERIMENT_32.ncd -o AlU_EXPERIMENT_32.twr AlU_EXPERIMENT_32.pcf 
