Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Aug 11 20:11:11 2024
| Host         : WhiteRabbit running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                    44          
XDCC-5     Warning   User Non-Timing constraint/property overwritten  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.159        0.000                      0                34965        0.025        0.000                      0                34937        1.845        0.000                       0                 12434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {1.750 3.750}        4.000           250.000         
  clk_out3_system_pll_0_0  {2.250 4.250}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.159        0.000                      0                34937        0.025        0.000                      0                34937        3.020        0.000                       0                 12424  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clk_out3_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.253        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_out1_system_pll_0_0                           
(none)                   clk_out2_system_pll_0_0                           
(none)                   clk_out3_system_pll_0_0                           
(none)                   clkfbout_system_pll_0_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.456ns (6.154%)  route 6.954ns (93.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 5.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.954     4.435    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X75Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.556     5.425    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X75Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                         clock pessimism             -0.556     4.869    
                         clock uncertainty           -0.069     4.799    
    SLICE_X75Y11         FDRE (Setup_fdre_C_CE)      -0.205     4.594    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.456ns (6.154%)  route 6.954ns (93.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 5.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.954     4.435    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.556     5.425    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/C
                         clock pessimism             -0.556     4.869    
                         clock uncertainty           -0.069     4.799    
    SLICE_X74Y11         FDRE (Setup_fdre_C_CE)      -0.205     4.594    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.456ns (6.154%)  route 6.954ns (93.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 5.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.954     4.435    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.556     5.425    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/C
                         clock pessimism             -0.556     4.869    
                         clock uncertainty           -0.069     4.799    
    SLICE_X74Y11         FDRE (Setup_fdre_C_CE)      -0.205     4.594    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.456ns (6.154%)  route 6.954ns (93.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 5.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.954     4.435    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.556     5.425    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                         clock pessimism             -0.556     4.869    
                         clock uncertainty           -0.069     4.799    
    SLICE_X74Y11         FDRE (Setup_fdre_C_CE)      -0.205     4.594    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.456ns (6.154%)  route 6.954ns (93.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 5.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.954     4.435    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/E[0]
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.556     5.425    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X74Y11         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]/C
                         clock pessimism             -0.556     4.869    
                         clock uncertainty           -0.069     4.799    
    SLICE_X74Y11         FDRE (Setup_fdre_C_CE)      -0.205     4.594    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.456ns (6.155%)  route 6.952ns (93.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.576ns = ( 5.424 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.952     4.433    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/E[0]
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.555     5.424    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/C
                         clock pessimism             -0.556     4.868    
                         clock uncertainty           -0.069     4.798    
    SLICE_X72Y12         FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.456ns (6.155%)  route 6.952ns (93.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.576ns = ( 5.424 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.952     4.433    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/E[0]
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.555     5.424    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11]/C
                         clock pessimism             -0.556     4.868    
                         clock uncertainty           -0.069     4.798    
    SLICE_X72Y12         FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.456ns (6.155%)  route 6.952ns (93.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.576ns = ( 5.424 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.952     4.433    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/E[0]
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.555     5.424    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2]/C
                         clock pessimism             -0.556     4.868    
                         clock uncertainty           -0.069     4.798    
    SLICE_X72Y12         FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.456ns (6.155%)  route 6.952ns (93.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.576ns = ( 5.424 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.952     4.433    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/E[0]
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.555     5.424    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]/C
                         clock pessimism             -0.556     4.868    
                         clock uncertainty           -0.069     4.798    
    SLICE_X72Y12         FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.456ns (6.155%)  route 6.952ns (93.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.576ns = ( 5.424 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.975ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.257    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.672 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.789    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.688 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.713    -2.975    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X64Y60         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.519 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=505, routed)         6.952     4.433    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/E[0]
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.555     5.424    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X72Y12         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]/C
                         clock pessimism             -0.556     4.868    
                         clock uncertainty           -0.069     4.798    
    SLICE_X72Y12         FDRE (Setup_fdre_C_CE)      -0.205     4.593    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.593    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/cic_3/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.337%)  route 0.217ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.591    -0.436    system_i/cic_3/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X87Y48         FDRE                                         r  system_i/cic_3/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  system_i/cic_3/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[72]/Q
                         net (fo=1, routed)           0.217    -0.077    system_i/cic_3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[67]
    SLICE_X89Y50         FDRE                                         r  system_i/cic_3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.854    -0.370    system_i/cic_3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X89Y50         FDRE                                         r  system_i/cic_3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[67]/C
                         clock pessimism              0.197    -0.172    
    SLICE_X89Y50         FDRE (Hold_fdre_C_D)         0.070    -0.102    system_i/cic_3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[67]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.187%)  route 0.183ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.586    -0.441    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X65Y49         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.313 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]/Q
                         net (fo=1, routed)           0.183    -0.130    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg_n_0_[0][8]
    SLICE_X65Y50         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.849    -0.375    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X65Y50         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                         clock pessimism              0.197    -0.177    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.022    -0.155    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.343%)  route 0.217ns (60.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.543    -0.484    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X49Y73         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].i_reg/Q
                         net (fo=2, routed)           0.217    -0.125    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_array[2]_3[7]
    SLICE_X51Y74         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.804    -0.420    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X51Y74         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]/C
                         clock pessimism              0.192    -0.227    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.076    -0.151    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[20].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.543    -0.484    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X49Y73         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[20].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[20].i_reg/Q
                         net (fo=2, routed)           0.224    -0.119    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_array[2]_3[8]
    SLICE_X51Y74         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.804    -0.420    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X51Y74         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[8]/C
                         clock pessimism              0.192    -0.227    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.078    -0.149    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.901%)  route 0.218ns (57.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.539    -0.488    system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X50Y75         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[74]/Q
                         net (fo=1, routed)           0.218    -0.105    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[69]
    SLICE_X48Y79         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.813    -0.411    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X48Y79         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[69]/C
                         clock pessimism              0.192    -0.218    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.075    -0.143    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[69]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.579    -0.448    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/aclk
    SLICE_X61Y56         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/Q
                         net (fo=1, routed)           0.115    -0.192    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/Q[15]
    SLICE_X58Y56         SRL16E                                       r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.847    -0.377    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X58Y56         SRL16E                                       r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/CLK
                         clock pessimism             -0.037    -0.414    
    SLICE_X58Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.231    system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.708%)  route 0.203ns (61.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.580    -0.447    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X64Y50         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.319 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/Q
                         net (fo=2, routed)           0.203    -0.116    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/D[6]
    SLICE_X63Y45         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.853    -0.371    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X63Y45         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
                         clock pessimism              0.197    -0.173    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.016    -0.157    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.576    -0.451    system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X60Y62         FDRE                                         r  system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.119    -0.191    system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[15]
    SLICE_X58Y62         SRL16E                                       r  system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.843    -0.381    system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X58Y62         SRL16E                                       r  system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism             -0.037    -0.418    
    SLICE_X58Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.235    system_i/fir_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.876%)  route 0.241ns (63.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.578    -0.449    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X59Y51         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/Q
                         net (fo=2, routed)           0.241    -0.066    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/D[12]
    SLICE_X58Y48         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.853    -0.371    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X58Y48         FDRE                                         r  system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/C
                         clock pessimism              0.197    -0.173    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.059    -0.114    system_i/fir_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.625%)  route 0.230ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.810    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.596 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.052    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.584    -0.443    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X82Y50         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=2, routed)           0.230    -0.049    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/nd_array_3
    SLICE_X78Y49         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.845 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.253    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.224 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.858    -0.366    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/aclk
    SLICE_X78Y49         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                         clock pessimism              0.197    -0.168    
    SLICE_X78Y49         FDRE (Hold_fdre_C_D)         0.070    -0.098    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9     system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9     system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y10    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y10    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11    system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y9     system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y9     system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y77    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y77    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y77    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y77    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y80    system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17  system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X1Y133   system_i/dac_0/inst/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 2.250 4.250 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y18  system_i/pll_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X1Y134   system_i/dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y1  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.474ns = ( 5.526 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.085     2.085 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.085    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X1Y84         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.657     5.526    system_i/adc_0/inst/aclk
    ILOGIC_X1Y84         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.526    
                         clock uncertainty           -0.177     5.349    
    ILOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.011     5.338    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 1.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.474ns = ( 5.526 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.074     2.074 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.074    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X1Y83         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.657     5.526    system_i/adc_0/inst/aclk
    ILOGIC_X1Y83         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.526    
                         clock uncertainty           -0.177     5.349    
    ILOGIC_X1Y83         FDRE (Setup_fdre_C_D)       -0.011     5.338    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 1.064ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.478ns = ( 5.522 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.064     2.064 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.064    system_i/adc_0/inst/adc_dat_a[3]
    ILOGIC_X1Y79         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.653     5.522    system_i/adc_0/inst/aclk
    ILOGIC_X1Y79         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.522    
                         clock uncertainty           -0.177     5.345    
    ILOGIC_X1Y79         FDRE (Setup_fdre_C_D)       -0.011     5.334    system_i/adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 1.063ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.478ns = ( 5.522 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.063     2.063 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.063    system_i/adc_0/inst/adc_dat_a[11]
    ILOGIC_X1Y80         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.653     5.522    system_i/adc_0/inst/aclk
    ILOGIC_X1Y80         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.522    
                         clock uncertainty           -0.177     5.345    
    ILOGIC_X1Y80         FDRE (Setup_fdre_C_D)       -0.011     5.334    system_i/adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.473ns = ( 5.527 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X1Y86         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.658     5.527    system_i/adc_0/inst/aclk
    ILOGIC_X1Y86         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.527    
                         clock uncertainty           -0.177     5.350    
    ILOGIC_X1Y86         FDRE (Setup_fdre_C_D)       -0.011     5.339    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.339    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.473ns = ( 5.527 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[0]
    ILOGIC_X1Y85         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.658     5.527    system_i/adc_0/inst/aclk
    ILOGIC_X1Y85         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.527    
                         clock uncertainty           -0.177     5.350    
    ILOGIC_X1Y85         FDRE (Setup_fdre_C_D)       -0.011     5.339    system_i/adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.339    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 1.055ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.469ns = ( 5.531 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.055     2.055 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.055    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X1Y93         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.662     5.531    system_i/adc_0/inst/aclk
    ILOGIC_X1Y93         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.531    
                         clock uncertainty           -0.177     5.354    
    ILOGIC_X1Y93         FDRE (Setup_fdre_C_D)       -0.011     5.343    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 1.031ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.469ns = ( 5.531 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.031     2.031 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.031    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X1Y92         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.662     5.531    system_i/adc_0/inst/aclk
    ILOGIC_X1Y92         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.531    
                         clock uncertainty           -0.177     5.354    
    ILOGIC_X1Y92         FDRE (Setup_fdre_C_D)       -0.011     5.343    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 1.015ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.475ns = ( 5.525 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.015     2.015 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.015    system_i/adc_0/inst/adc_dat_a[12]
    ILOGIC_X1Y82         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.656     5.525    system_i/adc_0/inst/aclk
    ILOGIC_X1Y82         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.525    
                         clock uncertainty           -0.177     5.348    
    ILOGIC_X1Y82         FDRE (Setup_fdre_C_D)       -0.011     5.337    system_i/adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 adc_dat_b_i[11]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_b_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 1.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.475ns = ( 5.525 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W20                                               0.000     1.000 r  adc_dat_b_i[11] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[11]
    W20                  IBUF (Prop_ibuf_I_O)         1.014     2.014 r  adc_dat_b_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     2.014    system_i/adc_0/inst/adc_dat_b[9]
    ILOGIC_X1Y67         FDRE                                         r  system_i/adc_0/inst/int_dat_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032     2.058 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     3.778    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.869 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.656     5.525    system_i/adc_0/inst/aclk
    ILOGIC_X1Y67         FDRE                                         r  system_i/adc_0/inst/int_dat_b_reg_reg[9]/C
                         clock pessimism              0.000     5.525    
                         clock uncertainty           -0.177     5.348    
    ILOGIC_X1Y67         FDRE (Setup_fdre_C_D)       -0.011     5.337    system_i/adc_0/inst/int_dat_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                  3.323    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_pll_0_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.839ns (99.946%)  route 0.001ns (0.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.984     3.760    system_i/dac_0/inst/aclk
    OLOGIC_X1Y135        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y135        ODDR (Prop_oddr_C_Q)         0.204     3.964 r  system_i/dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.965    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         1.635     5.600 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.600    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.830ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.984     3.760    system_i/dac_0/inst/aclk
    OLOGIC_X1Y136        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.204     3.964 r  system_i/dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.965    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         1.626     5.591 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.591    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.817ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.986     3.762    system_i/dac_0/inst/aclk
    OLOGIC_X1Y108        ODDR                                         f  system_i/dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.204     3.966 r  system_i/dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     3.967    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.613     5.580 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.580    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.815ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.986     3.762    system_i/dac_0/inst/aclk
    OLOGIC_X1Y107        ODDR                                         f  system_i/dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.204     3.966 r  system_i/dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     3.967    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.611     5.578 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.578    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.810ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.982     3.758    system_i/dac_0/inst/aclk
    OLOGIC_X1Y131        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y131        ODDR (Prop_oddr_C_Q)         0.204     3.962 r  system_i/dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.963    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         1.606     5.569 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.569    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.807ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.980     3.756    system_i/dac_0/inst/aclk
    OLOGIC_X1Y130        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     3.960 r  system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.961    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         1.603     5.564 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.564    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.804ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.982     3.758    system_i/dac_0/inst/aclk
    OLOGIC_X1Y132        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y132        ODDR (Prop_oddr_C_Q)         0.204     3.962 r  system_i/dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.963    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         1.600     5.564 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.564    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.806ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.980     3.756    system_i/dac_0/inst/aclk
    OLOGIC_X1Y129        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y129        ODDR (Prop_oddr_C_Q)         0.204     3.960 r  system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.961    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         1.602     5.563 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.563    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.769ns (99.943%)  route 0.001ns (0.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.984     3.760    system_i/dac_0/inst/aclk
    OLOGIC_X1Y116        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     3.964 r  system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.965    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.565     5.530 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.530    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.766ns (99.943%)  route 0.001ns (0.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       0.984     3.760    system_i/dac_0/inst/aclk
    OLOGIC_X1Y115        ODDR                                         f  system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.204     3.964 r  system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.965    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.562     5.527 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.527    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.392ns  (logic 3.391ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.827    -2.304    system_i/dac_0/inst/aclk
    OLOGIC_X1Y120        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.411    -1.893 r  system_i/dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.892    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         2.980     1.088 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.088    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.391ns  (logic 3.390ns (99.970%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.833    -2.299    system_i/dac_0/inst/aclk
    OLOGIC_X1Y114        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.411    -1.888 r  system_i/dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.887    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         2.979     1.092 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.092    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.391ns  (logic 3.390ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.833    -2.299    system_i/dac_0/inst/aclk
    OLOGIC_X1Y113        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.411    -1.888 r  system_i/dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.887    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         2.979     1.092 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.092    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.397ns  (logic 3.396ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.827    -2.304    system_i/dac_0/inst/aclk
    OLOGIC_X1Y119        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y119        ODDR (Prop_oddr_C_Q)         0.411    -1.893 r  system_i/dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.892    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         2.985     1.093 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.093    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.402ns  (logic 3.401ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.837    -2.295    system_i/dac_0/inst/aclk
    OLOGIC_X1Y142        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y142        ODDR (Prop_oddr_C_Q)         0.411    -1.884 r  system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.883    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         2.990     1.107 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.107    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 3.402ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.837    -2.295    system_i/dac_0/inst/aclk
    OLOGIC_X1Y141        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y141        ODDR (Prop_oddr_C_Q)         0.411    -1.884 r  system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.883    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         2.991     1.108 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.108    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.408ns  (logic 3.407ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.832    -2.300    system_i/dac_0/inst/aclk
    OLOGIC_X1Y115        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    -1.889 r  system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.888    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         2.996     1.108 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.108    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.410ns  (logic 3.409ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.832    -2.300    system_i/dac_0/inst/aclk
    OLOGIC_X1Y116        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.411    -1.889 r  system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.888    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         2.998     1.111 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.111    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.448ns  (logic 3.447ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.827    -2.304    system_i/dac_0/inst/aclk
    OLOGIC_X1Y129        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y129        ODDR (Prop_oddr_C_Q)         0.411    -1.893 r  system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.892    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.036     1.144 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.144    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.448ns  (logic 3.447ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=12424, routed)       1.827    -2.304    system_i/dac_0/inst/aclk
    OLOGIC_X1Y130        ODDR                                         r  system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.411    -1.893 r  system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.892    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.036     1.145 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.145    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_system_pll_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.841ns (99.946%)  route 0.001ns (0.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_pll_0_0 fall edge)
                                                      3.750     3.750 f  
    U18                                               0.000     3.750 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     3.750    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.151 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.632    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     1.905 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.497    system_i/pll_0/inst/clk_out2_system_pll_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.526 f  system_i/pll_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.984     3.510    system_i/dac_0/inst/ddr_clk
    OLOGIC_X1Y133        ODDR                                         f  system_i/dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y133        ODDR (Prop_oddr_C_Q)         0.204     3.714 r  system_i/dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     3.715    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.637     5.352 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.352    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_system_pll_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 3.481ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_pll_0_0 rise edge)
                                                      1.750     1.750 r  
    U18                                               0.000     1.750 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     1.750    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     2.659 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     3.840    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -4.192 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -2.472    system_i/pll_0/inst/clk_out2_system_pll_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.381 r  system_i/pll_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.832    -0.550    system_i/dac_0/inst/ddr_clk
    OLOGIC_X1Y133        ODDR                                         r  system_i/dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y133        ODDR (Prop_oddr_C_Q)         0.411    -0.139 r  system_i/dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001    -0.138    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.070     2.932 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.932    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out3_system_pll_0_0  {rise@2.250ns fall@4.250ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.854ns (99.946%)  route 0.001ns (0.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      2.250     2.250 r  
    U18                                               0.000     2.250 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     2.250    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     2.651 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.132    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.405 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.592     0.997    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.026 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.984     2.010    system_i/dac_0/inst/wrt_clk
    OLOGIC_X1Y134        ODDR                                         r  system_i/dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.204     2.214 r  system_i/dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.215    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.650     3.865 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out3_system_pll_0_0  {rise@2.250ns fall@4.250ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 3.494ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 fall edge)
                                                      0.250     0.250 f  
    U18                                               0.000     0.250 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.250    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     1.159 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.340    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.032    -5.692 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.720    -3.972    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.881 f  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.832    -2.050    system_i/dac_0/inst/wrt_clk
    OLOGIC_X1Y134        ODDR                                         f  system_i/dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -1.639 r  system_i/dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001    -1.638    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.083     1.445 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.445    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.882    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727     2.155 f  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     2.747    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.776 f  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.864     3.640    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.090    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -5.942 r  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -4.222    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.131 r  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.513    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





