
*** Running vivado
    with args -log qwi12_petaled.vdi -applog -m64 -messageDb vivado.pb -mode batch -source qwi12_petaled.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source qwi12_petaled.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'u_system/axi_gpio_0/U0'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'u_system/axi_gpio_0/U0'
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'u_system/axi_gpio_0/U0'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'u_system/axi_gpio_0/U0'
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'u_system/processing_system7_0/inst'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'u_system/processing_system7_0/inst'
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/.depend/qwi_base/build/constraints/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/qiweiw/workspace/qwi12_petaled/.build/.depend/qwi_base/build/constraints/pinout.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/qiweiw/workspace/qwi12_petaled/.build/.depend/qwi_base/build/constraints/pinout.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/qiweiw/workspace/qwi12_petaled/.build/.depend/qwi_base/build/constraints/pinout.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/qiweiw/workspace/qwi12_petaled/.build/.depend/qwi_base/build/constraints/pinout.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/.depend/qwi_base/build/constraints/pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.371 ; gain = 248.875 ; free physical = 722 ; free virtual = 2490
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1194.383 ; gain = 20.008 ; free physical = 716 ; free virtual = 2485
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e140144a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dca9a56c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1591.875 ; gain = 0.000 ; free physical = 353 ; free virtual = 2137

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 51 cells.
Phase 2 Constant Propagation | Checksum: 13e8b3c5b

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1591.875 ; gain = 0.000 ; free physical = 352 ; free virtual = 2137

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 236 unconnected nets.
INFO: [Opt 31-11] Eliminated 278 unconnected cells.
Phase 3 Sweep | Checksum: 1b36bc397

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1591.875 ; gain = 0.000 ; free physical = 352 ; free virtual = 2137

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.875 ; gain = 0.000 ; free physical = 352 ; free virtual = 2137
Ending Logic Optimization Task | Checksum: 1b36bc397

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1591.875 ; gain = 0.000 ; free physical = 352 ; free virtual = 2137

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b36bc397

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1591.875 ; gain = 0.000 ; free physical = 352 ; free virtual = 2137
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1591.875 ; gain = 427.504 ; free physical = 352 ; free virtual = 2137
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1623.891 ; gain = 0.000 ; free physical = 349 ; free virtual = 2136
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.runs/impl_1/qwi12_petaled_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1623.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 2136
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 2136

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: b8172187

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1623.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 2136
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: b8172187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1627.891 ; gain = 3.984 ; free physical = 341 ; free virtual = 2135

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: b8172187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1627.891 ; gain = 3.984 ; free physical = 341 ; free virtual = 2135

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: aa865486

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1627.891 ; gain = 3.984 ; free physical = 341 ; free virtual = 2135
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111f0cd30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1627.891 ; gain = 3.984 ; free physical = 341 ; free virtual = 2135

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 188fc134e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1627.891 ; gain = 3.984 ; free physical = 338 ; free virtual = 2135
Phase 1.2.1 Place Init Design | Checksum: 12d8dadd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 328 ; free virtual = 2125
Phase 1.2 Build Placer Netlist Model | Checksum: 12d8dadd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 328 ; free virtual = 2125

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 12d8dadd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 327 ; free virtual = 2125
Phase 1.3 Constrain Clocks/Macros | Checksum: 12d8dadd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 327 ; free virtual = 2125
Phase 1 Placer Initialization | Checksum: 12d8dadd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 327 ; free virtual = 2125

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ecb31d83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 321 ; free virtual = 2120

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ecb31d83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 321 ; free virtual = 2120

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1877c6791

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 320 ; free virtual = 2120

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cdf9fd7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 320 ; free virtual = 2120

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: cdf9fd7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 320 ; free virtual = 2120

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10da5a4e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 320 ; free virtual = 2120

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10da5a4e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 320 ; free virtual = 2120

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1390fe766

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1390fe766

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1390fe766

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1390fe766

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116
Phase 3.7 Small Shape Detail Placement | Checksum: 1390fe766

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1433cef6d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116
Phase 3 Detail Placement | Checksum: 1433cef6d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1636.527 ; gain = 12.621 ; free physical = 315 ; free virtual = 2116

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 117bbceb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 117bbceb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 117bbceb4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1f5674e5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1f5674e5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1f5674e5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.569. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Phase 4.1.3 Post Placement Optimization | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Phase 4.1 Post Commit Optimization | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Phase 4.4 Placer Reporting | Checksum: 1db44fc03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1425c3ebf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1425c3ebf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
Ending Placer Task | Checksum: f650f71c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.625 ; free physical = 315 ; free virtual = 2116
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.531 ; gain = 13.633 ; free physical = 315 ; free virtual = 2116
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1637.531 ; gain = 0.000 ; free physical = 312 ; free virtual = 2116
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1637.535 ; gain = 0.000 ; free physical = 310 ; free virtual = 2111
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1637.535 ; gain = 0.000 ; free physical = 310 ; free virtual = 2111
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1637.535 ; gain = 0.000 ; free physical = 309 ; free virtual = 2111
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f496f8a7 ConstDB: 0 ShapeSum: 1b9fe75 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 178c4c049

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1728.203 ; gain = 90.656 ; free physical = 71 ; free virtual = 1746

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 178c4c049

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1733.203 ; gain = 95.656 ; free physical = 70 ; free virtual = 1745

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 178c4c049

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1741.203 ; gain = 103.656 ; free physical = 83 ; free virtual = 1742
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d11c7f7b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.604 | TNS=0.000  | WHS=-0.225 | THS=-21.915|

Phase 2 Router Initialization | Checksum: 1bd7c7a54

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 183b28cd9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 252f9c622

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.514 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eaf6106d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
Phase 4 Rip-up And Reroute | Checksum: 1eaf6106d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 253161296

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.610 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 253161296

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 253161296

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
Phase 5 Delay and Skew Optimization | Checksum: 253161296

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1ee777c4e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.610 | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1ee777c4e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.124884 %
  Global Horizontal Routing Utilization  = 0.141481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19fee47dd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19fee47dd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17b4c7771

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.610 | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17b4c7771

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1767.258 ; gain = 129.711 ; free physical = 311 ; free virtual = 1971

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1783.574 ; gain = 146.039 ; free physical = 311 ; free virtual = 1971
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1783.574 ; gain = 0.000 ; free physical = 307 ; free virtual = 1970
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.runs/impl_1/qwi12_petaled_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 03:28:55 2020...

*** Running vivado
    with args -log qwi12_petaled.vdi -applog -m64 -messageDb vivado.pb -mode batch -source qwi12_petaled.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source qwi12_petaled.tcl -notrace
Command: open_checkpoint qwi12_petaled_routed.dcp
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.runs/impl_1/.Xil/Vivado-7952-ubuntu/dcp/qwi12_petaled_early.xdc]
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.runs/impl_1/.Xil/Vivado-7952-ubuntu/dcp/qwi12_petaled_early.xdc]
Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.runs/impl_1/.Xil/Vivado-7952-ubuntu/dcp/qwi12_petaled.xdc]
Finished Parsing XDC File [/home/qiweiw/workspace/qwi12_petaled/.build/build/qwi12_petaled.runs/impl_1/.Xil/Vivado-7952-ubuntu/dcp/qwi12_petaled.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1157.363 ; gain = 2.000 ; free physical = 849 ; free virtual = 2517
Restored from archive | CPU: 0.260000 secs | Memory: 1.057724 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1157.363 ; gain = 2.000 ; free physical = 849 ; free virtual = 2517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.363 ; gain = 243.891 ; free physical = 852 ; free virtual = 2516
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./qwi12_petaled.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1544.551 ; gain = 387.188 ; free physical = 490 ; free virtual = 2165
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 03:29:36 2020...
