// Seed: 4093286358
module module_0 ();
  tri0 id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = 1 | 1 - 1'b0;
  always_latch @(negedge 1'b0) begin
    if (1) begin
      id_1 = id_1;
    end
  end
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    output uwire id_5,
    input  uwire id_6,
    output wand  id_7
);
  assign id_2 = 1;
  module_0();
endmodule
