// Seed: 1399995853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_19(
      .id_0(1), .id_1(1)
  );
  always @(posedge id_17) {1 - id_18} += id_7;
  assign id_8 = id_19;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd18,
    parameter id_6 = 32'd55
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  id_4(
      id_1, 1
  ); defparam id_5.id_6 = id_6; module_0(
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
endmodule
