{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652188547391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652188547391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 18:45:47 2022 " "Processing started: Tue May 10 18:45:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652188547391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188547391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE309_Project1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE309_Project1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188547391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652188547753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652188547753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557836 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file i_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_mem-beh " "Found design unit 1: i_mem-beh" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557837 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_mem-beh " "Found design unit 1: d_mem-beh" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557838 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp2-beh " "Found design unit 1: Temp2-beh" {  } { { "T2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp2 " "Found entity 1: Temp2" {  } { { "T2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp1-beh " "Found design unit 1: Temp1-beh" {  } { { "T1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557840 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp1 " "Found entity 1: Temp1" {  } { { "T1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp0-beh " "Found design unit 1: Temp0-beh" {  } { { "T0.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557841 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp0 " "Found entity 1: Temp0" {  } { { "T0.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-se " "Found design unit 1: SE10-se" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557843 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-se " "Found design unit 1: SE7-se" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557844 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-beh " "Found design unit 1: PC-beh" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557845 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-beh " "Found design unit 1: IR-beh" {  } { { "IR.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557846 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D3-beh " "Found design unit 1: D3-beh" {  } { { "D3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557847 ""} { "Info" "ISGN_ENTITY_NAME" "1 D3 " "Found entity 1: D3" {  } { { "D3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A2-beh " "Found design unit 1: A2-beh" {  } { { "A2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557848 ""} { "Info" "ISGN_ENTITY_NAME" "1 A2 " "Found entity 1: A2" {  } { { "A2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A1-beh " "Found design unit 1: A1-beh" {  } { { "A1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557849 ""} { "Info" "ISGN_ENTITY_NAME" "1 A1 " "Found entity 1: A1" {  } { { "A1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A3-beh " "Found design unit 1: A3-beh" {  } { { "A3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557850 ""} { "Info" "ISGN_ENTITY_NAME" "1 A3 " "Found entity 1: A3" {  } { { "A3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16-beh " "Found design unit 1: register_16-beh" {  } { { "register_16.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557851 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16 " "Found entity 1: register_16" {  } { { "register_16.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-beh " "Found design unit 1: register_file-beh" {  } { { "register_file.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557852 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-func " "Found design unit 1: alu-func" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557853 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shift " "Found design unit 1: shifter-shift" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557854 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-se " "Found design unit 1: sign_extend-se" {  } { { "sign_extend.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557856 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557857 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-beh " "Found design unit 1: count-beh" {  } { { "count.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557858 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_controller-state_machine " "Found design unit 1: fsm_controller-state_machine" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557859 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557860 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-f " "Found design unit 1: IITB_RISC-f" {  } { { "IITB_RISC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557861 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188557861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557861 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "datapath IITB_RISC.vhd(29) " "VHDL error at IITB_RISC.vhd(29): name \"datapath\" cannot be used because it is already used for a previously declared item" {  } { { "IITB_RISC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 29 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1652188557866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652188557947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 10 18:45:57 2022 " "Processing ended: Tue May 10 18:45:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652188557947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652188557947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652188557947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188557947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188558568 ""}
