---
layout: post
title: "[Verilog] Modules: Hierarchy"
category: education
---
---
# ğŸ“˜ Modules: Hierarchy
---

## âœ… Modules

```verilog
/* (provided)
module mod_a(
    input in1,
    input in2,
    output out
);
endmodule
*/

module top_module(
    input a,
    input b,
    output out
);    
    mod_a inst1(
        .in1(a),
        .in2(b),
        .out(out)
    );
    // mod_a inst1(a, b, out);
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- í•˜ìœ„ ëª¨ë“ˆì„ ì¸ìŠ¤í„´ìŠ¤í™”í•˜ì—¬ ìƒìœ„ ëª¨ë“ˆì—ì„œ ì‚¬ìš©  
- `.í¬íŠ¸ëª…(ì‹ í˜¸ëª…)` í˜•íƒœì˜ **ì´ë¦„ ê¸°ë°˜ í¬íŠ¸ ì—°ê²°** ì‚¬ìš©

---

## âœ… Connecting ports by position

```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out1,
    output out2
);
    mod_a inst1(out1, out2, a, b, c, d);
    // ë¬¸ì œì˜ mod_aê°€ ìˆ¨ê²¨ì ¸ ìˆì–´ì„œ ì´ë¦„ ê¸°ë°˜ ì—°ê²° ë¶ˆê°€ëŠ¥
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- í¬ì§€ì…˜ ê¸°ë°˜ ì—°ê²°ì€ **í¬íŠ¸ ì„ ì–¸ ìˆœì„œì— ë§ê²Œ ì‹ í˜¸ë¥¼ ì—°ê²°**í•´ì•¼ í•¨  
- í•˜ìœ„ ëª¨ë“ˆì˜ í¬íŠ¸ ì •ì˜ê°€ ìˆ¨ê²¨ì ¸ ìˆì„ ê²½ìš°, ì´ë¦„ ê¸°ë°˜ ì—°ê²°ì´ ë¶ˆê°€ëŠ¥í•˜ì—¬ í¬ì§€ì…˜ ê¸°ë°˜ì„ ì‚¬ìš©

---

## âœ… Connecting ports by name

```verilog
/*
module mod_a (
    output out1,
    output out2,
    input in1,
    input in2,
    input in3,
    input in4
);
*/
module top_module (
    input a,
    input b,
    input c,
    input d,
    output out1,
    output out2
);
    mod_a inst1 (
        .in1(a),
        .in2(b),
        .in3(c),
        .in4(d),
        .out1(out1),
        .out2(out2)
    );
    // out1, out2ì²˜ëŸ¼ ì´ë¦„ê³¼ ë°©í–¥ì´ ê²¹ì¹˜ëŠ” ì¶œë ¥ í¬íŠ¸ë¥¼ ì—°ê²°í•  ë•Œ
    // í¬ì§€ì…˜ ê¸°ë°˜ í‘œí˜„ì€ ì»´íŒŒì¼ ì˜¤ë¥˜ ë°œìƒ
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- **í¬ì§€ì…˜ ê¸°ë°˜ ì—°ê²°ì€ í¬íŠ¸ ë°©í–¥ì´ ê²¹ì¹˜ë©´ ì˜¤ë¥˜ê°€ ë‚  ìˆ˜ ìˆìŒ**  
- ì´ë¦„ ê¸°ë°˜ ì—°ê²°ì´ ë” ì•ˆì •ì ì´ë©°, ê°€ë…ì„±ê³¼ ìœ ì§€ë³´ìˆ˜ì„±ì´ ë›°ì–´ë‚¨

---

## âœ… Three modules

```verilog
/*
module my_dff (
    input clk,
    input d,
    output q
);
*/
module top_module (
    input clk,
    input d,
    output q
);
    wire q1;
    wire q2;
    my_dff d1 (.clk(clk), .d(d), .q(q1));
    my_dff d2 (.clk(clk), .d(q1), .q(q2));
    my_dff d3 (.clk(clk), .d(q2), .q(q));

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- D í”Œë¦½í”Œë¡­ 3ê°œë¥¼ **ì§ë ¬ë¡œ ì—°ê²°í•˜ì—¬ 3-stage shift register** êµ¬ì„±  
- ë‚´ë¶€ ì—°ê²°ì„ ìœ„í•´ **wire ì‹ í˜¸ë¥¼ ì„ ì–¸í•˜ê³  ì—°ê²°**

---

## âœ… Modules and vectors

```verilog
/*
module my_dff8(
    input clk,
    input [7:0] d,
    output [7:0] q
);
*/
module top_module (
    input clk,
    input [7:0] d,
    input [1:0] sel,
    output [7:0] q
);
    wire [7:0] q1;
    wire [7:0] q2;
    wire [7:0] q3;

    my_dff8 d1(.clk(clk), .d(d), .q(q1));
    my_dff8 d2(.clk(clk), .d(q1), .q(q2));
    my_dff8 d3(.clk(clk), .d(q2), .q(q3));

    always @(*) begin
        case(sel)
            2'b00: q = d;
            2'b01: q = q1;
            2'b10: q = q2;
            2'b11: q = q3;
        endcase
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- 8ë¹„íŠ¸ ë²¡í„°ë¥¼ ì²˜ë¦¬í•˜ëŠ” D í”Œë¦½í”Œë¡­ì„ **3ë‹¨ ì—°ê²° í›„ MUXë¡œ ì¶œë ¥ ì„ íƒ**  
- `always @(*)`ì™€ `case`ë¥¼ ì´ìš©í•œ **ì¡°í•© ë…¼ë¦¬ êµ¬í˜„**

---

## âœ… Adder 1

```verilog
/*
module add16 (
    input [15:0] a,
    input [15:0] b,
    input cin,
    output [15:0] sum,
    output cout
);
*/
module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cout_lo;
    wire [15:0] sum_hi;
    wire [15:0] sum_lo;
    
    add16 add_lo (
        .a(a[15:0]),
        .b(b[15:0]),
        .cin(1'b0),
        .sum(sum_lo),
        .cout(cout_lo)
    );

    add16 add_hi (
        .a(a[31:16]),
        .b(b[31:16]),
        .cin(cout_lo),
        .sum(sum_hi),
        .cout()
    );

    assign sum = {sum_hi, sum_lo};

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- 16ë¹„íŠ¸ ê°€ì‚°ê¸°ë¥¼ **ë‘ ë²ˆ ì‚¬ìš©í•˜ì—¬ 32ë¹„íŠ¸ ê°€ì‚°ê¸° êµ¬ì„±**  
- carry-outì„ ë‹¤ìŒ ë‹¨ê³„ì˜ carry-inìœ¼ë¡œ ì—°ê²° (ripple carry êµ¬ì¡°)

---

## âœ… Adder 2

```verilog
/*
module add16 (
    input [15:0] a,
    input [15:0] b,
    input cin,
    output [15:0] sum,
    output cout
);
*/
module add1 (
    input a,
    input b,
    input cin,
    output sum,
    output cout
);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (a & cin) | (b & cin);
endmodule

module top_module (
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cout_lo;
    wire [15:0] sum_lo;
    wire [15:0] sum_hi;

    add16 add_lo (
        .a(a[15:0]),
        .b(b[15:0]),
        .cin(1'b0),
        .sum(sum_lo),
        .cout(cout_lo)
    );

    add16 add_hi (
        .a(a[31:16]),
        .b(b[31:16]),
        .cin(cout_lo),
        .sum(sum_hi),
        .cout()
    );

    assign sum = {sum_hi, sum_lo};

endmodule    
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `add1`ì€ 1ë¹„íŠ¸ ì „ê°€ì‚°ê¸°, ì´ë¥¼ ê¸°ë°˜ìœ¼ë¡œ `add16` êµ¬ì„±  
- `top_module`ì€ `add16`ì„ ë‘ ë²ˆ í˜¸ì¶œí•´ 32ë¹„íŠ¸ ë§ì…ˆ êµ¬í˜„

---

## âœ… Carry-select adder

```verilog
/*
module add16 (
    input [15:0] a,
    input [15:0] b,
    input cin,
    output [15:0] sum,
    output cout
);
*/
module top_module (
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cout_lo;
    wire [15:0] sum_lo;
    wire [15:0] sum_hi;
    wire [15:0] sum_hi1;
    wire [15:0] sum_hi2;

    add16 add_lo (
        .a(a[15:0]),
        .b(b[15:0]),
        .cin(1'b0),
        .sum(sum_lo),
        .cout(cout_lo)
    );
    add16 add_hi1 (
        .a(a[31:16]),
        .b(b[31:16]),
        .cin(1'b0),
        .sum(sum_hi1),
        .cout()
    );
    add16 add_hi2 (
        .a(a[31:16]),
        .b(b[31:16]),
        .cin(1'b1),
        .sum(sum_hi2),
        .cout()
    );

    assign sum_hi = (cout_lo) ? sum_hi2 : sum_hi1;
    assign sum = {sum_hi, sum_lo};

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- carry-select êµ¬ì¡°: ë‘ ê²½ìš°(carry-in=0, 1)ë¥¼ ë¯¸ë¦¬ ê³„ì‚° í›„ ì„ íƒ  
- delayë¥¼ ì¤„ì´ëŠ” ë¹ ë¥¸ ë§ì…ˆ íšŒë¡œ ê¸°ë²• êµ¬í˜„

---

## âœ… Adder-subtractor

```verilog
/*
module add16 (
    input [15:0] a,
    input [15:0] b,
    input cin,
    output [15:0] sum,
    output cout
);
*/
module top_module (
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire cout_lo;
    wire [31:0] b_xored;
    wire [15:0] sum_lo;
    wire [15:0] sum_hi;

    assign b_xored = b ^ {32{sub}};

    add16 add_lo (
        .a(a[15:0]),
        .b(b_xored[15:0]),
        .cin(sub),
        .sum(sum_lo),
        .cout(cout_lo)
    );
    add16 add_hi (
        .a(a[31:16]),
        .b(b_xored[31:16]),
        .cin(cout_lo),
        .sum(sum_hi),
        .cout()
    );

    assign sum = {sum_hi, sum_lo};

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `sub`ê°€ 1ì´ë©´ `b`ë¥¼ ë°˜ì „í•˜ê³  carry-inì„ 1ë¡œ ë”í•´ **ëº„ì…ˆ êµ¬í˜„**  
- `b ^ {32{sub}}`ëŠ” **sign-extension ë°©ì‹ì˜ XOR ì—°ì‚°**
