INFO: [VRFC 10-163] Analyzing VHDL file "C:/mega sync/450/CCED/CCED.srcs/sim_1/new/uartWencode_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uartWencode_tb'
