{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664882874854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664882874855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  4 19:27:54 2022 " "Processing started: Tue Oct  4 19:27:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664882874855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882874855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NumbLock -c NumbLock " "Command: quartus_map --read_settings_files=on --write_settings_files=off NumbLock -c NumbLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882874855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664882875030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664882875030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/seg_decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664882879217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882879217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/debounce.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664882879217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882879217 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 scan.v(73) " "Verilog HDL Expression warning at scan.v(73): truncated literal to match 7 bits" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664882879218 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 scan.v(114) " "Verilog HDL Expression warning at scan.v(114): truncated literal to match 7 bits" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664882879218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664882879218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882879218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NumbLock " "Found entity 1: NumbLock" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664882879219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882879219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/plus7449.v 1 1 " "Found 1 design units, including 1 entities, in source file src/plus7449.v" { { "Info" "ISGN_ENTITY_NAME" "1 plus7449 " "Found entity 1: plus7449" {  } { { "src/plus7449.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/plus7449.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664882879220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882879220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NumbLock " "Elaborating entity \"NumbLock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664882879239 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ax_debounce inst " "Block or symbol \"ax_debounce\" of instance \"inst\" overlaps another block or symbol" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 56 640 840 168 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664882879242 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg_decoder inst9 " "Block or symbol \"seg_decoder\" of instance \"inst9\" overlaps another block or symbol" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1056 1016 1224 1136 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664882879242 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ax_debounce inst13 " "Block or symbol \"ax_debounce\" of instance \"inst13\" overlaps another block or symbol" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 264 640 840 376 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664882879242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_scan:inst3 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_scan:inst3\"" {  } { { "NumbLock.bdf" "inst3" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 808 1584 1808 984 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:inst11 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:inst11\"" {  } { { "NumbLock.bdf" "inst11" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1208 1016 1224 1288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst19 " "Elaborating entity \"74157\" for hierarchy \"74157:inst19\"" {  } { { "NumbLock.bdf" "inst19" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 920 704 824 1112 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst19 " "Elaborated megafunction instantiation \"74157:inst19\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 920 704 824 1112 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst15 " "Elaborating entity \"7485\" for hierarchy \"7485:inst15\"" {  } { { "NumbLock.bdf" "inst15" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 24 1752 1872 232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst15 " "Elaborated megafunction instantiation \"7485:inst15\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 24 1752 1872 232 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst15\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst15\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst15\|f7485:sub 7485:inst15 " "Elaborated megafunction instantiation \"7485:inst15\|f7485:sub\", which is child of megafunction instantiation \"7485:inst15\"" {  } { { "7485.tdf" "" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 24 1752 1872 232 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst4 " "Elaborating entity \"74161\" for hierarchy \"74161:inst4\"" {  } { { "NumbLock.bdf" "inst4" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1312 1432 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst4 " "Elaborated megafunction instantiation \"74161:inst4\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1312 1432 248 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst4\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst4\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst4\|f74161:sub 74161:inst4 " "Elaborated megafunction instantiation \"74161:inst4\|f74161:sub\", which is child of megafunction instantiation \"74161:inst4\"" {  } { { "74161.tdf" "" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1312 1432 248 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:inst " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:inst\"" {  } { { "NumbLock.bdf" "inst" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 56 640 840 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst16 " "Elaborating entity \"7485\" for hierarchy \"7485:inst16\"" {  } { { "NumbLock.bdf" "inst16" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 240 1752 1872 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst16 " "Elaborated megafunction instantiation \"7485:inst16\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 240 1752 1872 448 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst17 " "Elaborating entity \"7485\" for hierarchy \"7485:inst17\"" {  } { { "NumbLock.bdf" "inst17" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 448 1752 1872 656 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst17 " "Elaborated megafunction instantiation \"7485:inst17\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 448 1752 1872 656 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 7449:inst29 " "Elaborating entity \"7449\" for hierarchy \"7449:inst29\"" {  } { { "NumbLock.bdf" "inst29" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1056 1496 1616 1200 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7449:inst29 " "Elaborated megafunction instantiation \"7449:inst29\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1056 1496 1616 1200 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus7449 plus7449:inst7 " "Elaborating entity \"plus7449\" for hierarchy \"plus7449:inst7\"" {  } { { "NumbLock.bdf" "inst7" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1080 1904 2144 1160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882879291 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "9 " "Ignored 9 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1664882879390 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "3 " "Ignored 3 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1664882879390 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1664882879390 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1664882879573 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1664882879573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664882879658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664882880028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664882880028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664882880054 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664882880054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "362 " "Implemented 362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664882880054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664882880054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664882880062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  4 19:28:00 2022 " "Processing ended: Tue Oct  4 19:28:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664882880062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664882880062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664882880062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664882880062 ""}
