.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111000
000000000000000100
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 7 0
000001010000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000011000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000001100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000011010000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000100100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
100000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000010000000000010
000110010000000000
000011110000000000
100010111000000001
000000111000000001
000000000011010000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010110
000000000000011000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
001100000000000000
000000000000000000
100000000000000001
000011111001011101
000000010001011000
001100000000000100
000000000000000000
000000000000000000
000101110000000000
000000000000001100
010011010000001000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000011001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 23 0
100000000000000010
000100000000000000
010000111000000000
000000001000000001
000001111010100001
000000000011010000
001100111000000100
000000001000011000
000000111000000010
010100001000000000
000001011001001110
100000000011111000
000000000000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.ipcon_tile 0 1
000000010000001000000111100011111010110000110001001000
000000010000001111000000001111110000110000110000000000
111000000000000111100000011001011110110000110010001000
100000000000000000100011110011010000110000110000000000
000000000000000000000111101011001010110000110010001000
000000000000000001000000000111100000110000110000000000
000000000000000011100000000001111100110000110000001000
000000000000000000100010010111110000110000110010000000
000000000000001111000011110111101100110000110000001000
000000000000000011000111110111100000110000110010000000
000000000000001011000111111011011100110000110000001000
000000000000000011000111000111100000110000110010000000
000000000000001111000111110001101110110000110000001000
000000000000001011000011000011010000110000110000000001
000000000000001111100111010101101010110000110000001000
000000000000000011000011101001010000110000110010000000

.logic_tile 1 1
000000000100001000000011110011011101101000010010000000
000001000000010111000011111001101111000000100000000000
000000000000000000000011100001001110111101010000000000
000000100000000111000111100000000000111101010000000100
000000000100000000000000000011111000000001010000000000
000000000000010111000000001001011111000110000000000100
000000000000000111000000001001001100000001010000000000
000000100000000000100000000011101010001001000010000000
000000000100000000000011111011101110000000100001000000
000000000000000111000011000101001001100000110000000000
000000001010000001000000001011001001101000000000000010
000000000000000000100000001111111100011000000000000000
000000000000001001000011100011111111000001010000000000
000000000000000011000100001001001000000110000000000100
000000001000000000000011100001011001000001000000000000
000000000000000111000111101001111100100001010010000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000001000000000001001101100101000010000000010
000000000000000111000000001111001110000100000000000000
000000000000000111100000000111101111101000010010000000
000000000000000000100000001001101100000000010000000000
000000000000000000000111001101101010000000010000000010
000010100000000000000100001111101110000110100000000000
000000000000001000000000001111011110100000000000000000
000000000000000111000000001011011000110100000000000001
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 4 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000011101111011001110000010000000001
000000000000000000000000000111111100100000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001011101000001000000000000
000000000000000000000000000011111110010010100000000001
000001000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000001011111111110000010010000000
000000000000000000000000000111001100100000000000000000
000000000000101001000010000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 8 1
000000000100000000000000000001101010100000100000000000
000000000000000000000000000101111011100100000000000000
000000000000000000000011100101001011000000010000000000
000000000000000000000000001101101001100011010000000000
000000000000000111100011110000000000000000000000000000
000000000001000000000110110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000101011000000100010000000000
000010000000000000000000000101111011100001000001000000
000000000000000000000000000101001011000111100000000000
000000000000000000000000001101101001001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000

.logic_tile 11 1
000000000100001111100000011000001010101000000000000000
000000000000001111000011111001000000010100000001000100
111000000000000000000011100101111010010100110000000000
100000000000001111000110011011101011100100110000000000
010000000000000001100000010001000000000000000100000000
010000000000001111000010110000000000000001000000000000
000000000000001011100110111001111011101011100000000010
000000000000000101100011110011001110010110000001000000
000000000100100000010110100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000001100000001101111110010001100000000000
000000000000000000000000000101001011110001110000000000
000001000010000000000000010101101111100111010001000010
000000000000000000000010000101111010010010100001000000
110001000000001101100000000000000001000000100100000000
100010100000000001000000000000001001000000000000000000

.logic_tile 12 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101100111100111111010101111010001000010
100000000000000000100100001111111110000001010000000000
010000000110000000000111100000011000000100000100000000
110000000001000000000100000000010000000000000000000000
000000000000000000000110100011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000100000000000000000000000000000000000100000000
000010000000000000000000000111000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000001010001000011111101000000000010000000000000
000001000000001001000000000000000000000000000000000000
000010000000010101100010000000000000000000000000000000
110000000000000000000110001011101000001001100000000000
100000000000000000000000000001011111010110110000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000100000000
000000000001010000000000000011000000000010000010000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010001100000000000000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100110000000
000000000000000111000000000000001001000000000000000010
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000001000000

.logic_tile 14 1
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000001010100000000000010000011110000100000100000000
000000000000010000000011010000010000000000000000000000
111001000000000111100000000000000000000000000000000000
100010100000000000100000000000000000000000000000000000
010000000000000000000011100101000000000000000100000000
010010100000000000000111110000100000000001000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000111000000000000001100000100000100000000
000000100000000000100000000000000000000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001011000000000010000000
110000000000000000000000000000000001000000100100000000
100001000000000000000011100000001011000000000000000000

.logic_tile 17 1
000000000000101000000000000011111011101111000010000000
000000000001010101000011110000011101101111000000000000
111000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010001001010000000000000000111100000000000000100000000
010010000000000000000000000000000000000001000000000000
000000000000000101100000011001000001101001010010000010
000000000000001111100011010001001111011001100000000000
000000000000000000000000001101100001110110110000000000
000000000000000000000000001011101010101001010000100000
000000000000000011100000000000000000000000000100000000
000000000010000000000011101111000000000010000000000000
000000000000001000000000010101100000000000000100000000
000000000001010011000011100000000000000001000000000000
110000001100001000000000000000000000000000000100000000
100000000000000011000010010111000000000010000000000000

.logic_tile 18 1
100000001010000000000000001000011110011100100000000000
000000000000001101000000001101001111101100010000000000
111000000000001000000000001011001110010101010000000000
100000000000001011000000000101110000101001010000000010
000000000001010000000000000011011011010011100000000000
000000000001100111000011110000111000010011100000000000
000000000000000000000110000000000001000000100100000000
000000000000001101000010110000001011000000000000000000
000000000000001000000110011111000001010000100000000000
000000000000000111000011101111101100110110110000000000
000000000000000000000000011000001100011101000000000000
000000000000001111000010001111001011101110000000000010
000001001010000000000011110000000000000000100100000000
000010001110000000000010000000001000000000000000000000
000000000000001000000111000001011100010111110000000000
000000000000000111000111100101010000000010100000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
100001000000000001100010000111000000000000001000000000
000000000000011101000111110000001000000000000000001000
111000000000000000000000010001001000001110011000000000
100000001000001101000010001001101100011011000000000000
000000000000000000000000000001001001001110010000000000
000010100000000000000000001001101011100111000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000101100000000001001111000000000000000000
000000100000000000000000001111011110100000000000000000
000000000000000000000010001001111000010111110010000000
000000000000000000000000001011010000000010100000000000
000000000000001000000011111000000000000000000100000000
000000000001010101000010000001000000000010000000000000
000000000001010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 1
000000000001011101000000010011111110100011110100000000
000010100000000001100011000000101000100011110000000000
111010100000001000000110001000011111110110100100000000
100001000000000101000000000011001001111001010000000000
010000000000000101100000001111011010000010100000000000
010000000000000000000010111111010000000000000000000000
000000000001010111100111101000011001001000000000000000
000000000010100000000010111111001011000100000000000100
000000000000000001000000010001011111111101110000000000
000000000000001101100010001111011110101000010000000000
000000000000000001100010001111001010110100010000000000
000000000000000000000100001011101011110110110000000000
000010100000001001100111000011001111001010110000000000
000001000000000001000011100011001011100011100000000000
010000000000001001000010110111001100000000100000000000
110000000000000001100110000011011111001011100000000000

.logic_tile 22 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000001000110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000111000000001011001110101000010000000000
000000000001010000000000001111111001000000010000100000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101111001101111000000000000000
000000100000000000000000001011111011010000000001000000
000000000000000000000000010111001010000000100000000000
000000000000000000000011011111001101010000110000000100
000010100111010111000000001011001111101000010000000000
000001000001100000100011100111111010000000010000000010
000000000000000111000111000001111000110000010010000000
000000000000000000100000001111011101100000000000000000

.logic_tile 24 1
000001000000100111100000001101001100000100000000000000
000000001110010000100011011111101011011100000000000100
000000000000001111100000010001100001111001110000000000
000000000000000001000011010000001111111001110000000001
000000000000000000000011101011001011101001000000000000
000000000000001001000110000101001111100000000000100000
000000000000000111100010000111011110010000100000000000
000000000000000000100100000001011100010000010000100000
000000000000000111000000000001101110101000000000000001
000000000000000000000000000000000000101000000000000000
000000000000000111000010001001111110010000100000000100
000000000000000000000100000011111100100000100000000000
000001000000000011100000000001100000100000010000000001
000010000001010111000000000000001001100000010000000000
000000000000000000000010011111111010010000110000000000
000000000000000000000010001011111100000000010001000000

.ipcon_tile 25 1
000000010001011000000000001111101110110000110000001000
000000010000000111000000000011000000110000110001000000
111000001100001111100111101011111110110000110000001000
100000000000001111000000001011110000110000110000100000
000000000000000111000000001111111000110000110000001000
000000000000000000000000001101110000110000110000100000
000000000000101111100111111001011010110000110000001000
000000000001001111000011110001000000110000110001000000
000000000000000111000111111011011100110000110000001100
000000000001010000100111100111100000110000110000000000
000000000000001111010111100111001110110000110010001000
000000000000000111100111110011010000110000110000000000
000000000000001111000111111101111010110000110010001000
000000000000001111000011100001100000110000110000000000
000000000000001111000111110101001100110000110000001000
000000000000001111100111001111010000110000110010000000

.ipcon_tile 0 2
000000100000000111000011000111011110110000110000001000
000000000000000000100100001011000000110000110001000000
111000000000000000000010010001111010110000110000001000
100000000000001001000111101001000000110000110010000000
000000000000001000000000000001101100110000110000001000
000000000000000111000000000011110000110000110000000010
000000000000000111100111110011111010110000110000001000
000000000000001001100011111111110000110000110000100000
000000000000001111000111011001001100110000110000001000
000000000000001111100011110111000000110000110000000010
000000000000000000000000001001101110110000110000001000
000000000000000001000010001101100000110000110000000010
000000000000000111100010011111101010110000110000001000
000000000000000001100111100011100000110000110000000010
000000000000000111000011101111011110110000110000001000
000000000000001111100110010101110000110000110000000010

.logic_tile 1 2
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001000000000000000011011101101101000010001000000
000000000000000001000011010101001000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000000000101011100010100100000000000
000000000000000000000000001111011011011100110000000000

.logic_tile 2 2
000000000001010001000000001001011010010110100000000000
000000000000100000100010010001001001101001000010000000
111000000110001000000110110111111011010101000000000000
100000000000000001000010000011001100101101010000000000
000000000000000000000110000111000000101111010100000001
000000000010000000000010000000101011101111010000000000
000000000110000111000111100111011011010110100000000000
000000000001010111010100001101001010010010100000000000
000000000000001011100011100011011100010001100000000000
000000000000001011000110011001001101010110110000000000
000010100110000011000000001111111011010110100000000100
000001000000000000000000001001111010100001010000000000
000000000000000001100010010011011010101111000000000000
000000000000000000000011011111001100101001010000000000
000000001110000111100010001001101100101001010000000010
000000000000000000000000000011101101100001000000000000

.logic_tile 3 2
000000000001010000000110001011101101101000110000100000
000000000000000000000000000011101001100100110000000000
000101000000000000000000000000000000000000000000000000
000010100001000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000001010000111010000000000
000011000000000000000011111101011101001011100000000000
000000000000000111000010100001011011111111010000000000
000010000000000000100000000111111100101001000000000000
000000000000000000000010100000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000111100001011100010000000000000000
000000000001000000000100001101111010010110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001000000000000000010100011001100000010100000000000
000010100000000000000110111001100000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000001010001000010111100101101101101001000000000000
000000000001010111000100001001101110110110010000000000
000000000000000000000000000001011011000111010000000000
000000000000000000000000000000111001000111010000000000
000000000000001000000000011011111010111011110000000100
000000000000000111000010001111011001010010100000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101100000010110100100000000
000000000001000000000000000000000000010110100010000001
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010100001000000000000000000000000000000

.logic_tile 7 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 9 2
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001010000000000000001011111011010000110000000000
100000000000000000000000000101101111011001110000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000001100100000000000000000001110000100000100000000
000000000001000000000011000000000000000000000000000000
000000000100000111100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000

.logic_tile 11 2
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
111001000000000000000010100001100000000000000100000000
100010100000001101000100000000000000000001000000000000
010010100000000101100111100000000000000000000000000000
110001000000000000000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010100001100000000101001101101111010000000011
000000000001000000000000000101101011000010100001000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100010100000000000000000000000001001000000000010000000

.logic_tile 12 2
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000000000000010001100000000000001000000000
100000000000000000000010000000100000000000000000000000
110000000000000000000110001111001000000001011100000000
010000000001010000000000000101100000010100000000000000
000000000000001101000000000101101000001000010100000000
000000000000000001100000000000001001001000010000000000
000000000110000000000000000111011111001111000100000000
000000000000000000000011111101111100001011000000000000
000000000000001000000000000101011001000000000000000000
000000000000000001000000001111111010001000000000000001
000000000000000000000000011101111111101101010100000000
000000000000000000000010001111011110000001000000000000
110000000000000001100110010101011000000010000000000000
100100000000000000000010000000111111000010000000000000

.logic_tile 13 2
000000000000000011100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100100000001000000110100000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000100000000000000000000001000011000010100000000000000
000000000000000000000000000001010000101000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001001001110001111010000000000
000000001010000111000000001101011100011111100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000101011100100011110000000000
000000100000001001000000000000001111100011110001000001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111100000001111000000110110110000000100
000010100000000000100000000011101000101001010010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000001010000011110100000000
000000000000000000000000000000000000000011110001100011
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000100
000000000000000000000000000000001110001111000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 16 2
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000111100000000000000000000000000000
100000000100001111000100000000000000000000000000000000
010000000000000000000011101011111000111101010101000010
110000000000000000000000000001110000010100000001000001
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000100000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
111000000000000101000000000000000000000000000100000000
100000000000001111000010011011000000000010000000000000
010000100000100000000000001000000000000000000100000000
010001000000010000000010100111000000000010000000000000
000000000000000000000110001111011000101001010000000010
000000000000000000000010010001110000101011110010000000
000000000000000000000010101101100001111001110010000000
000000000000000000000110101101101111010000100000000001
000000100000000000000111001111011000101001110010000010
000000000000100000000000001111111011111101110000000000
000000000000000000000010100111000000101001010000000000
000000000000000000000010011011100000000000000000000000
010000000000000101000110010000000001000000100100000000
010000000000000000100110000000001101000000001000000010

.logic_tile 18 2
100000000000000000000000001000011110101000000000000000
000000000111010000000000000101010000010100000000000000
111000000000000111000010100000000000000000000000000000
100000000000000000100100000000000000000000000000000000
000000000000110101000110001011011001000000010000000000
000000100000000000100010111011111010010110110000000110
000000000000000101000000000000011110000100000100000000
000000000000000000100000000000000000000000000000000000
000000000010000000000111001000011000001110100000000000
000000000000000000000111100111001011001101010000000000
000000000000000000000000011011001010100001010000000000
000000000000000000000010010111101011000001010000000000
000000000000000000000000001111100000101001010000000000
000010000000000000000000000101000000000000000000000000
000000000000000001100110000111111011001000000000000000
000000000000000001000110001011101001101101010000100010

.ramt_tile 19 2
000000000100000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 2
000000000000001001100000000001001010010100000000000000
000000000000001111100010100000010000010100000000000000
111000100000001000000000001001000001100000010000000000
100000000000000111000000000111001010110000110000000000
110000000000000001100110010011001011100000010000000000
110000000000001101100010010101011011000001000000000000
000000000000001000000110010001100001000000000000000000
000000000000000111000010000111001101010000100000000000
000000000000000001100110110101101011100000010000000000
000000000000000000000010001101001111110000100000000000
000000000000000000000011100101001111101000010000000000
000000000000001001000110001101001110010110100000000000
000000000000000111100010010011001101101101010000000000
000010100000000001000111001001101101101110010000000000
110000000000000000000011100011000001111111110100000000
010000000000000101000000001111101011101111010000000000

.logic_tile 21 2
000001000000010101000110000101000001000000001000000000
000000000001000101000010110000001101000000000000001000
111000000000000000000110101001001001011110111000000000
100000000000001101000000000101001101010010000000000000
010000000000001000000000001001001000011110111000000000
010000000000000101000010010001001100010010000000000000
000000001100000000000110001011001001001110010000000000
000000000000001101000000000101001001011011000000000000
000010000000101001100000011011000001100000010000000000
000001000000010111000010000111001111000000000000000000
000010100000000000000011110101101100101000000000000000
000001000000001101000110001001110000000000000000000000
000000000000000000000000001111101011111000100100000000
000000000000000000000000001101111111101000010000000000
110000000000000001100010011011111000001110100000000000
010000000000000000000010001011101010110010100000000000

.logic_tile 22 2
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000010000100010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000001000000000000000010000011001110100000000000000000
000010000000000000000100001011011110111000000000100000
000010000001000001000000001011011110100000000000000000
000000000000100000100000000001101111110000100000100000
000000000000000111100111100111011110101001000000000000
000001000000000000000000000101101101100000000000000100
000000000001010111100010000101101100001000000000000000
000000000000000000000010011111011001000110100000000001
000000000000000001000000000101101110101000000000000100
000000000000000000000010001101111101100100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000000101101101100001010000000000
000000000000001001000000001111111101010000000000100000

.ipcon_tile 25 2
000000000100000111100011100101111010110000110000001000
000000000001000000000000000101010000110000110001000000
111000000000000111100111101011011100110000110000001000
100000000000000111000100001001010000110000110001000000
000000000000000111000111101011001000110000110010001000
000000000110000000100011110011110000110000110000000000
000000000000000000000011110101101110110000110010001000
000000000000000111000011010001110000110000110000000000
000000000000001111000111001111101010110000110010001000
000000000000000011100111100111110000110000110000000000
000000000000001111000000010111001010110000110000001000
000000000000000111000011010011010000110000110000000100
000001000000101111000111101011111000110000110010001000
000000000000010011000000000001000000110000110000000000
000000000000000111100111110011011110110000110000001000
000000000000000000000111110111110000110000110010000000

.ipcon_tile 0 3
000000000001000000000000010101101110110000110000001000
000001000000000000000011100101110000110000110000000001
000000000001000111100000001011011100110000110000001001
000000000000100000000010010001010000110000110000000000
000000000000100111100011110111011100110000110010001000
000000000010000000100011101001000000110000110000000000
000000000000001001000000000101011010110000110010001000
000000000000001011100011011101100000110000110000000000
000000100000101000000010000011101100110000110000001001
000000000010001111000110000101110000110000110000000000
000000000000000001000111111011011000110000110000001000
000000000000000000000111100001110000110000110000100000
000000000000000000000011100101111110110000110000001000
000000000000001001000110001001010000110000110001000000
000000000000000000000010000111101110110000110000001001
000000000000000000000010011101110000110000110000000000

.logic_tile 1 3
000000000000000000000111000001100000010110100000000000
000000001000000000000100000000100000010110100000000000
000000000000001000000111010000001110000011110000000000
000000000000000001000111100000000000000011110000000101
000010000001000000000110001111011010001111000000000000
000000000000101001000000000011111011000111000000000001
000001000000000000000010010011001111010001110000000000
000000100001001001000011100101111011001001110000000000
000000000000000000000000011111101001010101000000000000
000001000000000000000011100111011011011110100000000000
000100000000001011100000000000000001001111000000000000
000100000000001111100000000000001010001111000000000000
000010001111000111000010011000000000010110100000000001
000001000000100000100011101001000000101001010000000000
000000000100010011100000001011111000000011110000000000
000000001110100001100000000011001001000011010000000010

.logic_tile 2 3
000000000000000000000000000000000001001111000000000000
000000000000010000000000000000001000001111000000000000
000000000000000000000000000011100000010110100000000000
000000000000001001000011110000100000010110100000000101
000000000000000111100000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000010000000001001111000000000000
000010100000001111000011100000001011001111000000000000
000000000001001101100000000000011010000011110000000000
000000000000100101000000000000000000000011110000000000
000010000000010000000000011111001010001110000000000100
000001000000100000000010101101001100001111000000000000
000011000000100011100010001000000000010110100000000000
000000000000000000100100001001000000101001010000000000
000001000000000000000000000111000000010110100000000000
000000100000000000000000000000100000010110100000000000

.logic_tile 3 3
000000000000000000000110010101111100011111000110000000
000000000000000000000011100000011001011111000001100000
111000001110001000000111100101101110010101000000000000
100010101100000111000000001011001100011110100000000000
010000000000000000000011101111111001110110100000000000
110000000000000101000010000001111010110000110000000000
000000001000000111000010001011111100101000000000000000
000000000000000101000100000011011011111001110000000000
000000100000001011100110100101001111010000100000000100
000000000000001111000011100011011111000001010000000000
000000000000001111100111000011001110010100100000000000
000000000000001011100110101011011110000000100000000000
000010000000010001000110000011101001001000010111000100
000001000010101011100010011011111110111111110000100001
000010101101000001100011110001111010010100000000000000
000001000000100000000011000011010000000001010000000000

.logic_tile 4 3
000000000000010000000010111001111111010000100000000000
000000001000001101000010000011011001000001010000000000
111001001000100101000010010101111101000001000000000000
100010000001010000000110101101101001000011010000000000
110000001110000101000110010011111011111001010000000000
110000000000000101100010001101111111010001010000000000
000001000000000000010011101011011101001100110100000011
000000100000000000000111110001011110111100110001000001
000000000010001000000111101001011101101110010000000000
000010000000000001000000001111111100101101010000000000
000000000000000000000010001001001010110110010000000000
000000000000000001000010100111001101110110100000000000
000000000000000001100010001111101010111110100110000110
000000000000000101000000000111000000101001010011000110
000000001000000001100111010111001001011001110110100100
000000100001011011000010000111011110110110010011000100

.logic_tile 5 3
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000000000010001101101010101111010000000000
100000000010000000000100001111101100011101000001000000
110000000000000111100000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000001000000000100000000000000000000000000000000
000000000000000001000000001101011001101001010101000000
000010100000000000010011110111011111101010010010000100
000000000000000000000011001111101111111000000100000001
000010100000000000000100001011101001111110000010000001
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000101000000000000100111110000000000000000000000000000

.ramb_tile 6 3
000000100000000000000000000000000000000000
000011000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000001100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000111100011100000000000000000000000000000
100000000001010000000100000000000000000000000000000000
010000000110000000000000000001111101000110100000000000
010000000000000000000000001111001101001111110000000000
000000001010100000000000001111011101110000010110000001
000000000001000000000000001001111110110010110001000000
000000000010000000000000010000011100011111000100000001
000000000000000000000010001111001101101111000000000001
000000000000000111000000000011101100010011110100000000
000000000000000000000010011111111110000011110000000101
000000000000000000000010000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001100000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001000000000000000001000000000010110100100000100
100000100000000000000000001001000000101001010000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011011001001011110100000000
000000000001010000000000000000011101001011110010000000
000000000000000000000111110000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000100000001000010010001000011111011111000100000001
000000000000001111000000001011001001101111000010000010
000000000000000000000011001011011100010111100000000000
000000000000000000000000000011111100001011100000000000
000000000000000011100000000111101111000110100000000000
000000000000000000100000001011011101001111110000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000001000000000000110100000000000000000000000000000
010000000000010000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000000000000000000000100100000101
000000000000000000000000000000001011000000000010000000
000001000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000001000000100100000001
000000000001000000000000000000001010000000000010000000

.logic_tile 12 3
000000000000000000000000000000000000000110000100000000
000000000000000000000000000011001110001001000000100000
111000000000000101000010100000000000001111000000000000
100000001100000000000000000000001101001111000000000001
000000000000000000000000000011001111100010010000000000
000000000000000000000000000011111010001001100000000000
000000000000000111000011100011000000010110100000000000
000000000000000000100100000000100000010110100000000001
000010000000001000000010100111100000010000100110000000
000000000000000001000010100111001100001001000010000000
000000000000000000000000001000000001000110000000000100
000000000000000000000000001001001000001001000000000000
000000000000000101100000010000000000010110100000000000
000000000000000000000010100011000000101001010000000001
110000001100001000000000000101100001010000100000000000
100000000000000001000000000000101110010000100000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010100111100001001001000000000000
100000000000100000000100000000101100001001000010000100
110000000000000000000000000111000000000000000100000000
110000000000001001000000000000000000000001000010000100
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000001010000100000110000100
000000100000000111000000000000000000000000000000000000
000100000001011001100110000000000001001111000000000000
000000000000101001100100000000001001001111000000000100
000101001000000000000111100000000000000000000100000101
000010000000000001000011100011000000000010000000000100
110001100000000001000110001111111100001001010000000000
100010100000000000000000001011001111101111110000000000

.logic_tile 14 3
000000000000000000000000010000000000010110100000000000
000000000000000000000010101001000000101001010000000000
111000000000001000000111110001011110110011110000000000
100001000000001111000110101011101110100001010000100000
110000000000000000000000000000000001001111000000000000
110000000000000000000000000000001001001111000000000000
000000000000001000000000000000011110000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000100000000010100000011010000011110000000000
000000000000010000000110110000000000000011110000000000
000000000000000000000010110000011000000100000100000000
000000000000000000000110100000000000000000000010000101
000000000000001000000011100101111101100010000000000000
000000000001010111000000001011011101001000100000000100
110000000000100101100000001000000000000000000100000000
100000000001000000000000001001000000000010000000000110

.logic_tile 15 3
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001100001111000000000000
111000000000000111000110110000011110000100000110000001
100000000001000000100011110000010000000000000010000100
010000000000000000000111100000011110000100000100000001
110000000001000000000000000000010000000000000001100001
000000000001000111100000001000000000010110100000000000
000000000000000000100000001001000000101001010000000100
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000000000000001001001000001
000000000001001000000000000000011010000100000100000101
000000001000100001000000000000000000000000000001000000
000000000000100000000000000000000001000000100100000001
000000000000000000000000000000001001000000000000000010
110000101100100000000111000001000000010110100000000000
100000000001000000000010000000100000010110100000000000

.logic_tile 16 3
000000000000000101100000000001000000010110100000000001
000000001010000000000011100000000000010110100000000000
111000000000000000000000010000001110000100000100000000
100000000000000000000010100000000000000000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000111001110100000000
000000000000000001000000000111001100110110110000000000
000000000000000111100000001000000000010110100000000000
000000000000000000000000001001000000101001010000000010
110000000000001000000110100000000000000000000000000000
010000000000000011000000000000000000000000000000000000

.logic_tile 17 3
000011100001000101000000000000000000000000000000000000
000011000000000000000010100000000000000000000000000000
111000000000000000000000000011111101001101000100000000
100001000000000000000000000011101010000100000000000000
000000000001000000000000000000011110000100000100000000
000000001110100000000000000000000000000000000000000101
000000000001000000000010000000000000000000000100000000
000100000000000001000000000001000000000010000000000100
000000000000000001100000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000100
000000000000001001000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000010100101111110000010100100000000
000000000000000101000000000000110000000010100000000001

.logic_tile 18 3
000000000000000000000000011101100000010110100010000000
000000000000010000000010000101000000000000000000000000
111000100000000000000000011001111011010111100000000000
100000000000000111000011101111101010100111010000000000
110000000000000000000000000111011010000001010010000001
110000000100100000000000000000010000000001010010000000
000000000000000101000111001011011010000000000000000000
000000000000001101100110111011011110001000000000000000
000000000000101000000000000000000000000000000100000000
000000001011010111000011111011000000000010000000000000
000010100000000000000110001011000000101001010000000000
000001000000000000000000000101000000000000000000000000
000000000010001000000111100111111010000001000010000000
000000000000000001000000000000101001000001000000000000
010001000000000000000011100111100000000000000100000000
010010101000000000000110000000100000000001000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 3
000000000000000000000011100011101010001001110100000000
000000000000000101000000000000101010001001110000000000
111000001010000000000010101111011011000110100000000000
100000000000000000000100000111101001001111110000000000
010000001000000101000010000111101101111001110110000000
110000000000001101100100000101101101100010110000000010
000000000000000011100000001101011101111101010110000000
000000000000001111100010000101001100011101000001000000
000000000000001001100010100101100000010110100010000000
000000000000000001000011110101100000111111110010000110
000000001100101001100111001101101100010111100000000000
000000000001010011000111000111001101001011100000000000
000000000000001000000110010111101000000000000000000000
000000000000001111000011010011010000000010100000000000
000000000000100000000000010001001100000000000000000000
000000000000011111000010001111011110000110100000000000

.logic_tile 21 3
000000000000000000000000010101011001001000000010000000
000000100000000000000011110000011001001000000000100000
111000000000000111100110110001101100101011110010000000
100000000000011101100010000000000000101011110000000000
010010100000001000000000001001111000111101010000000000
010001000000000111000011101111101110111100010000000000
000000000000000111100000011111111111000110000000000000
000000000000000101100011011101101010000001000000000000
000000100000001000000111000011111110000010100100000100
000001000000011001000100000000000000000010100001100010
000000000000000111100000000011000000000000000000000000
000000000000000000100011111011001010010000100000000000
000001000000000111100000001111101011001001010000000000
000010000000000000100000001011011111000001010000000000
010000000000001001100111101000000001111001110000000000
110000000000000001100100001001001000110110110000000100

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000011100111000111011010110000110000101000
000000000000000000000100000101110000110000110000000000
000000000000000011100000000111011010110000110000101000
000000000000000000000000000001010000110000110000000000
000010100000000011100111001111111010110000110000101000
000001000000000000000111100101100000110000110000000000
000000000000001011100011101011011100110000110010001000
000000000000001011000111100001000000110000110000000000
000010100010001000000111010001001100110000110000001000
000001000100000111000111110101110000110000110000100000
000000000000001000000000000101011110110000110010001000
000000000000000011000000000001110000110000110000000000
000010000000000111000011011101011110110000110000001000
000000000110000000000111100101100000110000110010000000
000000000000001000000111011111001100110000110000001000
000000000000001011000011010001110000110000110000000100

.ipcon_tile 0 4
000000000000000000000000000000001100110000110000001001
000000001010000000000010010000000000110000110000000000
000000000000000000000000000000001000110000110000101000
000000000000000000000000000000010000110000110000000000
000000100001000000000000000000001100110000110000001000
000000001000000000000000000000000000110000110000000010
000000000000000000000000000000001000110000110000001000
000000000000000000000000000000010000110000110000000100
000000010000000001000000010000001110110000110000001000
000001010000100000100011010000010000110000110000000010
000000010000000000000000000000001100110000110000001000
000000010000000000000000000000010000110000110000100000
000000010000000000000000010000000000110000110000001000
000000010000000000000011010000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110001000000

.logic_tile 1 4
000010101101100000000110010111100001000000001000000000
000000000000000101000111110000101000000000000000001000
000010000000001101000111010001000000000000001000000000
000001000000001001000110010000101010000000000000000000
000000000010001000000111110111000001000000001000000000
000000001010001001000010010000001011000000000000000000
000010000000000111000110000101000000000000001000000000
000001000000000011000100000000101011000000000000000000
000001010000000000000000000001000001000000001000000000
000000011000000000000000000000101010000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000010000000000000001100001000000001000000000
000000010010101001000000000000001111000000000000000000
000010010000000000000010010001000001000000001000000000
000001010000000000000111110000001010000000000000000000

.logic_tile 2 4
000000000010000000000000000101000001000000001000000000
000001000100000101000010100000101000000000000000001000
000000000000000000000010100001000000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000001000000000010110001100000000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000000000011010001000001000000001000000000
000000000000000111000011110000101011000000000000000000
000010010001000111000000000101100000000000001000000000
000010010000100111100000000000001011000000000000000000
000000010000000001000011100001100001000000001000000000
000000010000000000000000000000101100000000000000000000
000110110010001000000000000011100001000000001000000000
000000011010001001000000000000101110000000000000000000
000000010000100001100000000101100000000000001000000000
000000010111010000100000000000101110000000000000000000

.logic_tile 3 4
000000000000000001100111101011011100101011110110000000
000000000000000000000111101001110000111111110000000000
111010100000001001100000010111011000000000000000000000
100000000000001011000010000101100000000011110000000000
000000000000000000000000000101011111111110110100000001
000000000000000101000010100000111011111110110010000000
000000000000011000000010101001000000111111110110000000
000000000000000111000000000001101000111001110000000000
000011010000010000000011101111011010101000110000000000
000000010000000000000000001111101110011000110000000000
000000010000000000000110010111011110110110100000000000
000000010000000000000011010101101001110000110000000000
000010110000000011100111101111000001000000000000000000
000000010110100111000011101011001000001111000000000000
000010110000000111000011000011111110110110100000000000
000000010000000000000010010111101001110000110000000000

.logic_tile 4 4
000000000000000000000000010000011010001100110000000000
000000000000001111000010000000011000110011000000000000
111001001010001001100110010011011110100110110000000000
100000100000001111000011010101001100010110110000000000
010000000010000101000111100001101110010000100000000000
110000000000001001100111100111001010000001010000000000
000000001010000101100011101001101111001001010000000000
000000000000000101100110100011011001000110000000000001
000001010000000001000011011101101100101010110000000000
000000110000000111000110100101011101101001110000000100
000001011010100101100111110111011101111000110000000000
000010010000010000100010011101011101011000100000000000
000000010000001111000110101011011000001000010110000000
000000010000001001100011101101101001111111110001100001
000000011010001011100010000111111001000110100000000000
000000010000000101100100001111111110001111110000000000

.logic_tile 5 4
000000000000010000000010001001011001100000110000000000
000010101010100000000011111111101001101111110000000000
111001000000000001100000010101011001101100000010000000
100000000000001001000010111001011100011111110000000000
110000000110000001000000010101101101100110110000000000
010000000000000000000011100011011101010110110000000000
000000000000000000000000001001001110000001010000000000
000010000001000111000000001011110000101001010000000000
000010010000001000000011100000000001000000100110000001
000001010000000011000110000000001000000000001000000000
000000011100000001000111000011111110100010110000000000
000000010000001001100011001101101110101011110000000000
000000010000001111000010011111101001110101100000000000
000010010000000011100011100011011001111010100000000000
110000010000100111000010000011101110110111110000000000
100000010001000001110100001111101110100001010000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010110100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000

.logic_tile 7 4
000000000100000000000000001011011110000110100000000000
000000000010010000000010000101111111001111110000000000
111100001010000000000110000011111110101000000000000000
100001000000000000000100000000000000101000000000000000
110000001000000001100000000101001111101001000000000000
010000000000001111000011111001001111001001000000000000
000001000000100011100000011000000000000000000100000000
000000100001010000100010001011000000000010001000000000
000000010001000111100110001011011010010111100000000000
000000010000100000100010010101011111001011100000000000
000000010000000000000011001000011100010000110010000000
000000010000000011000110001001011011100000110000000000
000000010000000001000010010000000001000000100100000000
000000010000000001000010000000001100000000001010000000
110001011100101001000110111101001110111100000000000000
100010010000010001000011010111001111111000000000000100

.logic_tile 8 4
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000101000000000011101000001101111010000000011
100010000000010001000011010111001100001111000011000111
110001000100000111000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000101001100000000000011010001100000000000000
000000000001011111000011100000001001001100000001000000
000011010000000011110000001111111011000110100000000000
000011111010000000000011101011011100001111110000000000
000000010000101111110011100101100000101001010100000001
000000010001011111000010011001000000000000000000000000
000000011100000000000011000101111101000000100000000000
000000010000000000000100001111011000000000110000000000
110000010000100000000000000001101010000001010000000000
100000010001000001000000000011110000010110100000000000

.logic_tile 9 4
000000000000000000000000001101111100010111100100000000
000000000000000000000000000011011010010110100000100101
111000000000000011000010101000001010001111010110000001
100000000000000000100010100111001011001111100000000100
110001000000000111100000011111111100010111100000000000
110010000000000000100010001011011010000111010000000000
000000000000101111000000001101011000010011110110000001
000000000000010001000011101011011101000011110010000000
000100110110000111000010001011011000010111100000000000
000000010000000000100100000101001010000111010000000000
000000110001000000000010010000001011001111010100000000
000001010000000001000011000011001010001111100010000100
000000010000000000000010001001111010010110100100000101
000000010000000000000100000111111010011110100000100000
000000010100001001000011100111101011010111100100000001
000000010000000011000000001101101101101001010000100000

.logic_tile 10 4
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010001000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000001
110010100000000000000000000000010000000000000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000011101111000110100000000000
000000010000001111000000001011001111001111110000000000
000000010000000001000011100000000000000000000000000000
000000010000000000100010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000100000000010010000000000000000000000000000

.logic_tile 11 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000100101000000000000000000000000000110000001
000000001001000000100000001111000000000010000000000001
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000101010001010000000000000101101110101000000000000010
000000110001110000000000001101000000000000000000000000
000000010000000101100000010000000000000000000110000001
000000010000000000000011101011000000000010000010000010
110001010000000000000000000000000000000000000000000000
100010110000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000011110000011110000000000
000000000001010000000000000000010000000011110000000000
111000000000000000000110011101101111010010000000000000
100000000100000101000010010111111001000000000000000000
110000000000100000000000000000000001001111000000000000
010000000000000000000000000000001100001111000000000000
000000000000001000000010110001100000010110100000000000
000000000000001111000010010000000000010110100000000000
000000010000000000000000000111111010000001010000000000
000010110000000000000011110000110000000001010000000000
000000010000001000000000001011111001110011110000000100
000000010010000101000010000101011111000000000000000000
000000010000100000000010100000000000001111000000000100
000001010001010000000000000000001111001111000000000000
110001010000001000000000010011100000000000000100000000
100000110000000001000010100000100000000001000010100001

.logic_tile 13 4
000000000000000101000000010000000000000000001000000000
000000000000000000000010000000001100000000000000001000
111000001110101000000110000000000001000000001000000000
100000000001010001000000000000001110000000000000000000
000000000000000101000110000000001000000100101100000000
000000001110010000000000000101001001001000010000000000
000000000000000000000000010101001000010100001100000000
000000001000000000000010000001100000000001010000000000
000000010100001000000000000000001001000100101100000000
000010110000001001000000000101001000001000010000000000
000000010000000000000000000111101000010100001110000000
000001010000000000000000000001000000000001010000000000
000000010110000000000000000101101000010100001100000000
000000010001010000000000000101100000000001010000000000
110000010000001001100000000000001001000100101100000000
100000010000001001000000000001001001001000010000000000

.logic_tile 14 4
000000000000000000000110100101000000000000001000000000
000000000000000101000010100000001111000000000000001000
000000000000100101100110100101000001000000001000000000
000000000001010101000000000000101100000000000000000000
000000000010011111100010110101000001000000001000000000
000000000000001001100010100000101010000000000000000000
000000000000001111100110010001000000000000001000000000
000001000000000101000110100000001001000000000000000000
000000010001010000000000000101100001000000001000000000
000000010000000000000000000000001011000000000000000000
000000110110000011100000000101000001000000001000000000
000000010100000000100000000000001000000000000000000000
000000010000000000000111100101100000000000001000000000
000000010001000000000000000000101001000000000000000000
000001010000000000000000000001100001000000001000000000
000000110000000000000000000000001001000000000000000000

.logic_tile 15 4
000010100000000000000000000011000000000000001000000000
000000000000000101000000000000001000000000000000001000
000101000000010000000000000111000000000000001000000000
000010100000000000000000000000001101000000000000000000
000000000010001000000000000101100000000000001000000000
000000000000001001000000000000101101000000000000000000
000000000000000000000010110111000000000000001000000000
000000000000000000000010010000101110000000000000000000
000001010000000001000110000111100001000000001000000000
000000010000000000000110100000001011000000000000000000
000000010001001000000010100111100000000000001000000000
000000010000001001000010100000001010000000000000000000
000000010000001101000010110111000001000000001000000000
000000011010001001000010010000101101000000000000000000
000001010000000101000000000011100001000000001000000000
000000010000000101000000000000001101000000000000000000

.logic_tile 16 4
000000000000000000000110001000011101111001000100000000
000000000010000000000000000001001010110110000001000100
111000000100001001100000000101101111100011110110000000
100000000000101111000000000000001010100011110000000001
110000000000000000000000000000000000010110100000000001
010000000000000000000000001111000000101001010000000000
000000100000001111100110000111111011110110100110000000
000001000110000001100000000000101000110110100000100100
000000010100001000000000000001011111100011110100000000
000000011110000101000010000000101010100011110000000001
000000010000000001000000000101111010101111000110000000
000001010000000000000000000000101111101111000000000001
000000010001011101100111111000001110101111000100000001
000000010000100001000010100101001100011111000010100000
000000110000001101100110111111111010111110100100000100
000011110000000101000010001111000000010110100000000010

.logic_tile 17 4
000000000000001000000110111111101011011110100000000000
000000001011010101000011100101111100101110010000000000
111001000000001101100110110011111010000111010000000000
100000000000001111000010101101011001010111110000000000
000000000000000000000010011101011111000111010000000000
000000000000000000000010010011111001101011110000000000
000000100100000001000110101000001011110100000100000000
000000000000000000000000000111011101111000000010000000
000000010000100000000000011101011001011011100000000000
000000011100010000000011011001101100101011010000000000
000000010000001111000010001001011100010110110000000000
000000010000000101100100000011001011101010110000000000
000000010100010000000000000000000000010000100000000000
000000010010100000000000001001001101100000010010000000
010000010000000000000000010001011101010111010000000000
010000010000000101000011001101001001010111100000000000

.logic_tile 18 4
000000000001010101000010111111001000101011010000000000
000000000000000000100111101101111010010110100001000000
111000000000000000000010100000000001111001110000000000
100000000000000000000100001001001010110110110001000000
110000100010100101000000000000000000000000000000000000
110000000000010000100000000000000000000000000000000000
000000000000000000000111100000000001111001110000000000
000000001110001111000100000011001001110110110000000100
000000110000000001100010100111100000000000000110000101
000001010000000000100100000000000000000001000010000000
000000010001000000000000000000000001001001000110000000
000000010000101111000000001011001110000110000000000101
000000010001110000000011100111101100101000000100000101
000001010000010000000010010000010000101000000010000100
110000010000000000000110000001011110000111000000000000
010000010000001101000100000011111000000001000000000000

.ramt_tile 19 4
000000000000100000000000000000000000000000
000011100001010000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000011010100000000000000000000000000000
000000110001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 20 4
000010000000000000000110000011100001010000100000000000
000001000000000000000100000011001000110000110000000000
111000000000001001100111110101111100111111110000100010
100000000000000001000010001001011101011111110011100101
010000000000100001100011100001111100010010100000000000
110000000000010000000100001111101100111011110000000000
000000000110000101000111100101011001100001010110000000
000000000000000000100010110111011000110111110001000000
000010110001011000000111100111111101011011100000000000
000011110000100111000100000011111011010111100000000000
000000010001010101100110001011001110010100000000000000
000000010000100000000010011001010000000000000000000000
000000010110001011100110110001111011010111100000000000
000000010000001011000010000011111111001011100000000000
000001010000000000000110010111001010010101010100000000
000010010000000000000011101111000000101001010000000000

.logic_tile 21 4
000000000000001101100010111111111100011110100000000000
000000000000001111000011110101101100101110010000000000
111000000000010101000111001001011001111100010000000000
100000001000100101000100000101001100111000100000000000
010000000110001101100000001001000000000000000000000000
010000000000000001000000000111100000010110100000000001
000000000000100001100000000101000000001001000100000000
000000000000001111000000000111001010011111100000000000
000000010000001001100000001001000001011111100000000000
000000011110000111000000000111001101111111110000000100
000000010000000111100000011011001011100001010100000000
000000010000000000100011011001001111100010100000000000
000000011010101000000000001000000000010110100000000000
000000010000011011000000001011000000101001010011100100
000000010000000101000000001101000000110110110000000000
000000010000000000100010110001001100010110100010100000

.logic_tile 22 4
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000

.logic_tile 23 4
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000010000000000000000000000000001110110000110000001000
000000001010000000000000000000010000110000110000100000
000000000000000000000000000000001100110000110000001000
000000000000010000000000000000010000110000110001000000
000000000000000000000000000000001110110000110000001000
000000001110000000000000000000010000110000110000100000
000000000000000000000000000000001100110000110000101000
000000000000000000000000000000010000110000110000000000
000000010000000000000000000000001110110000110000001000
000000011010001111000011010000000000110000110000100000
000000010000000000000000000000001100110000110000001100
000000010000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000101111000011010000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000010000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000001010111000010010001000000000000001000000000
000000000000001111000011010000001101000000000000010000
000000000000001011100111000011000001000000001000000000
000000000000001111100100000000001001000000000000000000
000000000001011000000011110111100000000000001000000000
000001000000000111000011100000001000000000000000000000
000010000000000001000000000111000000000000001000000000
000001000000000000000000000000101011000000000000000000
000000010001001000000000000001100001000000001000000000
000001010000101111010010000000001000000000000000000000
000000010001010000000011100101100000000000001000000000
000000010000100000000000000000001001000000000000000000
000000010000000000000011100011100000000000001000000000
000000010000100000000100000000101001000000000000000000
000000010000001000000000000101000000000000001000000000
000000010000000011000000000000101010000000000000000000

.logic_tile 2 5
000010100000100001000000000011000001000000001000000000
000000000000000000100000000000101110000000000000010000
000000000000000001000000000011000001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000111000111100001000000001000000000
000000000010000000000100000000001100000000000000000000
000000000000000011100000000011100000000000001000000000
000000000001010000000000000000101100000000000000000000
000000010000000101100010010111100000000000001000000000
000000010000000000000010100000101111000000000000000000
000000010000000001000000010101100000000000001000000000
000000010100001001010011100000001000000000000000000000
000010010000001001000011000011100000000000001000000000
000000010000000101000100000000001011000000000000000000
000000010000001001000000010111000000000000001000000000
000000011100000101000010100000001110000000000000000000

.logic_tile 3 5
000000100100100001000000000000000000001111000000000000
000001000110000111000011110000001001001111000001000000
111000000000000000000111010000001110000011110000000000
100000000000000101000111010000000000000011110001000000
110000000010000000000000001000000000010110100010000000
110000000010000000000000001101000000101001010000000000
000001000000000101000010101001011000011001110110100010
000010000000000000100100001001011100110110010010000111
000000010000000111100000001000000000010110100010000000
000000011010000000000000000101000000101001010000000000
000000010000000000000110001111111001011001110110000101
000000010000000011000000001011101001111001100010000000
000000010000000101100011101000000000010110100000000000
000000010000000000000000000011000000101001010001000000
000000010000000000000010001101111000000101000000000000
000000011100001001000000000111101000000110000000000000

.logic_tile 4 5
000000000000100000000010110011101011000000100000000000
000000000001011001000110000101111100000000110001000000
111000000000001000000110010011111110011001110100000001
100000000000000111000011010111101101110110010001000100
110010000010000111100111000101000000001100110000000000
110000000000100111100110010011000000110011000000000000
000000000000000000000111101001011000010111110111000011
000000000100000111000010101001000000101001010001000011
000000010000001111000011000111011011010111100000000000
000000010000000011000111111001001001000111010000000000
000010010000001101010011111101111111000001000000000000
000000010000000001100110001111111011000011010000000000
000100010000000011100011100011101100111000110000000000
000000010000001011000000000111001101100100010000000000
000010110000000001100010010101011000111011110000000000
000000010000000000000110000111101001100001010000000000

.logic_tile 5 5
000000000000100000000000010101100000000000001000000000
000000000001000000000010000000100000000000000000001000
111000000000000000000000000111001010001100111100000000
100000000000100000000000000000000000110011000000000000
000000000000100111000000000000001000001100111100000000
000000000000010000000000000000001001110011000000000000
000000000000001000000110000111001000001100111110000000
000000000000000001000010000000100000110011000000000000
000000010100000000010000000101101000001100111100000000
000000010000000000010000000000000000110011000010000000
000001010000000001100000010000001001001100111100000000
000010110000000000000010000000001100110011000010000000
000100110000000001100110000000001001001100111100000000
000011010000000000000000000000001101110011000000000010
110001010000000000000000000101101000001100111100000000
100000110001010000000000000000100000110011000010000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110010000000000000000000000000000000
000000010110000000010000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000100000000000000000000000000000

.logic_tile 7 5
000001100000001000000110000011000001100000010000000000
000001000000000001000011100000001010100000010000000000
000001000000001001000000001011101100010100000000000000
000000100000001011100000000011000000111100000000000000
000100000001010001100010001101001111111111100010000000
000000000100000101000110001101111101101001000000000000
000000000000000011100111000101001011110100000000000000
000000000000001111000000000111011101010100000000000000
000000011010000111100000011101101000000010000000000000
000000110100001011000011101111011000000011000000000000
000000010000001111100010001011001011101100000000000000
000000010000000101000011111011111000001100000000000000
000000010100001000000000010111111100010000110001000000
000001010000010111010010110000111001010000110000000000
000000010000000001110011110111111001000000000000000000
000000010000001011000111100101001110000110100000100000

.logic_tile 8 5
000000000111000000000000010101100000000000001000000000
000000000000100000000010000000100000000000000000001000
111001000000000001100000000000011000001100111100000000
100000100000000000000011100000011100110011000010000000
010000101111010000000110000000001000001100111100000000
100001001100100000000000000000001001110011000000000100
000000000000101000000000000101001000001100111100000000
000000000001000001000011100000100000110011000000000000
000000011110000001100000000101101000001100111100000000
000001010000000000000000000000000000110011000000000000
000000010001010000000000000000001001001100111100000000
000000010000100000000000000000001000110011000000000100
000000011010000000000000000111101000001100111100000000
000000010000100000000000000000100000110011000000000000
110000011110000000000110010111101000001100111100000000
100000010000000000000010000000100000110011000000000000

.logic_tile 9 5
000000000000000000000000000111011110101000000100000001
000000000001000011000000000000000000101000000000000100
111000000001010101000110100101011010101000000100000000
100000000000000000100000000000010000101000000000000000
110000000000000001100110001111111010001011100010000000
110000000001010000000000001111101010101011010000000000
000000000000001111000010100101101010101000000100000000
000010100000100111100100000000010000101000000000000101
000000010000010000000111101001100000101001010100000011
000000010000000000000000000011000000000000000000000000
000001010000001000000111001111100000101001010110000000
000010110000000001000100001011000000000000000001000001
000000110000011111000010000001101110101100000000000000
000001010000000001100010010111111000001100000000100000
110000010000001001100111110000000001100000010000000000
100100010000000011000110011011001000010000100000000000

.logic_tile 10 5
000000000000010000000000000000000000000000000100100000
000000001100100000000011000111000000000010000010000010
111000000000000101000000011101111101010110100100000001
100000000000001001000011010001001011101101010000000010
010000000000000001000010001101111000000011110110000000
110000000000000000100100000001100000010111110000000010
000000001100000011000000010111100000000000000100000001
000000000000000000000011010000100000000001000000000010
000000010001010000000000000000000000000000100100000000
000000010000100000000000000000001010000000000010000100
000000010000000001100011001001011011010111100000000000
000000011000001111010100000111101011001011100000000000
000000010000000001000000001011111101000011110100000000
000000010000000000000000001001101010001011110001000010
000000011111000111100111101111111000010111110100000000
000000010000000011000100000011010000101001010010000010

.logic_tile 11 5
000000000000001000000000010000000000000000100100000001
000000000000000001000010100000001001000000000001000000
111010001100011000000000000000000000001111000010000000
100001000000101111000000000000001010001111000000000000
110000000000001000000000010000011110000011110000000000
010000000000000001000011100000010000000011110010000000
000000001110000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000011000100000000000010000000001001111000000000000
000000010001000000000011010000001110001111000000000000
000000010001010000000000001001011000100010000000000000
000001010010100000000000001111001011000100010000000000
000010010000000000000000010111000000000000000100000001
000000010000000000000011110000100000000001000000000010
110000010000000111000000010000011000000011110000000000
100000010000000000000010000000000000000011110000000000

.logic_tile 12 5
000001001110000000000011100001000001000000001000000000
000000100000000101000110100000101110000000000000001000
000000000001001111000000000101000001000000001000000000
000000000000000101100000000000101000000000000000000000
000000001110000000000010100011100001000000001000000000
000000000000000000000010000000101100000000000000000000
000000100000000000000000010111000000000000001000000000
000000000000000001000011100000001101000000000000000000
000010110000000000000010000101100000000000001000000000
000000010000000000000000000000101001000000000000000000
000001010000000000000010000001100001000000001000000000
000010110000000001010011110000001010000000000000000000
000001010100000011100000000111000000000000001000000000
000010110000000001000000000000001000000000000000000000
000000010000100001000000000011100000000000001000000000
000000010001010000000000000000101011000000000000000000

.logic_tile 13 5
000000000000000000000000010101001000010100001100100001
000010000001000000000011011001000000000001010000010000
111000000000000001100110000111001000010100001100000000
100000000000000000000000001101000000000001010001000000
000010001010001000000000010111001000010100001100000001
000001000000000001000011011001100000000001010000000100
000000000000000000000000010111001000010100001100000000
000000000000000000000010001101100000000001010000000000
000000010000000000000000000000001001000100101110000000
000000010000000000000000001001001100001000010000000001
000010011101011000000000000000001001000100101110000000
000000010000000001010000001101001000001000010000000000
000000010000000001100110010101101000010100001100000000
000000110000000000000010001001100000000001010001000000
110000010000000000000000000000001001000100101100000000
100000010000000000000000001101001001001000010000000010

.logic_tile 14 5
000010000000000111000111110101000001000000001000000000
000001000000000000100010100000001101000000000000010000
000000000000011111100011100101000000000000001000000000
000000000010000101100100000000001011000000000000000000
000000001010101101100110110011000000000000001000000000
000000000001000101000011100000001001000000000000000000
000000000001000101100110110101000000000000001000000000
000000000100000000000010100000101001000000000000000000
000000010000010001000000000001000001000000001000000000
000000010000100000000000000000001000000000000000000000
000001010000000000010000000101100001000000001000000000
000000010000000000000010000000001000000000000000000000
000000010110010111100000000101100000000000001000000000
000000010000000000100000000000101110000000000000000000
000000110000000000000000000101100001000000001000000000
000001010000000000000000000000101001000000000000000000

.logic_tile 15 5
000000000000000011100000000101100000000000001000000000
000010100000000000100011110000101100000000000000010000
000000100000001000000000000101100000000000001000000000
000000000010000111000011110000101100000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000001111000010010000001101000000000000000000
000000000000000000000111110001100000000000001000000000
000010000000000000000111010000101101000000000000000000
000000110000000101000010100111100001000000001000000000
000001010000000101000010100000001000000000000000000000
000000010000000000000010100111100000000000001000000000
000000010000000000000010100000001011000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000101000000000001000001000000001000000000
000000010000000101000000000000101101000000000000000000

.logic_tile 16 5
000001001100000001100000000101100000000000001000000000
000010000000000000000000000000000000000000000000001000
111000000000001000000000000000011110001100111100000000
100000000000000001000000000000001000110011000000000000
000001000000000000000000010101001000001100111100000000
000010001000000000000010000000100000110011000000000001
000001000001111001100110010111001000001100111100000000
000000000000001011000010000000100000110011000000000000
000010110000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000001
000000110000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000001
000001011000100000000110000101101000001100111100000000
000010110001000000000000000000100000110011000000000000
010000110000000001000000000101101000001100111100000100
000000010000000000000000000000100000110011000000000000

.logic_tile 17 5
000001000000000101100110000001001101101010000000000000
000000100001000000000010001101001000000101010000000000
111000000000001111000000010001111111111111000000000000
100000000000001111000011100001001000101001000000000001
000000000000000111000110101000000000010110100000000000
000000000000000000000000001001000000101001010001000000
000000000001001111100000011001001100000001110100000000
000000001000100001000010100011111001000000100000000000
000000010000001011100000011101101110000001010100000000
000000010001011111100011011111011001000001100000000000
000000010000100111000000000101000000010110100010000000
000000010100001001000000000000000000010110100001000000
000000010000000000000000011111111010110011000000000000
000000110110000000000011011001011100000000000000000000
110000010001010011100010000000011010000011110010000000
010000010000101101000100000000000000000011110001000000

.logic_tile 18 5
000000000000000000000000010001101110001000000000000000
000000000000001101000010000001111111010110100000000000
111000000000000000000011100101101110000001010000000000
100000000000001001000000001111110000000000000000000000
000000001000000000000010101101100000001001000000000000
000000000000000000000000000001001011000000000000000000
000000000000000000000011101001011010000000000000000000
000000000100001101000000000111110000000001010000000000
000000010000001111000000010111011000000000110000000000
000000010010000001000011001111111001100000110000000000
000000010000001001100110001011011100000001010110000110
000000010000000011000000000011101100000001100010000000
000000010000000000000010001011011111010000100110000000
000000010000000000000010110011011111101000000000100000
000010110000000000000110011011011100000010010100000000
000000010000000111000010001011001100000010100000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000001110000011110000000000
000000000000010000000000000000000000000011110000000000
111000000001000000000000000000000000000000000000000000
100000000100100000000000000000000000000000000000000000
010000000000100000000010000000000000000000000000000000
110000000110010000000011110000000000000000000000000000
000010100000010000000000010011000001001100110000000000
000000000010100000000011011101001100110011000000000000
000000010000001000000000000000000000000000000000000000
000010110000000001000000000000000000000000000000000000
000000110000001101100000001111111101000010000010000000
000000010010000101000000001111101100000000000000100110
000010010000000000000000000000011010000100000100000000
000000010000000001000000000000010000000000000000000000
110000010000000111000110110000000000000000000000000000
110000010000000000000010100000000000000000000000000000

.logic_tile 21 5
000000001101000000000110110101000001000000001000000000
000000000000100000000010000000001010000000000000001000
111010000000000111000000000101101001001100111000000000
100000000000100111000000000000101110110011000000000000
010000000010001001100011100011101001001100111000000000
110000000000000101000000000000101011110011000000000000
000000000001100001100111111101101000001100110000000000
000000000100001111000010001101100000110011000000000000
000000010000000001100000010101101100101000010100000000
000000010001000000100011010101001110010100010000000000
000000010000000011100110000011001110101000010100000000
000000010000000000000000001001101100011000100000000000
000000010000100101000110000011011100100000010100000000
000000110000010000100000000111001111110100010000000000
010000010000001000000000001001001110101000010100000000
010000010000000001000000000001101100100100010000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000011110000000000010010000000000000000000000000000
010000010000000000000000000000000000000000000100000000
010000011000000000000000001111000000000010001000000000

.logic_tile 23 5
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010100100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010110000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000000001011000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000100000010111100011100101100000000000001000000000
000000000110000111000100000000001010000000000000010000
000010100000000011100000010101100000000000001000000000
000001000000000000100011110000101010000000000000000000
000001000001111111000000000001000000000000001000000000
000000001010000111100011100000001111000000000000000000
000000000000000000000111100001000001000000001000000000
000000000000001001000000000000001100000000000000000000
000010000000000000000010000001100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010111000000000001100000000000001000000000
000000000000100000100000000000101001000000000000000000
000000000000000111000010000011000001000000001000000000
000000000000100000000100000000101111000000000000000000
000100000000000001000011100111000000000000001000000000
000000000000000000100000000000001011000000000000000000

.logic_tile 2 6
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000001011000000000010111000000000000001000000000
000000001100000111000011100000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000100000000000011100000001111000000000000000000
000000100001011111000000000011100000000000001000000000
000001000000101111000000000000001101000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000000111000011010000001010000000000000000000
000000000000000111000011100001100001000000001000000000
000000000000000101010100000000101101000000000000000000
000000000000001111100011100111100000000000001000000000
000000000000000101000000000000101101000000000000000000
000000000000001000000000000011000000000000001000000000
000000001010000011000011100000001011000000000000000000

.logic_tile 3 6
000000000000110001100010100000001100000011110000000000
000001000100000000100011110000000000000011110001000000
111000000000001001100111100001111011101001000000000000
100000000000000001000011110001111100111001100000000000
110000000000000111000000000001011100000000100000000000
010000001000000001000011110111101010000010110000000000
000000000001111101000110000000001111010110110110100000
000000000001011111000000000101011001101001110000000110
000000000000010001000010010001111101101000110000000000
000010000100100001100011010011001001011000110000000000
000010000000100111000000000111101110011001110110000101
000000000000010000100000001111101011111001100010100100
000001000000010001100011111011011111010100100000000000
000000100000000000000010000111101010000000010000000000
000010000000001111000010011001101001011101010110000011
000000001100000001100110000101011111111010100000100010

.logic_tile 4 6
000000000000001000000010000000000000000000100100000000
000000000000000001000011010000001110000000001000000101
111000000000000001000110000000001110000100000100000011
100000000000000000100000000000010000000000001000000000
010000100001000001100011110101111001000010000000000000
110001000100000000100110010111011110000011000000000000
000000000001011111000010001111001001110110100000000000
000000000000000111100000001011011000110110010000000000
000100000000000000000000010000000001000000100100000001
000000000000000000000011010000001100000000001000000001
000000000000001001000111001001000000101001010000000000
000000000000001011000100001111000000000000000000000000
000101000000000011100010000011101011100000000000000000
000000000000000000000100001011011011101001010000000000
110000000000000001100000011101011010101001000000000000
100000000000000000000011010011001001000110000000000000

.logic_tile 5 6
000011100100000000000000000101001000001100111100000000
000000000110000000000000000000000000110011000001010000
111000000010000000000110010111001000001100111110000000
100000000000000000000010000000000000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000010000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000111101000001100111100000000
000000000110000000000000000000000000110011000010000000
000000001000000000010000000111101000001100111100000000
000001000000000000010000000000000000110011000010000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001001110011000010000000
110001100000101001100000000000001001001100111100000000
100001000111010001000000000000001001110011000000000010

.ramt_tile 6 6
000001000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000101110000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000

.logic_tile 7 6
000000000000001001100011101111111100010111100000000000
000001001001000001000000001001101110001011100000000000
000001001000001001000000010101000001001001000000000000
000000100000000001100010011111101100101001010000000000
000000000100000111000111100001011111110000100000000000
000010000001010001100010000011001101010000100000000100
000000101110100111100110010011111001100001010000000001
000000000001010101000010111001101000000001010000000000
000101000001011000010000001000001010010000110000000000
000000100100001111000011100101011000100000110000000000
000100000000001001010000000101111100110100000000000000
000000000000100101100010000111111011010100000010000000
000001000000001111000000010101111010100001010000000000
000010100000010111100010100101101101000001010010000000
000000000000000000000000000000011101001001010000000000
000000000000001111000011100101001100000110100000000000

.logic_tile 8 6
000000101001001000000000000000001000001100111100000000
000001001010100001000000000000001000110011000000010100
111000000000000000000000000111001000001100111100000000
100010100000000000000000000000000000110011000010000000
010010100001000000000000000111001000001100111100000000
100001000001010000000000000000100000110011000000000000
000000000000100000000000010111001000001100111100000000
000010000001010000000010000000100000110011000001000000
000001000000000000010000000111101000001100111100000000
000000100000000000000000000000000000110011000000000000
000010100001010000000110000111101000001100111100000000
000000001000100000000000000000000000110011000000000000
000000000000000001100110010101101000001100111100000000
000000000000000000000010000000100000110011000001000000
110000000000001001100000000000001001001100111100000000
100000000000000001000000000000001101110011000000000000

.logic_tile 9 6
000001100000000111100010111000011011010000110000000000
000011000000000111000011110101001001100000110000000000
111000000000000101100010101000011010010000110000000000
100000000000000000000011101101001011100000110000000000
010000000000100101000111010000000001001001000000000000
110000001010000000000111100101001011000110000000000101
000000000000001111000110000101011100000010000000000000
000000001010000111100011110001011001000000000000000100
000010100000000001100000010011111000000010100000000000
000011100000000000000011101011111000000001000000000000
000000001111000000010011100001000000000000000100000000
000000000000000000000110000000000000000001001000000000
000001000100000101000000000001101100100000110000000001
000010100000000000000000001001001110000000110000000000
110000000001000000000010000000011110000100000100000000
100000000000000000000100000000010000000000001000100000

.logic_tile 10 6
000000001110001101000011101011111000000110100000000000
000000000000000101100110011101111110001111110000000000
111010100000000111100011111011000000010000100000000000
100000001000000000000010000101001010110000110000000000
110000000000101001100011101001011000101001000000000000
110001000000010001000100001111001000001001000000000000
000000000001011101100111000000011011000000110000000010
000000000000001111000100000000001110000000110000000000
000010000000000111100011100011111110010011110110000001
000001000000000001100000001101011001000011110000100000
000000000000001111000111110011111000000011110101000000
000000000000001111100011101001110000101011110000100000
000000000000000011000010000011101101010111100000000000
000000000000000000100000001101001101001011100000000000
000000000000001000000011110101011100101001000000000001
000000000001001001000110000000001101101001000000000000

.logic_tile 11 6
000001000000000000000000000000000000010110100000000000
000000100000000000000000000101000000101001010000000000
111001001110010101100000010111111001100010000000000000
100000100000100000000010001101111101000100010000000001
010000000000100111100111111000000000010110100000000000
110000001101000000100111110111000000101001010000000000
000100000000000111100000000111011100101000000010000001
000000000000000000100000000000110000101000000000000000
000001000001000000010000001000000000010110100000000000
000000101010100000000000000101000000101001010000000000
000000001100000111000010000000000000010110100000000000
000000000000000000010010001101000000101001010000000000
000000101100000000000010000001100000000000000110000000
000001000000000000000000000000000000000001000000000001
110000000001000011100111000000000001001111000000000000
100000000010000000100100000000001100001111000000000000

.logic_tile 12 6
000000000000000000000000010101000000000000001000000000
000000000001010000000010100000001100000000000000010000
000000000000000011100111010111000001000000001000000000
000001000000000111000110100000101011000000000000000000
000000000000001000000000010101100001000000001000000000
000000000000000101000011110000001111000000000000000000
000010100010001101100110110001100001000000001000000000
000000000000000101000011110000001000000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001001000000000000101001000000000000000000
000000001101010000000110000101100001000000001000000000
000000000000000000000100000000101111000000000000000000
000000001110000000000110000011100001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000000000010010101100000000000001000000000
000000000000000000000010010000001011000000000000000000

.logic_tile 13 6
000000000000000000000000001000001000000100101100000001
000000000000000000000000000101001100001000010000010000
111010000000000111000000001101001000010100001100000001
100000000000000000000000000001000000000001010000000010
000001001000000001100000001111001000010100001100000000
000010101010000000000000000101100000000001010000000101
000000000000001111000000001111001000010100001110000000
000000000000000001000000000001100000000001010000000100
000000000000001000000000001101101000010100001100000100
000000000100000001000000000101000000000001010000000000
000000000000000000000110001111101000010100001110000000
000000000000000000000000000001000000000001010000000001
000000000000100000000110011111101000010100001100000100
000000000001010000000010000101100000000001010000000000
110000000000000001100000011000001001000100101100000100
100000000000000000000010000001001101001000010000000010

.logic_tile 14 6
000000000100001111000011100111000000000000001000000000
000000000000000101100100000000101000000000000000010000
000000000000001000000000010101000000000000001000000000
000000000000000101000010100000001101000000000000000000
000000000001000101100111110101000000000000001000000000
000000000000100000000010100000101011000000000000000000
000010000100000101100110100111000000000000001000000000
000010000000100000000000000000101100000000000000000000
000010000000000001010010000001000001000000001000000000
000001000000000000100000000000101000000000000000000000
000001100010100001000000000101100001000000001000000000
000010100000000000000000000000001100000000000000000000
000000000000000000000111100111000001000000001000000000
000000000000001001000010010000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000010000000000000000000101000000000000000000000

.logic_tile 15 6
000000001010000000000000000111000000000000001000000000
000000000000010000000000000000101100000000000000010000
000000000000000011100000010111000000000000001000000000
000000000000000000100011100000001010000000000000000000
000000000100001000000000000101100000000000001000000000
000000000000010111000000000000101101000000000000000000
000000000001000111000000010111000000000000001000000000
000000000000000000100011110000101100000000000000000000
000000000000000011100000000111100001000000001000000000
000010100000010101100010100000001001000000000000000000
000000001100000000000010100111100001000000001000000000
000001000000000000000010100000001000000000000000000000
000000000001010101000010100111000001000000001000000000
000000000000000111000011100000001101000000000000000000
000000000000000101000000000101100001000000001000000000
000000001010010101000000000000001101000000000000000000

.logic_tile 16 6
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010100
111010000000000001100000000000001000001100111100000000
100000000000000000000000000000001000110011000000000100
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000100000000000000110000000001000001100111100000000
000000000100000000000000000000001101110011000000000100
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000011000010000010000001001001100111100000100
000000000010000001000010000000001000110011000000000000
000010100000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
010000000000000000000000000101101000001100111100000100
000000000000000000000000000000100000110011000000000000

.logic_tile 17 6
000010000000000000000111000001101110000001000000000000
000000000000000101000011110000111011000001000000000000
111000000000000001100111001000011010001101000000000000
100000000110000000000000000001001111001110000010000000
010000000000101011100111000000011100000100000100000000
010000001101011111000000000000000000000000000000000000
000000000000000111100000000000011100000011110000000000
000000000010000000100010100000000000000011110001000000
000000000000000000000000000001011000000000000000000000
000000000000000000000010110101110000000010100000000000
000000000001000101100011101101001010000000000000000000
000000000000001111000000001001101010000000010010100000
000000000000000000000000010011111010100000000000000000
000000000000000000000011010001111101000100000000000001
010000100000000000000011100111100000010110100000000000
110000000000000000000000000000100000010110100001000000

.logic_tile 18 6
000000000000001000000010000101101000010010100000000000
000000000000010011000011111011111001010110100000000000
111000000000000101100000000000000000000000000000000000
100000000000001101000010100000000000000000000000000000
010000000001011111000111100000001010100000000000000001
110000000000000101100100000001001010010000000010000001
000000000000000101000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111011001000001000110000000000000
000000000000010111000111010101101001000000000000000000
001000000000000000000000000011000000000000000110000010
000000000000000000000000000000000000000001000010000001
000000000000000000000000000101000000001001000000000001
000000000000000000000000000101001000000000000000000011
010000000000000000000000001000011000001101000000000000
010000001100000000000000000001001101001110000010000000

.ramt_tile 19 6
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 20 6
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
111010000000000000000000001000000000000000000100000000
100000000000000000000010110111000000000010000000100000
010010000001010000000010010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000010010000000000000000000000000000
000000000000000000000000001000001011110001110000000000
000000000000000000000000001011011001110010110001000000
010000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000

.logic_tile 21 6
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100110000000000000000000000100000000
100000000000000000000100000011000000000010000000000000
000010101100000001100000001001111100100000010010000000
000001000000000000000000001101001010101000010001100000
000000100000000000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000001000000010011100000000000001100010111110000000000
000010000001000000000000000111000000101011110000000000
000000000000000001000000001111001011001001010000000000
000000100110000000000000001001001111000001010000000000
000000100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 22 6
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000001000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000011000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000010000000000111000000000111000000000000001000000000
000000000000100000100010110000001110000000000000010000
000000000001000101000000000011100001000000001000000000
000000000000101101100000000000101011000000000000000000
000000000001001000000010100101000000000000001000000000
000001000100000111000100000000001011000000000000000000
000000000000000000000010110001000001000000001000000000
000000000000000000000111110000101111000000000000000000
000000000000010000000111000001000001000000001000000000
000000001000010000000100000000001011000000000000000000
000010100000000000010000000111000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000111100111100111100001000000001000000000
000000000000001011100000000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000001011000010000000001101111100000000000000

.logic_tile 2 7
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101111000000000000010000
000000000000000000000011000001100000000000001000000000
000000000000000000000010110000101110000000000000000000
001000100001001000000000010011000001000000001000000000
000001000000000111000011100000101010000000000000000000
000000001110001111100000000011000001000000001000000000
000000000000000111100011100000101011000000000000000000
000000000000000000000010100101100001000000001000000000
000000000110010000000110110000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000001101000010110000001111000000000000000000
000010100100001000000111100001100001000000001000000000
000000000010000111000100000000101100000000000000000000
000000100000000101000010110011100000000000001000000000
000001000000000000100111110000101010000000000000000000

.logic_tile 3 7
000000000000000000000000001001111000000010000000000000
000000000000010001000000001101011111000000000000000000
111000000000000101000010100111111010001100110000000000
100000000100010000100111101011010000110011000000000000
000000000101100001100000000011111110000010000000000000
000000000101010000000000000011111101000000000000000000
000000000000000001000110000101101110100010010100000000
000000000000000001000000001011001110100001010000000010
000000100001011000000110010000000000010110100010000000
000001001010000101000010100001000000101001010000000000
000001000000000001000110100000000000000000000000000000
000000100010000001000000000000000000000000000000000000
000000000000000111100110001011111111000000010000000001
000000000110000001100000001111001001001001010000000000
110000000000001011000111111011101010100100010100000000
100000000001011111100010100101001110101000010000000000

.logic_tile 4 7
000000100000100111100010000001011011110100010100000001
000001001111000000000110100111011000010000100000000000
111000000000000111100110101101111011000010000000000000
100000000000000011100010101101011010000000000000000000
000000000001000101000111100001011001111000100110000000
000000000100100000010100000111001010010100000000000000
000010001100010101000010101011001001100000110001000000
000000000000101101100110111001111111000000110000000000
000000000001001000000010000001011100010111100000000000
000000000000001011000110000101111011000111010000000000
000010100000001001000010100011111000000001000000000000
000000000001000001000100001111011101000001010010000000
000000000000010011000000000001011101111000100110000000
000010000000000000000011110111001011010100000000000000
110000000000100000000000000011001111101000100100000001
100000000110010000000011010001001010101000010000000000

.logic_tile 5 7
000000100000001000000000010000001000001100111110000000
000010000000000001000010000000001000110011000000010000
111000100110000000000000000000001000001100111100000000
100001000101000000000000000000001100110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000010000000000001001110011000000000010
000000000000001000000110010111001000001100111100000010
000000100110000001000010000000100000110011000000000000
000001000000000001100000000101101000001100111100000001
000000100010000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000010000000000001100110011000000000001
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000010000000
110110100001010000000000000101101000001100111100000001
100100000000000000000000000000100000110011000000000000

.ramb_tile 6 7
000000100000100000000000000000000000000000
000010100111000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000010000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000100000100010001000000000111111100110000010100000000
000010100000101001100000000111001100110001110001000010
111101000000000111100000011001001010101011110010000000
100010100000000000100011101111001101001011100000000000
010010100011010111000111101000001111001001010000000000
110001000000001001000110000111001001000110100000000010
000000100000010000000011101111011100111000100101000000
000010000000100000000110000011011111111100000011000000
000010100100100111000111000001111100101001010100000000
000000000000011111000011011011001110101010010000000011
000000000000100001000000000111111010010111100000000000
000010100000001001000010001101111010000111010000000000
000110100000001001000010010001001100111000000100000001
000000000000001011000010110111001111111101000000000000
000000000000001001100010001111011101111000100100000001
000000000000001011000011010011001011111100000000000010

.logic_tile 8 7
000000000110000001100000000000001000001100111110000000
000000000000000000000000000000001100110011000000010000
111100000000000000000000000000001000001100111100000000
100000000000100000000000000000001000110011000010000000
010000100000000000000000010101001000001100111100000000
100000000000000000000010000000100000110011000000100000
000000000000001001100110010000001000001100111100000000
000000001110000001000010000000001101110011000000000001
000010100000001000000110000101101000001100111100000100
000000000110000001000000000000000000110011000000000000
000000100001110000000000000101101000001100111100000000
000000000000100000000000000000000000110011000000000100
000000000000100000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000010
110000000000000000000000000101101000001100111100000010
100000000000000000000000000000100000110011000000000000

.logic_tile 9 7
000100000000100000000000011011111110010111100000000000
000000000000000111000010000001011010001011100000000000
111000000000001001000110000000001000000000110000000000
100000000001010001100010010000011010000000110000100100
110001000000011001000000001000000000000000000100100000
010010100000001011100010010101000000000010001000000000
000001000000000101100000000011011111101001000000000000
000010000110000101100000000011011001000110000000000100
000000000000000101100000010000000000000000100100000010
000000000000000111000011000000001000000000001010000000
000000001000010111100110001001101010100000000000000000
000001001100100000000100000101101011101001010000000000
000000000001111111000000000001101110010100000000000000
000000000000010001000011110111001000001000000000000001
110000100101000011100111111000011110011100000000000000
100101000000000000100011001011001111101100000000000000

.logic_tile 10 7
000000000000001000000000000001101110000000000000000000
000000000000000111000010101101001010000110100001000000
111100000000001101100000010001011110000010000011000001
100000000000001011000010110000011100000010000001100000
110000100000001011100110010101011101010100000000000000
110001000000000111000010101001001001001000000000000000
000000000001000000000111111011111011000110100000000000
000000000110100111000010000101111110001111110000000000
000010000000000011110000011111111110010110110000000000
000000000000000001000010000111101101100010110000000010
000001000000100001100010000111101101000110100000000000
000000100001000000000011001101101101001111110000000000
000000001110000000000111101101100000101001010100000000
000000000110001001000000000001100000000000000000000001
110000000000100111100111111001100000000000000000000000
100000000000011001000111001101000000010110100001000000

.logic_tile 11 7
000000000000001111100000010000011010000011110000000000
000000000110001111100011110000010000000011110000000000
000000100000110111000000000001001001111111000000000000
000001000011110000000000000001011110000000000000000000
000010100000000000000000010000011100000011110000000000
000000001100000000000011000000010000000011110000000000
000100000000000000000010010000000000010110100000000000
000000000010000000000011110001000000101001010000000000
000000100000000000000000000000000000010110100000000000
000000101110000000010000001001000000101001010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000001001101010100000000000000000
000000001000000000000000001101011110000000100000000000
000000001100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 12 7
000000000000100000000000000011000000000000001000000000
000000000001000000000000000000001011000000000000010000
000000000000000111000000000001100000000000001000000000
000000001000001001100000000000001010000000000000000000
000000000000101001000110110111100001000000001000000000
000001000000000101000010100000001101000000000000000000
000000000000001000000000010111000001000000001000000000
000000000000000101000011100000001011000000000000000000
000010000000000111000000000111100001000000001000000000
000000000000000000110000000000101100000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000101011000010000000101011000000000000000000
000000000010100001000011100001100000000000001000000000
000000000001010000100000000000001010000000000000000000
000000000000001000000010000111100001000000001000000000
000000000000000011000111110000101010000000000000000000

.logic_tile 13 7
000000000000001001100000000111001000010100001100000000
000000000100001011000000000001000000000001010000110000
111001000000001000000000010000001000000100101100000000
100000100000000001000010000101001000001000010000000000
000010100000001000000000010101001000010100001100000000
000000000000001011000010000001100000000001010000000000
000000000000000000000000000111001000010100001100000000
000000000010000000010000000101100000000001010000000100
000000001010100000000000000000001001000100101100000000
000000000001010000000000000001001000001000010000000100
000001000001000000000110000111101000010100001110000000
000000100000000000000000000101000000000001010000000000
000000000000001000000110000000001001000100101100000000
000000000000000001000000000001001001001000010000000000
110010000000000001100000001001001000010100000100000000
100000000000000000000000001011000000000010100000000000

.logic_tile 14 7
000000000000001101000010100011000000000000001000000000
000000000000000101100110000000101000000000000000010000
000000001110001101100010100101000000000000001000000000
000000000000000101000100000000001001000000000000000000
000000000000000101100110110101000000000000001000000000
000010000000010000000010100000101100000000000000000000
000000100100100000000110110101000001000000001000000000
000000000001010000000010100000101001000000000000000000
000000000010001000000010000111000001000000001000000000
000000000000001011000110010000101000000000000000000000
000001000010100000000000000011000001000000001000000000
000000100000000000000000000000101000000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000100000000011100000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000010000000000000000101000000000000000000000

.logic_tile 15 7
000000000000001000000000000101000000000000001000000000
000001000001011111000000000000101100000000000000010000
000000001110000000000011100111000000000000001000000000
000000000110000000000100000000001101000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000101000000000000000000000
000001000001010000000000010111000001000000001000000000
000010100000000000000011100000101101000000000000000000
000001000010100101000010110101100001000000001000000000
000000000001000101100111000000101100000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000101010100000000001001000000000000000000
000001000001000101000010100111100000000000001000000000
000000001010100000000010100000101101000000000000000000
000000001111000101000010100111100000000000001000000000
000000001010000000000010100000101100000000000000000000

.logic_tile 16 7
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010100
111000000000001000000110000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000101000000000010101001000001100111100000000
000000000001010001000010000000100000110011000000000000
000001000000000001100000010000001000001100111100000000
000000100000000000000010000000001101110011000000000000
000000000000000001100110000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000100000000000000000000101101000001100111100000000
000001000010000000000000000000000000110011000000000000
000000001000000000000000000101101000001100111100000000
000000000001000000000000000000100000110011000000000100
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 17 7
000000000001010000000110010001001010100001010000000000
000000000000000000000010001001101100000000000000000000
000000000001010101100110111111001111110011000000000000
000000000010001101000010000011011000000000000000000000
000000000000001101100110101101101101100000000000000000
000000000000000011000011110001111101000100000000000000
000000000001010101000111110101101011100010000000000000
000000000100000101100111110111111001000100010000000000
000001000000001001100010000000000000001111000010000000
000000100000000111000010000000001111001111000000000000
000000000000000111100000010011011000000000010000000000
000000001000000000000010010011111111000010000000000000
000000001110001111100111010000011110001100110000000000
000000000010000011000010010000011010001100110000000000
000100000000000000000000000000011011000000010000000111
000000000000000000000011111101001010000000100010000000

.logic_tile 18 7
000000000000000001100110010101100000000000000000000001
000000000000000000000010001001000000101001010000000000
111000000000000000000110010000001000101000000000100000
100000000000001111000010001101010000010100000000000000
000000000000001111000010101001100000111111110110000001
000000001000000111000110001001100000010110100000100001
000000000000000000000000010000001000001100000000000000
000000000000000101000011100000011011001100000000000010
000000000000001000000000000000001110111100110000000000
000000000000000001000010000000011101111100110000000000
000000000001010000000000001011011110000010000010000000
000000000000000000000000001101001001000011000000000000
000000000000000000000000011001001110010000000000000000
000000000000000000000011010111111011101001010000000000
000000000000000101000000000001101010101111110000000000
000000000100000000100000000101001000101101010000000000

.ramb_tile 19 7
000000000001110000000000000000000000000000
000000000001010000000000000000000000000000
000010000001000000000000000000000000000000
000000000110100000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010011000001010110100100000000
100000000000100111000010001101101111101111010000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110010101101111000001000010000000
000001000000100000000011100000111101000001000001000000
000000000000000101100000010101101110000001010000000000
000000000000000000000010100000100000000001010001000000
000010100000000000000010100011111000111101010000000000
000000000000000000000010010000110000111101010000100000
000000000000000001000110100101100000101001010010000100
000000000000000001000000000111100000111111110010000010
010000000000000000000110110111100000000110000000000000
010000000000000000000010100000101100000110000000000000

.logic_tile 21 7
000000000000000111000000000101100000000110000000000000
000000000000010000000010100000101001000110000000000000
111000000001001000000110001101001010111110100100000000
100000000000010101000010110101010000101001010001100110
000001000000011001100010101111001011101000010100000000
000000000000000001000100001111101001111000100000000000
000000000000001001100000010111001010111000110100000000
000000000000000001000010100000111000111000110000000000
000000000000000000000000001001001111000111010000000000
000000000000000000000000000101011000101011010000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000001101100000101001010000000000
000000000000000000000110011111101010101000010100000000
000000001010000000000010001001101111111000100000000000
000000000001000000000110011101101011101000010100000100
000000001000000000000010001001011111110100010000000100

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000001010000000000000101100001000000001000000000
000000001000000000000011100000101101000000000000010000
000010000000001011100111000000001000111100001000000000
000000000000001011100100000000000000111100000000000000
000000000000000000000000001000000000010110100000000000
000000001000000000000000000011000000101001010000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000010001111000000101001010000000000
000000100010000000000000000000000000010110100000000000
000001000000000000000000001001000000101001010000000000
000000000000000000000000000001100000010110100000000000
000000000000000001000010010000000000010110100000000000
000000000011000000000000010001100000010110100000000000
000000000000100000000011110000100000010110100000000000
000010000001010000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000

.logic_tile 2 8
000000000000000001000000000011001000000110100000000000
000000001010000001000000000011001111000100000000010100
111000000000000011100011111011101011010010000000000010
100000001010000000100010100111001101001000010000000000
110000000000010101100110000000000000001111000000100000
010000000000001001000010010000001000001111000000000000
000000000000000001100111110101101110101000000000000000
000000000000000000000111010001101010110110110000000000
000110100000011111000111001000011111001100110000000000
000000000110000011000110001001011111110011000000000000
000000001100001000000110001101011011000001000000000000
000000000000000001000100001101111001000011100000000000
000000000000000001000011000001100000010110100000000000
000000000000100000100100000000000000010110100000000000
000000000000000000000110010101101010011001110100000000
000000000000001011000111011101011101110110010010000111

.logic_tile 3 8
000001000000000101000010101101001001000010000000000000
000000100100000101000110101101011100000000000000000000
111000000000010000000000000101001100000000000000000000
100000000000000000000000000001111101000001000000000000
000000000000000001100010100011101110110100010110000000
000000000000001101100010110111111100100000010000000000
000010100000000101000010100101011010100000000000000000
000000000000001111100110110011001011000000000000000000
000010100001000001100110110011111111111000100100000000
000000000000101001000010100111101101101000000010000000
000000100001001000000011101111001111100000010100000000
000001000000100001000110101011101010010001110000000010
000000000000001001000110100101101110100000000000000000
000000000100100001100010101001101000000000000000000001
110010000000001000000000001011001111100000010100000000
100000000000000011000011101011101111010001110000000000

.logic_tile 4 8
000000101110100000000000000000000000000000001000000000
000010000011000101000010100000001111000000000000001000
000000000000000000000010100111100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111001001001100111000000000
000000000100000000000000000000001011110011000000000000
000000000000000101100110100101101000001100111000000000
000000000000000000000010100000001110110011000000000000
000000100000000000000000000001101001001100111000000000
000001000000000000000000000000101111110011000000000000
000000100000000000000110000001001000001100111000000000
000001000000000000010100000000101110110011000000000000
000011000100000000000110000111001000001100111000000000
000010100010000001000100000000001000110011000000000000
000000000001000000000010000111101001001100111000000000
000000000000100000000000000000101011110011000000000000

.logic_tile 5 8
000010000000000001100000000111001000001100111100000001
000000000000000000000000000000000000110011000000010000
111000001000010000000000000000001000001100111100000001
100000000000000000000000000000001000110011000000000000
000000100000000000000110000111001000001100111100000000
000000000000010000000000000000100000110011000001000000
000000001000000000000110010101001000001100111110000000
000000000000000000000010000000100000110011000000000000
000000001110000000010000000000001001001100111100000000
000000000010000000000000000000001100110011000010000000
000000000001001000000000000111101000001100111110000000
000000000000000001000000000000000000110011000000000000
000000000000001000000000010101101000001100111100100000
000000001100000001000010000000100000110011000000000000
110010000000000001100000000101101000001100111100000001
100000000000000000000000000000100000110011000000000000

.ramt_tile 6 8
000001000000000000000000000000000000000000
000010000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000

.logic_tile 7 8
000000000000001000000000010101111111010111100000000000
000000000100001111000010001111011010000111010000000000
000010000000001001100000001011100001001001000000000000
000000000000001011000000000001001011010110100001000000
000011000000011001000110010011101110010111100000000000
000010000100000001000011111011011010001011100000000000
000000001110000111100111101011011011000110100000000000
000100000000000111000011100011011011001111110000000000
000100000000000000000000000101100000001001000000000000
000000000001000001000010101001101000010110100001000000
000000000000000001000000001111101111010111100000000000
000000000010000001000000000111001100001011100000000000
000010000001000101000010000000001011001100000000000000
000000000100101001000011100000001000001100000010000000
000000000001110001000011110111101010100001010000000000
000000000001110001000011101101111110000010100000000000

.logic_tile 8 8
000010000000100000000000000000001000001100111110000000
000001000001000000000000000000001100110011000000010000
111010100000000001100000000000001000001100111100000000
100001000000000000000000000000001100110011000001000000
010010000001010000000000000111001000001100111100000000
100000001111010000000000000000100000110011000000000001
000000000001010000000000000111001000001100111100000000
000010100010000000000000000000100000110011000010000000
000010100000001001100000000111101000001100111100000000
000001000000000001000000000000000000110011000000000100
000000001010100000010000010000001001001100111100000000
000000000001010000010010000000001000110011000000000100
000000001011010000000110010000001001001100111100000100
000010101010000000000010000000001101110011000000000000
110000000000001000000110000111101000001100111100000000
100000000000000001000000000000100000110011000000100000

.logic_tile 9 8
000100000000000000000011100101101100000001010000000000
000000000000000000000010000000100000000001010000000001
111000100110000101000011100000011110000100000110100000
100000000011010111100100000000010000000000001000000000
110000000000010001100110000000000000000000000100000000
010000000000100000100000001001000000000010001000000000
000010001000000001000000001001111100010111100000000000
000000000000000000000010001111001001000111010000000000
000000000100000001100111001111011110100000110010000000
000000000000000000000110001111001111000000110000000000
000010000001010000000000000111101011101100000000000000
000000000000000001000000001011001000001100000000000000
000001000000000000000010000001100000000000000100000000
000000000000000001000000000000100000000001001000000000
110000000001001011100111011101101010010100000000000001
100000001010100111000010001001011110000100000000000000

.logic_tile 10 8
000000000000000000000011111111111000000001000000000000
000000000000000000000010000011011010000010100010000000
111000000001000101100110000101000000101001010100000000
100000000000100000000011101101000000000000000000000000
110000000000000001100000010101000001100000010000000000
010000000000000000000010100000101111100000010000000000
000000000001001000000010011101101000000010100000000000
000000000000101111000110100001111111000001000000000000
000000000000000001000000011011011011000110100000000000
000000000000000000100011011001001110001111110000000000
000000000100101000010000001000000001010000100000000100
000000000100000001000010001101001111100000010000000000
000010000000000000000110010101111110101000000100000010
000000000000000001000011000000110000101000000000000000
110000000000001011000010010011101110100001010000000000
100000000000000011000110001001111110000010100000000000

.logic_tile 11 8
000000000001011000000000001101011100100000000000000000
000000000000100111000010001001101000000000000000000000
111000000000000001000000000000000000100000010000000000
100001000100000000100010100101001111010000100010000000
110010000001011000000000010000000000000000000100000000
010000000000000001000011111001000000000010000010100010
000000000000000000000000000000000001000000100110000001
000000000100000000000000000000001000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000011100000001111001111000000000000
000010000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000010110100000000000
000000000001010000000010110111000000101001010000000000
000000000000000111000111000000000000000000000000000000
000000001010000000100100000000000000000000000000000000

.logic_tile 12 8
000000000000000000000010100101100000000000001000000000
000000000000001001000110010000101000000000000000010000
000000000001001000000010100111000000000000001000000000
000000000100000101000110010000001111000000000000000000
000000000000101000000000000111100000000000001000000000
000000000001010111000000000000101001000000000000000000
000000100000000000000000010001100000000000001000000000
000000000000100000000010100000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001001000000000000101100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000001010000000000000000000
000000001010000111000000010111100001000000001000000000
000000000000000000100010100000001101000000000000000000
000000000000001000000000010000001000111100001000000001
000000001011010101000010100000000000111100000000000000

.logic_tile 13 8
000010000000001101000010101011011000100000000000000000
000000000000001111000000001001111011001000000001000000
000000000000001101000110001001011001100000000000000000
000000000000000011000010100101001011000000010000000000
000010000000000011100011100001000000010110100000000000
000000000000000000000110100000000000010110100000000000
000000001100100111000010101101101011110011000000000000
000000000000000001000010110111001101000000000000000000
000000000000011000000110001000000000010110100000000000
000000000000001011000010001001000000101001010000000000
000011000000000000000010001011011011110011000000000000
000010100000000000000000000001011111000000000001000000
000000000000000011100000000101000000010110100000000000
000000000000000000100000000000100000010110100000000000
000000001100000000000000010111001100110011000000000000
000000000000000001000011011001011011010010000000000000

.logic_tile 14 8
000000000000000101100000000001001001011100000000100001
000010000000010000000000000000001111011100000000010000
000000001111010011100111010011100000010110100000000000
000000000000000000100010000000000000010110100000000000
000001000001010111000000001001111100000000000000000000
000000000000110000000000001001101010100000000000000000
000000000001000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000011000000111000000000000010110100000000000
000010000000001001000100001111000000101001010000000010
000000000000001001100000000111001101100010000000000000
000000000000001011000000001011001111000100010000000000
000010000001000001100010100111011000010100000000000000
000000001010100000100110110000100000010100000000000000
000000000001010000000111100000000001001111000000000000
000000000000001111000011110000001110001111000000000000

.logic_tile 15 8
000000000000000000000010010101101001010100000000000000
000000000000001001000011000111001001001000000000010001
111000000000001111100110001011001000100010000000000000
100000000000000111000011111101011110001000100010000000
000000001000001111100000000011001101100010010000000000
000000001010001011000000001111101100000110010000000000
000000000001001001100000010000000001000000100110100001
000000000000100001000011100000001100000000000001000111
000000000000000001000010001001101111000000000000000000
000000000100000001000010000001111010100000000000000000
000000000000001001000000000001001101100010000000000000
000000000000001011100010001001011110000100010000000000
000000000000001111000111111111100000000000000000000000
000000000001000101100010000111100000010110100010000000
000000000001001101100000001011101010100010000000000000
000000000000100101000010010001101010000100010000000000

.logic_tile 16 8
000001000000000000000000000111001000001100111100000000
000010100000000000000000000000000000110011000000010000
111000000000001001100110000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
000001000000000000000000010101001000001100111110000000
000010100000000000000010000000100000110011000000000000
000010101100000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000000001001001100111100000000
000010100000000000000000000000001000110011000000000000
000001000000100000000000000000001001001100111100000000
000000100001000000000000000000001000110011000000000000
000001001110001000000000000111101000001100111100000000
000010100000000001000000000000100000110011000000000000
010000000001010000000000010000001001001100110100000000
000000000110000000000010000000001001110011000000000000

.logic_tile 17 8
000000000000000000000000001101111001100010100000000000
000000000000000101000000000001111001010100010000000000
111000001010001101100111111011011010100000000000000000
100000000000000011000111100101101010001000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000001101000110110011011101001111010100000000
000010100000001111000011000000011110001111011000000000
000000000001011001100111101001111101100010010000000000
000000000000000011000111111101011100001001100000000000
000000100001010000000111000000001010111110100000000000
000001000000100111000011101011010000111101010011100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001001000000001001011110100000000010000000
100000000000011111000010111111001100000000000000000000

.logic_tile 18 8
000000001010000001100000010000000000000000000000000000
000000001110000000000011110000000000000000000000000000
111000000000000000000111011111001010000110100000000000
100000000000000000000011011001101011001111110000000000
110010000000100111000000000000000000000000000000000000
010000000000010000100010100000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000110000000000000001111000000000010000010100000
000000101010000000000000010001011100101001000000000000
000001000000000000000011001001001110101001010010000000
000000000001010001100000000000000000000000100100000100
000000000000100000000000000000001110000000000010100000
000000000000000011100111000001100001100000010010000000
000000000000001111100010010000101001100000010000000000
110001000000000000000000000000000000000000100100000010
100010100000100000000011110000001111000000000010000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000001000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000101001100000001101100001000000000000000000
000010000001010001100011101011101111100000010000000000
111000000000000111000010100000001100010000110000000000
100000000000001111100000001101011000100000110000000000
110000001000100111100000001000011000010000000000000000
110000000000001111100010011111011010100000000001000000
000000000000000111100110011001111011000000000000000000
000000001110000111100111011001001100000110100000000000
000000000000001001100000011111111011001110000000000000
000000000000000111000011101111111011001111000000000000
000000000000000111000000000000000001000000100110000000
000000000000000000100011110000001010000000000010000000
000000000000000101100011100101101010010000110000000000
000000000000000000000000000111101100110000110000000000
110000000000000111100110111001001000000110000000000000
110000000000000000000011100001011100000010000000000000

.logic_tile 21 8
000000000000000001100110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111001000000100000000111101111111100000000010100000000
100000001000000000000000001001111000000001110001100000
000000000101010001100000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000100000000110010000011101000000110000000000
000000000001000000000010000000011001000000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000111111011001011100000000000000000
000000000000000000000110011011101011110000000000000000
000000000000000000000000001000011000000010100000000000
000000000000000000000000001011010000000001010000000000
000000000000000001100010000101111110111101010110000000
000000000000000000000000001001100000111100000000100010

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000010000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000011100000010110100000100000
000000000000100000000000000000000000010110100000000010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010011100000000000001110000011110000000000
000000000000000000000000000000010000000011110000100010
000000000000110000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000010000000000001100001111000000100000

.logic_tile 2 9
000010000001011000000110010000000000011001100000000000
000000000100000111000110000011001101100110010000000100
111000000000001000000010101111111110110110100000000000
100000000000001011000000000111011110110000110000000000
000010000000000000000000001111011000010101000000000000
000000000110001001000000001011011000011110100000000000
000000000000000001000000010111000000010110100000100000
000000001110000000100010000000000000010110100000000000
000000000000100111000000000011100000010110100000000000
000000000000001001000011110000000000010110100000100000
000000000000000111000110000001011101000110100000000000
000000000100000101100010000101111001010110100010000000
000010000000000001000111101011101101101000000000000000
000000000000001001100000000001101010001000000000000000
000100000000000001000111001011101110101001010110000000
000000000100000001000000001101011001110110100011000000

.logic_tile 3 9
000000000000000000000000001011111011100000010110000000
000010001010001111000010101111001001100010110000000000
111000000000000000000000001011011011110000000100000000
100000001010001001000011110101001100111001000010000000
000000000001010001100000001111111101000010000000000000
000000000100001001000010110111111100000000000000000000
000010100000000111000011101001111100110100010110000000
000000000000001001100100000011001010010000100000000000
000010100000001000000110110101111100101000100100000000
000000000000000101000010100001001111010100100010000000
000000100000001011100110100011001110000010000000000000
000001000000000101100000000111101101000000000000000000
000000100000011101100110100101011110000010000000000000
000000000000100101000000000101101001000000000000000000
110000000000001101100110111101111111100100010110000000
100000000000000001000010100101101100101000010000000000

.logic_tile 4 9
000010100001000101100000000001001001001100111000000000
000000000111010000000000000000001101110011000000010000
000000000000000000000000000111001000001100111000000000
000000000000010000000000000000001111110011000000000000
000110000000001000000110100111101000001100111000000000
000101000000000101000000000000101101110011000000000000
000000000000001000000110100111001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000001000111100000010011001000001100111000000000
000000000000100000110010010000001011110011000000000000
000010000000001000000000010101101001001100111000000000
000000001010001001000011110000101111110011000000000000
000000000000100111100000000111101001001100111000000000
000000000101010000100010110000101100110011000000000000
000010000000100000000000010111001000001100111000000000
000000000001000000000011110000001010110011000000000000

.logic_tile 5 9
000000000000000000000000000000001000001100111110000000
000001000000000000000000000000001100110011000000010000
111000000000000000000110010111001000001100111110000000
100000000000000000000010000000000000110011000000000000
000000000001010000000110010101001000001100111100000000
000000000000100000000010000000100000110011000000000001
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000100010001000000000000111101000001100111100000000
000001000000000001000000000000000000110011000000000010
000000000000000000000000000111101000001100111100000001
000000000000000000000000000000000000110011000000000000
000001100001010001100000000000001001001100111100000000
000011001111010000000000000000001001110011000000100000
110000000000001001100000000000001001001100111101000000
100010100110000001000000000000001001110011000000000000

.ramb_tile 6 9
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000001000000010000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 7 9
000000100000000000000111000011100001010000100000000000
000001000000000000000111000000001111010000100000100100
000000000000001111000111101001001100010111100000000000
000000000000000111000100001011111001001011100000100000
000010100000100000000011110101001011010111100000000000
000000001100001011000111101111011000001011100000000000
000000001110100111000010111101001100000110100000000001
000000000001000001100011101111111101001111110000000000
000010000001001001000110110011011011010111100000000010
000000001010000101000011011101011100001011100000000000
000001001110001011100110101011111010000000100000000000
000010100000000101100010000001111111000000110000000000
000000101010111000000111110111011110000110100000000100
000001000100011111000110001101001100001111110000000000
000000000000001001100111101111111011100000000001000000
000000000000000011000011110101001001010110100000000000

.logic_tile 8 9
000010001110101000000000000000001000001100111100000000
000000001110010001000000000000001000110011000000010000
111000000000000000000110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
010000000010000000000000010101001000001100111100000000
100000000110010000000010000000100000110011000000000000
000000000001000001100000000000001000001100111100000000
000000000000100000000000000000001101110011000000000000
000010000000000000000110000000001001001100111100000000
000001000000000000000000000000001100110011000000000000
000001100000001000000000000101101000001100111100000100
000011000000000001000000000000000000110011000000000000
000000000000100001100000000111101000001100111100000100
000001000001010000000000000000100000110011000000000000
110001000000000000000000010000001001001100111100000000
100000100000000000000010000000001001110011000000000000

.logic_tile 9 9
000010000000001111100111010111011001010111100000000000
000000000000001111100011000101001011000111010000000000
111001001000000111100000010111000000000000000100000000
100010000000001101000010010000000000000001001000000000
010000000000101001100011100001000000000000000100000000
010000000001000001000000000000000000000001001001000000
000000000000001111000011110111111000100000000000000010
000000001010001111000111011111101001000000000000000000
000010100010011000000010101101101100010111100000000000
000000000000001101000100000101011000000111010000000000
000010100000000001000110100101001111010000110000000000
000000001000000000000000000000111110010000110000000000
000010000001001011100011111101011010000001000010000000
000001000000001111000110100111011110000001010000000000
110000000000001111100110001001101101000010000000000000
100000000000100001100000001011101100000000000000000000

.logic_tile 10 9
000000000000010101100000000000000000001001000000000010
000000000110100000000010110101001101000110000001000000
111010000000001011000111001001101001000001000000000000
100000000000000001000000001101011000000110000000000000
010000000001000101000011111001101100000010000000000000
110000001010000000000010100001101010000000000000000000
000000000000000000000110010101100000001001000000000000
000000001110000000000010000000101000001001000000000100
000110100000000101000000010101000001100000010100000000
000000000000000000100010010000101000100000010000000000
000000000000000000000000000000011000001100000000000001
000000000001010000000000000000001011001100000010000000
000000000000000111000000001111011110010111100000000000
000000000000000000000011001111101110001011100000000000
110000000110000000000010000000011010110000000100000000
100000000000000001000000000000011000110000000000100000

.logic_tile 11 9
000000000000000000000000010000000000000000000000000000
000000001010000000000011100000000000000000000000000000
111100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000000000000000111001000011010000110100000000010
000010101000000000000000000011011111001001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000001010000000000010111011000000000010000010100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000101000000000000000000000000000001111000000000001
000001000000000000000000000000001011001111000000000000
000001000000010000000000001000011001100011110010000000
000010000000000111000000001101001010010011110010000000
000000000001010001000010000000000000001111000000100000
000000000000000001000000000000001010001111000000000000
000001000000001001000000010000011100000011110000000000
000010100000001111000011010000010000000011110000000000
000000000000100001000010110011000000010110100000000001
000000000011000000000010100000000000010110100000000000
000010100000000000000000000101001100100010010000000000
000000000100100000000010001011011010001001100000000000
000001001010000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000100000
000001000001010000000000000000000000001111000000000000
000010100000000000000000000000001010001111000000000000

.logic_tile 13 9
000000000100001001100111010101111111100110000000000000
000000000000001001000010011101101111100100010000000000
111000001100000000000110011101001110110011000000000000
100000000000000000000011001011011001000000000000000000
110000000000001011100111000000000000000000000100100000
010000000000000001100110110111000000000010000010000000
000000000000001011100000000000011100000100000100000000
000000000000100001000010000000000000000000000010000100
000000000000001101000000011001101100100000000000000000
000000000110010101000011101011101001000000010000000000
000001000000001000000010100001011000101000000000000000
000000100000000011000010000000010000101000000010000000
000000000000000011100110000001011010101000000000000000
000000000000000000100000000000000000101000000000000000
110001000000001000000110100011011010000000100000000000
100010100000000111000000001101001010100000000000000000

.logic_tile 14 9
000000000010000000000000010000001100000100000100000001
000000000000000000000011100000000000000000000010000001
111001000000000000000000000000001110000011110000000000
100010100000000000000000000000010000000011110000100100
010000000110100000000010100000000001001111000000000000
010010000001000000000100000000001011001111000000000010
000000000000000000000010100000001010000011110000000000
000000000000001111000100000000010000000011110000000010
000000000000000111000111000000000001001111000000000000
000000000000000000100000000000001111001111000000100100
000000001110000101000000001000000000010110100000000000
000000000000000000100000000011000000101001010000000110
000000000010110000000010100000011010000011110000000000
000000000000000000000100000000000000000011110000100010
110010100000000000000010100000000000000000000100000000
100000000000000000000100001011000000000010000010000100

.logic_tile 15 9
000000000000000001000010011111101100000010000000000000
000000000000000000100111100111001011000100000010000000
111000000000000000000000000000000000001111000000100000
100000000000000000000000000000001110001111000000000000
010011000000000000000110000001000000000000000100000000
010000000000000000000000000000100000000001000000000001
000000000000000000000000000011001110010101010000000000
000000000000000001000000000000010000010101010000000000
000000000000000111100010100000011011001100110000000000
000000000000000001110000000000001111001100110000000000
000000000001010000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000100100
000000000110000101000010100001000000000000000100000000
000000000000000101100100000000000000000001000000000000
110010101110001111100010100000001110000011110000000000
100010000000000001100100000000000000000011110000100000

.logic_tile 16 9
000000000000000101000000010111000000000000000100000000
000000000000001101000011110000100000000001000000000000
111000000000000000000111010001011011100010000000000000
100000001010100000000010100001011011000100010000000000
010000000000001000000010110000001010000100000100000000
010000000000001001000010100000010000000000000000000000
000000100011010111100010100000000000000000100100000000
000100000000000000000110100000001110000000000000000000
000000000000000001100000000101001100100000000000000000
000000000000000000000000000111001011001000000000000000
000010000001001000000111001000000000000000000100000000
000000000000100001000000000111000000000010000000000000
000000000000001011100000011011111001100000000000000000
000000000000001011000011010011111010000000100000000000
110000000000001000000000000000011000000100000100000000
100000000000001011000000000000010000000000000000000000

.logic_tile 17 9
000010100001000000000000010101000000101111010000000000
000001000000100000000010100000101111101111010001100100
111010100001000101100000000011100000000000000100000000
100000000000100000000000000000000000000001000010000000
110010000110001000000110110000011100000100000100000001
010001000000000101000011100000010000000000001000000000
000000000000010011100000000011100000001001000000000000
000001001000000000100000000000101010001001000000000000
000000000000000000000011101000000000001001000000000000
000010000000000000000111111011001011000110000000000000
000000000001010000000111010001011100010100000000000000
000000001110100011000010100000110000010100000000000000
000000001000100000000010000001100001010000100000000000
000000001110010000000100000000001101010000100000000000
110000000000000000000000000111011010111110100010000000
100000001010000000000000001011100000010110100000100010

.logic_tile 18 9
000010101110001101100111100001111110101000000000000000
000000000000000011000111110000000000101000000000000000
111000000001000111100110000101011101000110100000000000
100001001000100000000000001111111100001111110001000000
000010000001010101000011110000000000000000000000000000
000001000000100000100010100000000000000000000000000000
000000000001010101000111111101111101001001010000000000
000001000000001001000111101001001011010110100010000000
000000000000001000000000000111001010011111100000000000
000000000000000001000000001001011100001011100010000000
000000000000000001000000011101011110101000000000000001
000000001010001101000011000101000000000000000000100000
000000000000001000000111010001011111110100110100000101
000000000000000111000110110001111011111100110010100000
110000000000001111000000010001001111000110100000000000
100000000010001011000010000001111100001111110000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000010000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 9
000000000110000000000010101101000000111111110100000000
000000000000000000000010001001000000101001011000100000
111010100000000000000010101111101110111111110100000100
100000000100001101000010101101001011111111101000000000
110000000000000111000000001011111111101111010100000001
010000000000000101100010110101101101111111011000000000
000010100001000011100110001111101011111111110100000000
000000000000100101000110001111001011110111111000100000
000000000000001011000000010111001010111110110100000000
000000000000000011000011001001101100111110101000100000
000010000000000000000110101001001111111111100100000000
000000000000011001000011110101111001101111011000000010
000010000000001101100010011111001010111110100100000001
000000000000000111000010100001000000111111111000100000
110000000000000101100010010101111110111110110100000001
010000000000000001000010101001111100101001011000100000

.logic_tile 21 9
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010100001011001101000010000000000
000010000110001111000000000001101001100000010000000000
000000001000000101000000010001001100010000110000000000
000000000000000000000011011001001111110000110000000000
000000000001000000000111000111101101000110100000000000
000010000000100000000100001101111100001111110000000000
000000001010000111000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010001000000000101111110010110100000000000
000000001010000000000000001101110000101011110000000000
000000000000000011100110000001011000101000010000000000
000000000000000000100000001001011110010100000000000000
000000000000000000000010000101001001111000000000000000
000000000000000000000100001011011001110000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000001010000000111100000011000000011110000000000
000000000110010000000000000000000000000011110000000001
000000000000000001000000000000000001001111000000000010
000000000000000000100000000000001100001111000000000000
000000000011011000000000000000011101000101000000000000
000000000000001111000000000111011110001010000000000000
000000100000000000000000010111001101111110000000000000
000001000110000111000011111111011101011110000000000000
000000100100001000000000000001000000010110100000000100
000000000000000001000010010000100000010110100000000000
000000000000000111000010000011000001001100110010000000
000000000000000000100000000101001111110011000000000000
000000000000000111100000000000011010000011110000000100
000001000000010000000010000000000000000011110000000000
000000000000000001000000000000000001001111000000000000
000000000000000000100011100000001011001111000001000000

.logic_tile 2 10
000011000000000101000110110011011000000000100000000000
000010100000000101000010100001011111100000000000000000
111000000000010011000111100101101100010101010000000000
100000001010000000100100000000000000010101010000000000
000000000000001000000010010111001000111011110100000000
000010000010000001000111100000111001111011110011000000
000010000000010001000110001101011101110011000000000000
000000000010000000000010001011111011000000000000000000
000000000000001111000000000101011000000000000000000100
000000000000001111100011000111001101100001000000000000
000010000000010011100010010111011111110111110101000000
000000000000000001000011100001001111111001110000000000
000100000100010001100110011101001111101000010000000010
000100000000001001000011001111101011000000010000000000
000000000000000011000111110000011101001100110000000000
000000000000000000100011000000001100110011000000000000

.logic_tile 3 10
000010100010010101100011111001001110100001010000000000
000000001010000000100111011011111111110101010000000000
111000100000000000000000010111100001010000100010000000
100001000000000000000011100111001010110000110000000000
000000100000001001100000000011111110101000000100000000
000010000010000001100010010101111110101110000010000000
000001000000100011100011110011101001000000100000000000
000000100000011101000010001111011011001001010000000000
000000000010001011000110100101001100000000000000000000
000000000100100101000011110011110000000001010000000000
000000000000000000000111000011011011010000100000000000
000000000000001011000010000101101110000010100000000000
000100000001000001000010001001001111100001010000000000
000010100000100001000011111101111101110101010000000000
110001000000000111100011100001111110101000000000000000
100000100000000011000111100001111100100000010000100000

.logic_tile 4 10
000111000100000001000111100111101001001100111000000010
000000000000000000100000000000001000110011000000010000
000001001100100000000000000001101000001100111000000010
000010000001001111000000000000001000110011000000000001
000000001000100000000000010101101001001100111000000000
000000001011000000000011100000001000110011000000000001
000000000000101000000000000011101000001100111000000000
000000000000001011000000000000101001110011000000000010
000000000101010000000000000001001000001100111000000000
000010000000100000000000000000101110110011000000000100
000100000000001000000000000111001000001100111000000001
000000000000001101000011010000101001110011000000000000
000000000100000111100010000001001001001100111000000001
000000000001010000100000000000101100110011000000000000
000000000000000000000000000001101000001100111000000001
000000000000001011000000000000001011110011000000000010

.logic_tile 5 10
000010000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010001
111000001110000000000110010000001000001100111100000000
100000000000000000000010000000001100110011000010000000
000001000000001000000000010101001000001100111100000000
000010101010100001000010000000100000110011000001000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000010000000101101000001100111101000000
000000000000000000000000000000000000110011000000000000
000000001101000000000110000000001001001100111100000000
000000000000100000000000000000001001110011000001000000
110000100100001000000000000000001001001100111100000000
100001101010000001000000000000001001110011000010000000

.ramt_tile 6 10
000001001000100000000000000000000000000000
000010000111000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000

.logic_tile 7 10
000110000000100001100000011000011000111100010000000000
000000001100000000000011111101011011111100100010000000
000000000000100000000110001011001101010111100000000000
000000000111010000000000001111011100001011100000000000
000000001000000011000010000000000000000000000000000000
000010100101010111100011100000000000000000000000000000
000000000000001011100010011101011010000110100000100000
000000000000000111100010110101001111001111110000000000
000000000000000101100000000111001011000110100000000000
000000000000000001000011110101011100001111110000000010
000000100000101001000000001001001110110100000000000000
000001000001000101100011100011101010010100000000000100
000000000111001001000000011101011011010111100010000000
000000000100100111000010101011111110001011100000000000
000000001100100101100000000111011010100000000000000000
000000000001010000000011100001001100101001010000000000

.logic_tile 8 10
000000001010000000000000000101001000001100111100000000
000000001101010000000000000000000000110011000000110000
111000000001011000000000000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
010010101100001001100000000000001000001100111100000000
100000000000000001000000000000001101110011000000000000
000000000000010000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000001001000000000000110010000001001001100111100000000
000010000001010000000010000000001000110011000000000000
000000000001010001110110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000001110000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
110001000000000000000000000000001001001100111100000000
100010100110000000000000000000001101110011000000000000

.logic_tile 9 10
000000000110000001100000011101011000000110100000100000
000000000110001001000011111101001011001111110000000000
111000000000000011000000010000011000110000000100000000
100000000000001101100010100000001000110000000000000000
110000000001011000000111100011101111000000000000000000
110000000000001111000100000011011111001001010000000000
000000000000100111100110101011011011000110100000000000
000000000000010111100000000101101110001111110000000000
000010000000000111000110110011011110000010000000000000
000001001010001111100111101001011000000000000000000000
000000000000000001100111010011111001000110100000000000
000000000000001111000110000111001101001111110000000000
000000101000000000000111101011000000101001010100000000
000001001111011001000111111011100000000000000000000010
110000000000000111100011101001111110010111100000000000
100000100110000111000111100001101010001011100000100000

.logic_tile 10 10
000000000001111011100110110000001001011100000000000000
000010100000000001000010001001011001101100000000000000
000010000000000000000111110101101011000110100000000000
000001000010000111000110100111101111001111110000000000
000000000000101111000111011111011101000010000000100100
000000000000011011000110001011011111000000000010000111
000010000000000000000011100001111100000100000000000000
000010101100000000000000000111001000001100000000000001
000010000000000000000010000011111001000110100000000000
000001000000000001000000001001011101001111110000000000
000000000000001011100110110011001110000100000000000000
000000000100000001000111101101001101001100000000000000
000000000000111001100000011000001010110000100000000001
000000001101010111000011001111001000110000010000000000
000010000000000101100011111101011110100000010000000000
000000000000000001000011100111101111010100000000100000

.logic_tile 11 10
000110000000000000000000001111011001100001010000000000
000000000000000000000000000001111010010000000000000001
111000000010000101100111100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000011100011100001011111100100000000
000010001000000000000100000111001101101001010000000000
000000000000000011000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000001001000000111000010000000000000000000000000000000
000100001000000111010000001011000001001111000100000000
000000000000000000000011100011001000011111100000000100
000010100000100001100000011111011000100000010000000000
000001000001011001100010000101111011010000010000000000
110000000000000111100000000111101100101000000000000001
100000000000000000000000000111010000111110100010000000

.logic_tile 12 10
000000001000110000000000001000000000000000000100000000
000000000001110000000000001001000000000010000010000000
111011000000000000000000010000000000000000000000000000
100010100000000000000010000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010000000
110100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000001000010000000000111000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111000000000100000010000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000000111100110100000001000010100000000000000
110000000000000000000100000101010000101000000000000000
000000000000000111000000000000000001000000100110100000
000000000000000000000010000000001011000000000010000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000010000011010000100000100000001
000000000001010000000011000000000000000000000000100110
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
111001000000000000000000000011100000000000000100000001
100010100000100000000000000000100000000001000000000000

.logic_tile 14 10
000000000001100000000000000011000000101111010000100001
000010000001110000000011110101001110001111000000000100
111000000000000111000010001000000000000000000100000001
100000000000000000100100001111000000000010000000100000
010001000010000001000000000001101100111110100000000001
010000000001000000100000000111100000101001010000000000
000000000000010111100000000000000001000000100100000000
000000000000000000100000000000001000000000000000100011
000000000000000111100000001000001100101111000000000100
000000000000000000000000001011001110011111000000100001
000010101101000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000011100000000000001101110110100011000000
000000000001000000000000000111001010111001010000000010
110000000000000000000011100111100000000000000110000000
100000000000000000000110000000100000000001000000000000

.logic_tile 15 10
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001111000000000000000000
000000001110100000000000000011000000000000001000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000010000101000000000011100000000000001000000000
000000000000001101100000000000100000000000000000000000
000000001100000000000010100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001100000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000101101100010110000001110000000000000000000

.logic_tile 16 10
000001000000001000000000010001100000000000000100000000
000000101010001111000011010000100000000001000000000101
111000000000000000000111000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010111100000000000000000000000000100000010
000000000110000000000000001011000000000010000001100010
000000001000000000000111100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000100000010
000000001110100000000000000001000000000010000001100100
110001000001000000000000000000011010000100000100000001
100000100000000000000000000000000000000000000001000100

.logic_tile 17 10
000010000000000000000010111101101111001011100000000000
000000100000000111000010000001001110010111100000000000
111000000000000101000000001001011000010110000000000000
100000000100000101000010100101011110111111000000000000
010000000000100111100111010101100001001001000000000000
110000000001010000100011110000101111001001000000000000
000000000001011111100000010011101110000111010000000000
000000000100001111000010011001011110010111100000000000
000000000010001000000111000101000000000000000100000010
000000000000001111000100000000100000000001000010000110
000000000000100000000000000011000000000000000100000000
000001000001001111000000000000000000000001000010000100
000000000000000000000111000011001110010010100000000000
000010100000001101000100000101101001110011110000000000
110000000011000001000110001111011010000111010000000000
100000001000100000000100000001101110010111100000000000

.logic_tile 18 10
000000000000000000000011110000000000000000000000000000
000010100000000000000111100000000000000000000000000000
111000000001000111000000000000001000000000110000000001
100000001110000000100000000000011110000000110000000000
110010000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000010001011110111101010100000000
000001000000000000000010111011110000101000000010000000
000000000001001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000010001000000000000001101011101000110100000000
000000000000000111000000000000011100101000110010000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000011100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000010000000111101000001010011101000100000001
000000000000011001000111111101011100101110000000000000
111000000000000001100111110011101001010000100000000000
100000000000001001100111101011111000000000010000000000
110000000000000001100110000001011001000110100000000000
000000000000000000000011100001111101001111110000000000
000010100000000000000111000011111001100110000000000000
000000000000001001000000000011001111011000100000000000
000000000000001011100010010000001001001001010000000000
000000000000000001000011110101011001000110100000000000
000010100001111001000110111111111110100010000000000000
000001000001010101000011011011101111000100010000000000
000000000000000000000110110101101111100010100000000000
000000000000000101000010101011001100010100010000000000
000000000001000011100111011111001011000100000000000000
000000001010000001000010100011111110100000000000000000

.logic_tile 21 10
000000000011010000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000001000
000000000000000000000000000111101010001100111000000001
000000000000000000000000000000100000110011000000000000
000000000110001111000000000000001001001100111000000000
000000000000000101000000000000001110110011000001000000
000000000000010000000000000000001001001100111000000000
000000000000001111000000000000001100110011000001000000
000011100000000000000000000101101000001100111000000000
000001000000000000000010110000000000110011000001000000
000000000000000111100000000011001000001100111000000000
000000000000000000100000000000100000110011000001000000
000010000110000001000000000000001000001100111000000000
000001001100000000000000000000001110110011000000100000
000000000000000001000010010000001001001100111000000100
000000000010000000000011010000001111110011000000000000

.logic_tile 22 10
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000010100000000000000000000000000000110000110000001000
000001001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000010100000000000000000000000000000001111000000000000
000000000110010000000000000000001101001111000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000001
000000100001000000000111100000001100000011110000000000
000001001010100000000000000000010000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000011110000001110000011110000000000
000000000000100000000111010000010000000011110000000000
000010000000010000000000000011100000010110100000000000
000000000000100000000011110000100000010110100000000000
000010100000011000000111110000000000001111000000000000
000000000000001111000111000000001011001111000000000000
000000000000000000000111100111100000010110100000000000
000000000110000000000000000000100000010110100000000000

.logic_tile 2 11
000000100001000011100000000101001101110111110100000000
000001000110000000100010010101001000111001110010000000
111000000000001111000110001011111011111110000000000000
100000000001010001100000000001111010011110000000000000
000000100000101001100111111111111101101000010000000000
000001001010001011000110000111101010001000000000000000
000010100000101001000011111101101100100000010000000000
000001000000011111100011001111011111010100000000100000
000010000000000001000111101111111101100000010000000000
000000000100000000100010100101111111101000000000000000
000001000000000101000010111101101110101111000000000100
000000100000000000000011101101101101101001010000000000
000000000001001111100000000001101010111111100100000000
000000000110101111100010111101111001111110100010000000
000000000000000101000010100101101110101111000000000000
000000000000000000100110010001101110101001010000000000

.logic_tile 3 11
000010100001000111000010110011101101011101010100000111
000000000000100101100011010001111010110101010001000100
111000000000000111000110000001001011100010000000000000
100000000000001111100010110001101110000100010000000000
110000000001001011100010101101101001011001110110100011
110000000000100111000111110011111111110110010000000000
000000001100101101000111001111001101001000000000000000
000000100000010111000010100101011001000001000000100000
000000100001001000000011100101011001000110100000000000
000001000000000011000111000011001000001111110000000000
000000000000000011100111000001111101101000000000000000
000000101010000001000111101111111100011000000000000010
000000101100000001100011100111011101100000010000000000
000001000000100001000011111101001101100000100000000100
000000000000001000000111000101100000000000000010000000
000000000100001011000100001101100000111111110000000000

.logic_tile 4 11
000010000000000000000010000011101001001100111000000010
000001000110100000000100000000001011110011000000010000
000000000001010000000010000101101001001100111000000000
000010100000000000000100000000101111110011000000000001
000001000000000000000000000011101001001100111000000010
000000100110000000000000000000101011110011000000000000
000010000000000000000010000111001001001100111000000000
000000000000000000010100000000101001110011000000000001
000100000000001000000000000001001001001100111000000000
000000000000000111000010000000101011110011000000000001
000000000000000111010011110011001001001100111000000000
000000000000000000000111010000001001110011000000000001
000010100000000000000111100001101000001100111000000001
000000000000000000000000000000101101110011000000000000
000000000001000000000000000011101001001100110000000100
000000000100110000000010010000101001110011000000000000

.logic_tile 5 11
000000001000000001100000010000001000001100111100000000
000000000000000000000010000000001100110011000001010000
111010100000010000000110000000001000001100111100000000
100000000010000000000000000000001000110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000001100001010001100000010000001000001100111100000000
000011100000000000000010000000001101110011000000000100
000110001110001000000110000111101000001100111110000000
000000000111000001000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000001
000000000110000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000010000000
110000000000101000000000000000001001001100111100000000
100010000001000001000000000000001001110011000000000010

.ramb_tile 6 11
000001000011100000000000000000000000000000
000000000001110000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001001110100000000000000000000000000000
000000100001010000000000000000000000000000
000000000001000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 11
000010100000100111100111011011111010000001010000000000
000000000101010000100010001011010000101001010010000000
000000001100101000000111111101011100010110100000000100
000001000001000001000010001111111001100000000000000000
000000000000000111100110010101001100010111100000000000
000000000100001001000011101011101111000111010000000000
000001001100000000000010000011001000011100000000000000
000010100001000001000110000000011010011100000000000000
000000100000000101100000001111001110000110100000000000
000011101010000001000011111101011010001111110000000000
000001000000001001110000000111011100010111100000000000
000000100000000111000010011101101000000111010000000000
000000100001010000000111010000011111010000110000000000
000011001000010001000110101111001000100000110000000000
000000000000100000000000011001111101110000100000000100
000000000001011111000011001001111010010000100000000000

.logic_tile 8 11
000000000000001000000110000000001000001100111110000000
000000000000000001000000000000001000110011000000010000
111010100000100000000000000000001000001100111100000000
100000000001000000000000000000001100110011000000000000
010000000010000000000000000000001000001100111100000000
100000100000000000000000000000001101110011000000000000
000000001101010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000001
000000000000100001100000010000001001001100111100000000
000010000001010000000010000000001100110011000000000000
000000000000001000000110000111101000001100111100000001
000000000000000001000000000000000000110011000000000000
000000000001000000000000000111101000001100111110000000
000000000000100000000000000000100000110011000000000000
110010000000000001100000010000001001001100111100000000
100000000000000000000010000000001101110011000000000000

.logic_tile 9 11
000000000001011000000111011001011110001111000000000000
000000001010101011000111100111111001001011000010000000
111010000000001011100111000000001011001100000000000100
100000000000000011100010100000001010001100000010000000
010000000110011101000011111101011101010111100010000000
110000000000001011000010011011111000001011100000000000
000000000000001111000000010111011001000110100010000000
000000000000000001000011010101011100010110100000000000
000000001000001000000000000000011110000100000100000000
000000000001000111000000000000000000000000001000000000
000010100001010111100011011000011111010000000000000000
000001000000100000000111010001001011100000000000000000
000000000000100101100000001001101110100001010000000000
000000000000001111000000000101101100000001010000000010
110000100000001111100000001001011001101011010000000100
100001000000000111000010000001011011001011100000000000

.logic_tile 10 11
000100000001000111100000000001011101100000010000000000
000000000000100000100011111111011100100000100000000000
111000000000000000000000000011111001101001000000000000
100000000010001111000011111011001101100000000000000000
000000001010000111100011100011001011010111100000000000
000000000000010001100010101101011101000111010000000000
000000000000001001100111011111001011100000000000000000
000000000001000001100111111011101011110000010000000000
000000100001111001100010111111001110000001000000000000
000000000000001011100010010111101001001001000000000000
000001100000000000000111010001101110101111110100000001
000011100000001111000110110000101010101111110000000100
000010000000101111100110111011111011100000000000000000
000000101011010111000010000101111011110100000000000000
110000000000000111000000001011001100010111110100000000
100000001010000000000000000101010000101001010000000000

.logic_tile 11 11
000001000000000011100000011001001110101000010000000000
000000000000000000000010001111011111000100000000000000
111000000000000111100000000001001110100000010000000000
100000000000100000100010100001111100010000010001000000
000000000001010001000110000000011010001011110100000000
000000000000101111000000001011001010000111110000000000
000010000000000001000011101000011010010011110100000000
000000000000001001100000000111011110100011110000000000
000000000000010111100000001001100001110000110000000001
000000101000000000100010010101001001110110110001000001
000000000000100000000111000001011110101001010000000000
000000001011000011000100000101110000101010100010000000
000010100000001000000111110000000000000000000000000000
000000000000001011000110000000000000000000000000000000
110000001100000000000010001101011100111101010000000000
100000000000000111000100001011100000101000000010000000

.logic_tile 12 11
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000000111001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000100000000000000011100000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000110100111001000111100001000000000
000001000000000000000000000000000000111100000000000000
000010000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000101000010100111001000111100001000000000
000000000000000000100100000000000000111100000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000001000000000000000111001000111100001000000001
000000000010100000000000000000000000111100000000000000

.logic_tile 13 11
000000000010000000000000001111111001100101010100100000
000000000000000000000000001011101000101010010011000000
111000100000001101100000000000000000000000000000000000
100000000010001011000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000001000111000000000001111010110100010110100001
000000000000100000100000001111001110100010110010000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000010111001000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 14 11
000000000010000000000110100000000000001111000000000000
000010000110000000000000000000001111001111000000000000
000000001100100000000000000000000000010110100000000000
000000000001000000000000000111000000101001010000000000
000000000100001000000000000000011100000011110000000000
000000000000010101000000000000000000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000001010000000000000000011100000011110000000000
000000000000000000000010110000010000000011110000000000
000001000000000101000010100000000000001111000000000000
000000100000000000100100000000001010001111000000000000
000000000000100000000010100111100000010110100000000000
000000000000001101000100000000100000010110100000000000
000000000000000000000000000011000000010110100000000000
000001000000000000000010110000100000010110100000000000

.logic_tile 15 11
000000000000000000000000000000000000000000001000000000
000000000000001001000010010000001001000000000000010000
000010000001010000000010000011000000000000001000000000
000000001010000000000100000000100000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001000000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010001100000000000001000000000
000000000100000000000011010000100000000000000000000000
000000001100000111000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000100000000111100111000000000000001000000000
000000000000010000000010000000100000000000000000000000
000000000001000000000011100111100000000000001000000000
000000000000000000000100000000100000000000000000000000

.logic_tile 16 11
000010000000101111100010100111101000100000000010000010
000000000001000001000100000111011100000000000000100001
111000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
110010100000000000000000000001011010000111010000000000
010000000000000000000000001111011000010111100000000000
000000000000000011100111100011111010010100000000000000
000000000000100000100111100000010000010100000000000000
000000001010101001100000010000000001000000100100000000
000000000001010011000011000000001110000000000000100000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001100000000000000100000
000000000000000111100110001000000000000000000100000000
000010000000000000100000000101000000000010000000100000
110000100000000011100000010000000000000000000000000000
100001000110001001100010000000000000000000000000000000

.logic_tile 17 11
000000000000100101100010101101111100000110000010000000
000000000001010101000011110101111010101001000000000000
111000000000000111000010000000000000000000000000000000
100001000100000011000110100000000000000000000000000000
010001000000000101000000011101101010000010100000000000
010010000000000000000010100101111110100001010000000010
000001001100100111100010101101111010000010110010000000
000010100001010000100010111101101111000010100000000000
000010000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000011101001011011000010110000000000
000000001010000000000100001001001011000010100000000001
000011000001000001000000011001111011001110000000000000
000010000000100000000010111001011010001001000010000000
110000000000000000000000001001111010000011010000000000
100000000110000000000000001101001001000011000000000100

.logic_tile 18 11
000000000000000011100111101101111001100010000000000000
000000001100000111000011101001111000000100010000000100
111010000000000101000011101111001100101000000110000000
100001000110000101100010101111010000111110100010000000
110000000000000111000111100101101000111001000100000000
000000000001001111100110010000011110111001000010000000
000010100000001111100110011001011010001000000000000000
000000000000001011000011100001111010000000000010000000
000010100110100000000111000101000000100000010110000000
000001000000010000000011100001101010110110110000000000
000010100000000000000111000111001010111000100100000001
000000000000000000000100000000011101111000100010000000
000000000000010101100000000011100001100000010100000000
000000000000100000100000000111101010111001110010000000
000000000000001000000000001001001010100010010000000000
000000000000001011000010000111001000001001100000000000

.ramb_tile 19 11
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000100000000101000000000011111101110011000000000000
000001100000000001100000000101011101000000000000000000
111000000000000001100110000011001111110011000000000000
100001001000000111100010101111111110100001000000000000
110000000000000001100000001001100001101001010100000000
000000000000000101100000000001001111100110010000000000
000010000000000101000010111001001100011111110010000000
000000000010000000000010001101001000111111110000000000
000000000000001001100000010101000001100110010010000000
000000001100000001000010100000001100100110010000000000
000000000001001001000011110111111101111000100100000000
000000000010101111000110100000111101111000100000000000
000000000000001101100010001001111111100000000000000000
000000000000000111000111100101111011000000000000000000
000000000000001000000011100001101110100001000000000000
000000000010000101000011110011101110000000000000000000

.logic_tile 21 11
000000100000000000000000000101101000001100111000000000
000001000000000000000000000000000000110011000010010000
000000100000000101100000000000001000001100111000000000
000000101010000000000000000000001100110011000000000100
000010100110000000000000000000001001001100111000000000
000001000000000000000000000000001010110011000001000000
000000000000000111100000000000001001001100111000000000
000000000000001111000000000000001100110011000000000001
000000000000000111100000000111001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000001001000000000011101000001100111000000100
000010000000000011100000000000000000110011000000000000
000010100000000000000000010001101000001100111000000000
000001000000000000000011000000000000110011000000000000
000000000000010000000000000000001001001100111000000000
000000000000000000000010110000001111110011000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 23 11
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000001001000000111000011000000000000001000000000
000000000000100011000100000000001000000000000000001000
000000000000000001000000000101101001001100111000000000
000000000000000101100010100000001011110011000000000000
000010000001010011100010100001101001001100111000000000
000000000000000101100010100000001011110011000000000000
000000000000000101000010110001101000001100111010000000
000000000000000000000011010000101110110011000000000000
000010100000010001000111100001001001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000001000000000000011001000001100111000000100
000000000000000111000000000000101011110011000000000000
000000000000000000000011100101001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 2 12
000000000000000101100000000111111101100001010000000000
000000000000000000000000001011011100010000000000000000
111000000000001111100110001011011101101000000000100000
100000000000000101000000001011111111100000010000000000
000000000001001011100000001000001010101011110110000000
000000001010100001000011100101010000010111110001000000
000000000000000001100000000011001101101001000000100000
000000000000000000000000000111101101100000000000000000
000000000010010011100000010001101100101011110110000000
000000000110001101000011010000100000101011110000000000
000000000000000000000010000111001101101000000000000000
000000000000001101000010110001011101011000000000000000
000100000000000101100000000101000000101111010100000001
000100000100000101000000000000001010101111010000000000
000000000000000000000000001011011001101000000000000000
000000000000000101000010101011101000100000010000000000

.logic_tile 3 12
000110101000000000000000010111000000000000001000000000
000100000100000000000011110000101001000000000000000000
000000000000010000000000000011001001001100111000000000
000000000000001001000010010000001101110011000000000000
000000000000011000000011100011001000001100111000000000
000000000110001011000000000000101011110011000000000000
000010100000000000000000000001101000001100111000000000
000001000000001111000000000000001010110011000000000000
000000000000001000000111000111101001001100111010000000
000000001010001111000000000000101101110011000000000000
000000000000100001000011100111001001001100111000000000
000000000000000000000110000000101100110011000000000000
000001000000000011000010000101101000001100111000000000
000000100100000000000010000000001110110011000000000000
000000000000010000000000000001101001001100111000000000
000000000000010001000010100000101110110011000000000000

.logic_tile 4 12
000000000100000111000010101111111011101000000110000100
000000001010000101100000000101101110101110000000000010
111000000000100101000111000101101010000010000000100000
100000000000010101010110100101111110000000000000000000
000010100001011101000010000011101010000010000000000000
000000000000100011000010100111011010000000000000000000
000000100000001001000010010001001101010000000000000000
000001000001011011000010001001011011000000000000100000
000000000000000001000111011011111001110000000100000100
000000000001010000000110000111011101111001000000000000
000000000000010001000000000101011111100001010110000000
000000000000000000000011010001101111010001100000000001
000000100000001111100000001011011001000010000000000000
000001000000001111100000000001101001000000000000000000
110000100000010111000111000000011110001100000010000000
100001000000000000000011010000011100001100000000000010

.logic_tile 5 12
000011000000000000000110000000001000001100111110000000
000010000000000000000000000000001100110011000000010000
111000000000000000000000000000001000001100111100000010
100000000100000000000000000000001100110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000011101000000000010000001000001100111100000000
000000000000100001000010000000001001110011000010000000
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000000000110011000010000000
000000000010000001100110000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101101000001100111100000000
000000001010000000000000000000100000110011000000000010
110000000001000000000000001000001000001100110100000000
100000000000100000000000001011000000110011000000000000

.ramt_tile 6 12
000001000010000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000001000001000000111001001101111010111100000000000
000000000100000001000100000111011001000111010000000000
000000000000001001000000000011101110100000000000000010
000000000000101001100011101101011100010110100000000000
000000000001000000000010011000001100010000110000000000
000001000111000001000111110001001000100000110000000000
000000001000000111100110000000001101010000110000000010
000000001110000001100111100011001100100000110000000000
000000000001001111000000000111111010001001010000000000
000000000000100101000000000000101011001001010000000000
000000000000001001100000000111011000000110100000000000
000000000100000001000011111001011110001111110000000000
000000000000001001000110101111001011010111100000000000
000000000000001111000010001001101101000111010000000000
000110100000010011100000010101111011000110100000000000
000001000110100000100010000011101011001111110000000000

.logic_tile 8 12
000000000011000000000000000111001000001100111100000000
000000000000100000000000000000000000110011000000010000
111000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000001000000
010010000000000000000000000111001000001100111100000000
100000000000000000000000000000100000110011000000000000
000000000000000000000110010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000010100000000000000000000000001001001100111100000000
000001001100000000000000000000001000110011000000000000
000000000000101001100110010101101000001100111100000000
000000000000010001000010000000100000110011000000000000
110001000000001000000000000101101000001100110110000000
100010100001010001000000000000100000110011000000000000

.logic_tile 9 12
000000000000000111000000011011101101100000010000000000
000000000000000000000011101101011101100000100000000000
000000000001011101000000000101111111101011110010000000
000000000010000111000000000101011101110111110001000000
000001000000101000000111011101101101101000010000000000
000010000000001001000111010111011011000000010000000100
000010000000001111000110011001011100101000000000000000
000001000000000111100111111101111101011000000000000000
000000000000000111100010000001111110010110100000000000
000000001010000001100100000011000000000010100000000000
000000000000001111100010000101011100000010000010000000
000000000000001111000111100001101011000000000000000000
000000100000100000000010000101101101100000010000000000
000001000000000000000000001001111000100000100000000000
000110100000001111100110000101001111000110100000000000
000000000000000111000000000011111110001111110000000000

.logic_tile 10 12
000000000000000000000010101101111100101001010000000010
000000000000000000000010000001100000101011110001000000
111010000000000000000010110111000001101001010010000000
100000000000001001000011111001001100011111100001000101
010000000000001111100000010001101100111101010010000000
000000001010000001000011011001100000101000000010000000
000100001100001011100000000000011100000100000100000000
000000000000000111100010100000010000000000000001000100
000000100001000011000111000000001010000100000110000100
000001000000100001000100000000000000000000000000000010
000000100100000111000111010001001111100000010000000000
000001000000000000000110101011111110101000000000000000
000010000001010001000110101101011110010111100000000000
000010001010100000100000000101111010000111010010000000
110000000000001000000000001001101101111111010000000010
100000000000001011000011011011101010111111000001000000

.logic_tile 11 12
000000001100100001100000000000001011111001000010000000
000000000000000101000000001101001001110110000000000000
111000000000001011100011100101111011001011110100000000
100000101000000011000110010000011001001011110001000000
000001100000000000000011110000011110110100010000000000
000001000000001101000111001011001111111000100010000000
000000001100000111000111001101100001001111000100000000
000000000000000000000111111101001000101111010000000000
000000000000000000000010001111001011100000010000000000
000000000000000000000010010011101000010100000000100000
000010000000001000010000000001101110111101010001000000
000000000010000111000000001101100000010100000000000000
000000000000000011100110000000001101101001110000000000
000000000000000111000010010001011110010110110000000001
110100000000000011100000000001100000111001110000000000
100000000010000111100000000001101110010000100010000000

.logic_tile 12 12
000000000000101000000000000000000000000000001000000000
000000000001000101000000000000001000000000000000010000
000000100000000000000111000001101000111100001000000000
000001000010001001000000000000000000111100000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000100000010000000000000001101000111100001000000000
000010100000000000000000000000000000111100000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000001101000111100001000000000
000000000000001111000000000000000000111100000000000000
000001000000010000000000000000000001000000001000000000
000010100000000000000000000000001100000000000000000000
000010100000000000000000000001101000111100001000000001
000000000000000000000000000000000000111100000000000000

.logic_tile 13 12
000001000000000101100010001111111000101001100110100000
000010000110000000000100001011101111010101100001000000
111000000000001011100111101000000000010110100010000000
100000000000001111000000000101000000101001010010000000
110000000000010011100110101101011000101001100100100101
010000000000011111000011100001101100010101100011000000
000000000000001101100000011101001010101101110110000001
000000000000000001000010111011011001000100100010100000
000000000000101011000010000011001111111000100111000001
000000000001011111100011100101011111011101000000100011
000000000000000011100110111101001111101101110100000000
000000001000001111100111000011001011000100100011100000
000001000000000001100110000001001101111000100101100000
000010100000000000100111110101011100011101000010100001
001000000000000000000011110101011011110100010100000000
000000000000000000000011100101001001100010110010100010

.logic_tile 14 12
000010100000100101000010100001000000000000001000000000
000010001010000101000010100000100000000000000000001000
000000000000000101000010100001000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000110000000000000000001000000000000001000000000
000010000000000000000000000000000000000000000000000000
000010100000010000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000001001000100000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001001100100000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 15 12
000000000000000000000011100000000001000000001000000000
000000001010000000000100000000001011000000000000010000
000000000000001000000000000001100000000000001000000000
000000000000001011000000000000000000000000000000000000
000001000110100000000010000000000000000000001000000000
000000000001010000000100000000001011000000000000000000
000000000000010111100010100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000111010011000000000000001100000000000000000000
000001001110000000000000000000000000000000001000000000
000010100000001001000000000000001001000000000000000000
000000000000100000000000000111100000000000001000000000
000000000000010000000011000000100000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011000000001111000000000000000000

.logic_tile 16 12
000000001010000000000011001111011001010000000000000010
000000000000000000000000001111111000000000000000000000
000000000000011000000110001011111000100000000000000000
000000001010100001000000001001101111000000000010000000
000000000000000111000000001001101110000001010000000000
000000000001000000100000000001110000000000000000000000
000100100000010001100000000001111011000000000000000000
000000000110000000000011111111001001100000000000000000
000001001010000000000000010000011100000011000000000000
000010001100000000000011000000001010000011000000000000
000000000000000001000011110011000001100000010000000000
000000000000000000100110000000101101100000010000000000
000000000100000111100111110011100000010000100000000000
000010100001010000100111100000101101010000100000000000
000000000001010000000011101111001110000010000000000000
000000000000000000000100001101101001000000000000000000

.logic_tile 17 12
000000000110001000000000000111011110100011110000000000
000000000001000101000010010000011100100011110000000001
111000000000000011100111100000011100000100000100000000
100000000010000000100100000000000000000000001001000010
010000001000000111000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000001000000000000001011100000101001010000000000
000000000000100000000000000011100000000000000000000000
000000000000001101000000000000011001110000000000000000
000010100000001011100000000000001101110000000000000000
000010000000000001000000000011101010101000000000000000
000000000000001111000010110000100000101000000000000000
000000000001001111000000000011011000100000000000000010
000000000000100011000000000001011110000000000000000001
110000000000000111000000010011111110101000000000000000
100001001010000000100011100000100000101000000000000000

.logic_tile 18 12
000001000000001101000011110001001101010000100000000001
000010001110001011000111111111001110100000000000000000
000000100001000101000000001001111100100000000000000000
000001000010100101000010100111111010010100000000000001
000000000001011111000000000001001111111111000000000000
000010100000101111100010100111001000101001000000000000
000000000000000111000010101000000001001001000000000000
000000000000000000100111110001001101000110000000000000
000010000000000111000111010011001011110011110000000000
000000100010000000100010001001101001010010100000000000
000000000000000000000011111101101011110011000000000000
000000000110000000000110001101001111010010000000000000
000000001010001111000110000011111000101000000000000000
000000001110001011100000001011100000010110100000000000
000000000000001011100000000001011010100000000000000000
000000000000000001100010011001011011001000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000110000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000011111011110011110000000000
000000001110000001000000000101111010100001010000000000
111000000000000101000110010011001110100010000000000000
100000000000000101100110001111001100001000100000000000
110000000001011111000011000101000000000000000000000000
000000000000100001000110101101100000111111110000000000
000000000000001101000000011000011001010000000000000000
000000000000000011000011110001001010100000000000000000
000000000000001101100111000101001111100001000000000000
000000001110000101000000000000001001100001000000000000
000000000000001011100010001001011101111111000010000000
000000000000000101100100001001001111000000000000000000
000010000000000001000000010001101100101001010100000000
000001000001001111100011100001110000101010100000000000
000000000000000000000111001101111111100010110000000000
000000000010000000000011110011011011010110110000000000

.logic_tile 21 12
000010100000000000000000000101101000001100111000000000
000001000000000000000000000000000000110011000000010000
111000000000000000000010110000001001001100111000000000
100000000000000000000111110000001001110011000000000000
110000000001000000000000000011101000001100111000000001
000000001100100000000000000000100000110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000001101000011100000001100110011000000000100
000000000000000011100010000000001000001100111000000100
000000001110000000000100000000001111110011000001000000
000000001110000000000010000111001000001100111000000000
000000000000000000000000000000000000110011000000000100
000000001011010011100111000000001000111100001000000100
000000000000000000100000000000000000111100000000000000
000000000000000000000000001000011000101100010100000000
000000000000000000000000001101011101011100100000100000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000010100011000111000010000011101001001100111000000000
000000001010000000000000000000001101110011000000010000
000000000000000111100000000101101001001100111000000000
000000000000000000100000000000001011110011000000100000
000000000000001011100111100001001000001100111000000000
000000000000001011100000000000001010110011000000000000
000000000000000011100000010011001000001100111000000000
000000000000000000000011010000101101110011000000000000
000110000000000000000010000111001000001100111000000000
000010000100000000000010000000001011110011000000000000
000000000000001011000000010011101000001100111000000000
000000000000000111000011000000001010110011000000000000
000000000001011111000010000001001000001100111000000000
000000001000001011000000000000101110110011000000000000
000000000001010000000000000111001001001100111000000000
000000000000100000000000000000101000110011000000000000

.logic_tile 2 13
000000100000000000000110100001100001101111010100000000
000001001010000000000011100000001001101111010000000001
111000000110001001100111010111101100100000010000000000
100000000110000011000111011111011011010100000000000000
000000100000000000000000011000000001101111010100000000
000001000000000000000010101111001000011111100000100000
000000000000001101100110101011101001110011110100000000
000000000000000001000000000111111010110111110001000000
000010000000010001100000010111001001101001000000000000
000000000000000000000010101111111110100000000000000000
000000000000000101100110101111111010100000000000000000
000000000000000000000011000011001111110000100000000000
000000100000100000000110100001101100111110100101000000
000000000000000000000010010000100000111110100000000000
000000000000001111100110000101111111101000010000000000
000000000000000011100000001111101101000000100000000000

.logic_tile 3 13
000000000100011111100111000111001001001100111000000000
000001000000001011000010000000001010110011000000010000
000000000000000000000000000011001000001100111000000100
000000000000000111000000000000001100110011000000000000
000000000001000011100000000001001001001100111000000000
000000100000110000000000000000101100110011000000000000
000000000000001011100000000001001000001100111000000000
000000000000001011100000000000101000110011000000000000
000000000000001101100111010111101000001100111000000000
000000000100001011100111010000001000110011000000000000
000000000000101000000111000101001000001100111000000000
000000000001011011000000000000001101110011000000000000
000000100101000000000000000011101001001100111000000000
000001000100000001000000000000101000110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000001000000000000101010110011000000000000

.logic_tile 4 13
000100100001100001000000000111000000010110100000000000
000000001001110000100011110000100000010110100010000000
111000000001010111000111110001100000010110100000000000
100000000000101001100111110000100000010110100001000000
010000000000010000000110000000000000000000000000000000
010000000111000000000000000000000000000000000000000000
000000000000000000000111000101111100110110100000000000
000000000000000111000100000011101110110110010000000000
000000000000000111100000000000000000100000010010000110
000000000000000000100011001011001111010000100011100111
000000000000000000000111001111101011110001110000000000
000000000001010001000000001001111000011011100000100000
000000000000000000000111101001011100101000000110000000
000000000000000001000110000001010000111101010001100010
000000000000000000000111001000000000010110100000000000
000000000000000000000100000101000000101001010001000000

.logic_tile 5 13
000000000000000000000111101111111101100000000000000000
000000000000000000000100000111101000010110100000000100
000000000001001111000010101101001100010111100000000000
000000000000101111100011111001001001001011100000000000
000011100100001111100010001101000000001001000000000010
000010100000000111100010101001101100010110100000000000
000000000110000111000011110101111101101100100000100000
000000000000001111000111011111111010011110110000000000
000100000001010001100000000101001111010111100000000000
000000001110001111000000001101001000001011100000000000
000000000001000001000010001101100001010000100000000000
000000000000100000100010001011001110110000110010000000
000000000000000000000000011000001101011100000000000000
000000000000001111000011100101001111101100000000000000
000000001010001011000010011011000001010000100000000000
000000000100000001000010001101001000110000110000000000

.ramb_tile 6 13
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000001010100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 13
000010100000000000000000000101001111100001010000000010
000000000100001111000000000111011010000001010000000000
111000000000001111100111110011011101101001000000000010
100000100000001111000110010101111011000110000000000000
110100000001000000000111100111111001010111100000000010
110000100110101001000110100001001001001011100000000000
000000000001010001000010110000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000010100000100000000111001001100001010000100000000000
000000000010010000000111101011101011110000110000000001
000001000000000000000111000000011110110100010110000000
000000101110000000000110001011011110111000100001100100
000010000001001111100011110011100000001001000000000000
000010100000001011100111101101101000010110100000000000
000001000000101000000011000011111000010000110000000000
000000100001000011000100000000101011010000110001000000

.logic_tile 8 13
000110100000000111000111100001011000010111100000000000
000000000000000001100110100001011001001011100000000010
000000001110001101000111000101111101010111100000000010
000000000010000011000000001001001001001011100000000000
000000000000001111100011111101111010101011110000000001
000000000100011111000011010111101111111011110000000100
000000001100001111000011110000001010001100110000000000
000000000000001001000010011101000000110011000000000000
000000000001010000000110001001011101010111100000000000
000000001010000000000011000001011111000111010001000000
000001000001010001000010001101001100111111000000000000
000000000000101001000000000011111010010111000001000000
000000000101010101100111010111001100111111110010000000
000001000110000000000010100111111111111001010010000000
000100000000000011000010000001111011010111100010000000
000010100000100000000000000001011000000111010000000000

.logic_tile 9 13
000000000000010111000011110000000000000000000100100010
000000000000000000100111101111000000000010000000000000
111000001110001111100000010101101111010111100000000000
100000000000001101000011011111101010000111010000000000
010001000100000001000010101111111100101000010000000000
000000000000000101000000000001111001000000100000000000
000100000000000000000111010101001100101001010010000000
000000000000001001000011010111100000101011110000000001
000001000001010111100000000011011111000110100000000000
000000100000101001000000000101001001001111110010000000
000000000001010000000010000000000000000000000110000100
000010000000010001000000000001000000000010000000000000
000000100000000001000110001101101001010111100000000000
000001000110001001100010010011111110000111010000000000
110000000000001001000000010000001101101001110000000000
100000000000000011000011010101001000010110110011000000

.logic_tile 10 13
000100000000000001100011100001101011101000010000000000
000000000000000111000110010101011011000100000000000000
111000000000000011100111011000011000001001010000000000
100000000000001011100111011101011010000110100000000000
000000000001000001000111111001101100110000010010000000
000000000000000001100111000001101010010000000000000000
000000000000000101000111011001111010101000010000000000
000000001110000001000110101011011100000000100000000000
000110100001001101000000010001001110010111100000000000
000000000000100001000011100111111011000111010000000000
000000000000000000000010000001011111111111110110000000
000000001010000000000000000001001010101101010000000000
000000001010001111000000000111000001110000110010000000
000000000110001011000011101001001010110110110010000001
110010100000001111000000001011001101111111110000000010
100000000000100001100010010111011111111001010001000000

.logic_tile 11 13
000000000000001000000111000011101010011111110100000000
000000000000000111000010000001011001010111110000000000
111001000000001111000011110111111010100001010000000000
100010100000001111000011001001111010100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000100000000010001101111100101000000000000000
000001000001000000000100001001101111010000100000000000
000000000000011001100010001011011000111000000000000000
000000000111100001000000001101111100100000000000000000
000001000000001001100000001001111111000110100000000000
000000100000001011000000000001101110001111110000000000
000000100001000000000000011111101100111100000000000001
000001000000000000000011100001100000111110100000000001
110000000000000001000010000111111000110100010000000000
100000000000001111000010010000101001110100010000000010

.logic_tile 12 13
000001000000000000000000000111000000000000001000000000
000010100000000000000000000000000000000000000000010000
000001001110000000000000000111001000111100001000000000
000010100000001001000000000000000000111100000000000000
000010101000010000000000000111000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000000000111001000111100001000000000
000001001010000000000000000000000000111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000000000111001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010100000000001000000000000000001000000001000000000
000000000110001101000011110000001000000000000000000000
000001000000000000000010100111001000111100001000000000
000000101110100000000100000000000000111100000000000000

.logic_tile 13 13
000000000000000101000010000001000000010110100010000000
000000000000000000100000000000000000010110100000000000
000000000001000000000000000000011010000011110010000000
000000001000001101000010110000000000000011110000000000
000000001010000000000010100000000001001111000010000000
000000000000001101000100000000001000001111000000000000
000000000000010101000000000111011111010000100010000000
000000000000001111100010111001111010000000010000000000
000110100000000000000000001001011010000010000000000000
000000000000000000000000000001011011000000000010000000
000000000000000000010000000000000000010110100000000000
000000000000000000000000000101000000101001010000000100
000001000000000000000010001000000000010110100010000000
000000000000000000000000001001000000101001010000000000
000000001110000000000010000000001010000011110000000000
000000000000000000000000000000010000000011110000000100

.logic_tile 14 13
000000000000001000000000010000000000000000001000000000
000000001010000101000010100000001001000000000000010000
000001000000100101100110110001100000000000001000000000
000010100001000000000010100000100000000000000000000000
000001001110000101100111100000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000001000000000000000000000101000001000000001000000000
000010100000000000000000000000101001000000000000000000
000010100100100000000000000000000000000000001000000000
000000000001010000000000000000001010000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000110001100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001000000000000000000000

.logic_tile 15 13
000000000000100000000000000011100000000000001000000000
000000001011000111000000000000000000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000101100000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000111000011110000001101000000000000000000
000100000100000000000011100101100000000000001000000000
000010000000000000000000000000000000000000000000000000
000001000000000111000010000111100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000001000000000000011101000101000000000000000
000000001110001011000000000000100000101000000000000001
000000000001000000000111000000000000001111000000000000
000000000000100000000100000000001110001111000000000000

.logic_tile 16 13
000010100000000101000000000011011000100000000000000000
000000000000001101000010100001001001000000000000000110
111000000000000101000000000101011000101000000000000000
100000000100001101000000000000000000101000000000000000
110001000100000111100110000101100000111001110100000000
010010000100010111000010011111101011100000011000000000
000010000000011001000111110111001110110001010100000000
000000000000000011100011100000011101110001011000000000
000001001110000001100011100000001110010100000100000010
000000101100000000000111111111010000101000001000000000
000000000000010000000000010111000000111001110010000001
000000000000000000000010000101101011111111110001000010
000010000001010101100111011001011010100000000000000000
000011000000100000000010000001001000000000000000000000
010000000000000000000000000011111010101000000000000000
110000000000000000000000000000110000101000000000000000

.logic_tile 17 13
000000000000001111100111111000000000010000100000000000
000000000000001011100111111101001010100000010000000000
111000000000010000000110011111100000100000010100000000
100000001010001001000011101101001001111001111000000000
010000000000001011100111000001100001100000010000000000
110000000000000001100100000001101111000000000000000000
000010100000010101000111000001011101010100100010000000
000000001010000101000010000101111010010110100000000000
000001001000000101100000011011101010010100100000000000
000000100000001101100010000101101101010110100010000000
000000000000000000000010010111011001111001000100000000
000000000000101101000110000000011011111001001000000000
000000000000001101000000000011011001100000000000000000
000000100000001001000000000000011111100000000000000000
010010000001010001100010000011101100100000000000000100
010000000000000000000100000001001110000000000000000000

.logic_tile 18 13
000000000000001000000010101101101100101001010100000000
000000000000001011000100000001100000101010100000000001
111000000000001011100110100000001010111001000100000000
100000000000001111000000001011001100110110000011000000
110000000000001111000010011001111000101000000000000000
000000001010000101100111001111010000000000000000000000
000000000000000000000010110011001011000001110000000000
000000000000000000000011100101111101000011110000000001
000010100110001001000010011101011000101000000000000000
000000000001000001000110001111110000000000000000000000
000010100000001000000110000001011010101000000010000000
000000000010000001000100001001010000000000000000000000
000000000110000000000110001111001010010100100000000000
000000000000000000000111100011101111010110100000000010
000000000000000000000011100011011000101010100000000000
000000000000000000000000000000000000101010100000000010

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 13
000000000000000111100110010011000001100000010000000010
000000000000001101100110001101001000000000000000000000
000010000001010101000010111011111100000000000000000000
000000000000000101100010001001101011000100000000000000
000000000000001000000010101011101011000000000000000000
000000001110000111000010101001011011000000100000000000
000010100000001001100010101101101110100010000000000000
000001001010001111100010011101011001001000100000000000
000000000000100001100000011101111010110011110000000000
000000000000010000000010101111011000010010100000000000
000000000001001001100000001111100000000000000000000000
000000000010100001000010101111000000101001010000000000
000000100000000000000010000101011111110011110000000000
000001000000000000000100001011011110100001010000000000
000000000000000001000011111001101000100000000000000000
000000000000100000000110100001011000000000000000000100

.logic_tile 21 13
000000000000000101000011100000001101100100000000100000
000000000000000101000011101001011101011000000000000000
111000000000000111000000000101001110101001010100100000
100000000010000000000000001001010000101010100000000100
110000000000000001000110100000011110101100010100100000
000000000000000000000000001001001111011100100000000100
000000000000010000000010101101000001100000010000000000
000010001010000000000000000001101101001001000000000000
000000000000000000000110000000011111101000110100000000
000000000000000000000000000001011100010100110000000000
000010000000011111100010001101100000000000000000000000
000001001000000011100010000011100000111111110000000000
000000000000000000000010000001111100111001000100000000
000000000000000000000000000000011111111001000000000010
000000000001000000000111100111101110101001010100000000
000000001010000001000110000001110000010101010000000000

.logic_tile 22 13
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000100000111000000000001001000001100111000000000
000000000000000111100011100000001101110011000000010000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101111110011000000000000
000000000001001000000000000101001001001100111000000000
000000000000000111000000000000001110110011000000000000
000000000000000000000111000111001001001100111000000000
000000000000000001000111100000101100110011000000000000
000000010000000000000000000111001001001100111000000000
000001010000010000000011110000101100110011000000000000
000000010000000001000000000001001001001100111000000000
000000010000000101100000000000001010110011000000000000
000010010000011000000110110101101001001100111000000000
000000010000000101000011000000101111110011000000000000
000000010000000011100110110101101000001100111000000001
000000010000000000000010100000101110110011000000000000

.logic_tile 2 14
000110000000000000000000010000011000000011110000000000
000100000000000000000010100000000000000011110000000000
000000000000000111000000001011111101101000010000000010
000000000000000000000000001101011101001000000000000000
000001000000001101100000000011101101110000010000000010
000010100000000101000000000101101100010000000000000000
000000000000000000000000010000001110000011110000000000
000000000110000000000010100000010000000011110000000000
000000010000001101100000010101011101100000010000000100
000000010000010101000010110011011100100000100000000000
000000010000001000000010010011101001101001000000000100
000000010000001111000110101111011101100000000000000000
000001010000000000000111110000011110000011110000000000
000000010110100000000110100000010000000011110000000000
000000010000000000000000010000001100000011110000000000
000000010000000000000011110000010000000011110000000000

.logic_tile 3 14
000100000001010111100011100111001001001100111000000000
000100001000000111000000000000001000110011000000010000
000000000000100000000000000001101000001100111000000000
000000000001011011000010010000101000110011000000000000
000000100000100000000000000011001000001100111000000000
000000000111001001000000000000001100110011000000000000
000000000000001011100000000111101000001100111000000000
000000000000001011100000000000001101110011000000000000
000011110001011011100011000101001001001100111000000000
000000010010001011100100000000001100110011000000000000
000001010000000000000000000111001000001100111000000000
000010110000001001000000000000101001110011000000000000
000000110001010000000010000101101001001100111000000000
000010010110010111000000000000001010110011000000000000
000001010000100001000000000001001001001100111000000000
000010110001000001100000000000001110110011000000000100

.logic_tile 4 14
000000100000010001000110000001011011101100100000000100
000001000000010000100010000011111001011110110000000000
111000000000000111100000000101111110101110000000000000
100000000000001101000010010101011100101111010000000000
000000100010000001100011100001011010110101100000000100
000001000010101111000100000101011100110101010000000000
000000000000000001000000011011111111110110100000000000
000000000000001101000011110011111111111001100000000000
000000110000001001000011001111001100110100010100000000
000000010110000111100010000001111001100000010010100000
000000010000000111000010001001101010110000000100000000
000000010110000001100010011011011111110110000000100001
000000010000000111000110100001101111100010000000000000
000001010000000001000011011111001100000100010000000100
110000010000000000000111111111001100100100010100000010
100000010000000000000111100101011111101000010000000000

.logic_tile 5 14
000100000000001001000111111001111011101111010000000000
000000000100001011100011101101011110000111010000000000
111100100000010011100010100101011110101000000100000001
100001100000000000000000000001010000111110100001000000
110000000001011111000010001011101000111001110000000000
110000000001010001000100001011011100000111010000100000
000001000000000000000011100111001010101000110110000100
000010100000000000000111000000001101101000110000100000
000000010001001011000111000101011101110101100000000000
000000010010001011000011001101001101110110010000000010
000010010000001111100010001011111101100000110010000000
000000111010000111100111110111101100101111110000000000
000001010001010001000010000001101100110000100000000100
000000010000000000000100000001101101010000100000000000
000001010110001001000010001001011101101100100000000000
000000110000001101000000000011111101011110110001000000

.ramt_tile 6 14
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000010000000100000000000000000000000000000
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001101010000000000000000000000000000
000001110000010000000000000000000000000000
000011010000000000000000000000000000000000
000010110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000

.logic_tile 7 14
000010100001101011100011101011111111101001010000000000
000000000000111111000110111101111101111000100000000000
111001000110000000000000001001101010110111110000000000
100010000000001111000010110011111100010010100001000000
110000000001000001000110100101101010101001010100100100
110010000001100000000111101011110000010101010001100000
000000001100000101000011110011001010111001010000000000
000000000000000000100011110111001000111111110000000100
000001011010101011000000010001001010101000110110000000
000000110000010001000011110000111000101000110001100000
000000010000000111000111100101101110111101010110000000
000000010110000000100110001101000000101000000010100000
000000010000001111000010001011101101111111100000000000
000000010000000011100000001111001000101001000010000000
000000010000000000000111010000001001111000100110000000
000000010000001111000110111101011110110100010000100000

.logic_tile 8 14
000000000000000011000011101111011011111110110000000000
000000000111000111000110111111111100110110110001000000
111001000000011111100000010001101101100000000000000000
100010000000001011100011010001001000110100000000000000
010000100010100101000011100011100001111001110111100000
110011000000000001100000000101101101010000100000000010
000001100000001000000010110001101101010111100000000000
000011100000000111000111011001111010000111010000000000
000000010110001000000110010000001100010111110010000100
000001011010001011000011001111010000101011110000000100
000010011100000111000010001011011001101000010000000000
000001010000100001000010001111001100000000010000000000
000000010000010101100010010000000001011111100010000100
000000010000100000000010100001001011101111010000000000
000100011100001000000110100001001111100110110000000000
000010010000001111000111110101101110010110110001000000

.logic_tile 9 14
000000100000001000000000010000000000000000100100000100
000000000000001111000011110000001101000000000000000100
111000000110010111000010110011100000000000000100000000
100000000000100000000011100000100000000001000010000000
010000100000000101000110001001101100010111100000000000
000001000100000000100010001001011000001011100000000000
000001001000010001100111101101101011010111100000000000
000010100000100001100011101011101111000111010000000000
000010110000000000000111101101011010100000000000000000
000001010000000000000010000101111111110100000000000000
000000011000010000000011111000000000000000000100000100
000000010000000000000110100111000000000010000000000001
000010010000000000000111100111011010010000100000000000
000000010000000000000111001001101011000000100000000001
110000010000011000000000010000000001000000100100100110
100000010000000101000010110000001001000000000000000000

.logic_tile 10 14
000000000001000000000110010000001000000100000111000000
000000000000100000000010000000010000000000000000000100
111000000000001101000000000011100001100000010000000000
100000000000000011000000000011001000110110110001000000
010000000000000000000010110101001111100000000000000000
000000000000100000000011001111101100110000100000000000
000000000000101111000000001000011010101001110010000000
000000000000010101000000000101001100010110110000000001
000100111101001001000111001000011100110100110010000000
000001010000101101100100000101001011111000110000000001
000000010000000011000000010011011000010111100000000000
000000011010001111100010101111001101000111010000000000
000000010000011000000110101000011110110100110000000000
000000010000001111000011110101011001111000110010000001
110011010000000000000000000000011100000100000110000000
100010110001010000000010000000010000000000000000000000

.logic_tile 11 14
000000100000010001100111110001000000111001110000000000
000001000100001001000111100111001101100000010010000000
111000001110000101100000000111111011001111110100000000
100000000000000101000011100011101100101111110000000000
000010000000000111100010110111100000110000110010000010
000000001010000000100011110001001011111001110000000011
000000001100000101000000001111101010010111110101000000
000000000000000000100011111111100000101001010010000000
000000010001010111110111000011101011001111010110000000
000000010000100000000011100000111110001111011000000000
000000010000000011000010001001011100000001000000000000
000000010000000000000110000001111001000110000000000000
000001110100000111100000001011000000101001010000000110
000010010110000000100000000001101000011111100000000010
110000010000110001100011100111011001110100010010000000
100000010001010001000010000000011011110100010000000000

.logic_tile 12 14
000001000000000000000000000011100000000000001000000000
000000101010000000010000000000100000000000000000010000
000000000000000000000000000000001001111100001000000000
000001000110000000000000000000001010111100000010000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001111100001000000001
000000000100000001000011110000001010111100000000000000
000000110001110000000111100000000000000000001000000000
000011110101110000000000000000001111000000000000000000
000000010000000000000110000000001001111100001000000000
000000010000000000000100000000001010111100000000000000
000000010001000000000010000011000000000000001000000000
000000011110100000000100000000100000000000000000000000
000001010000000000000000000000001001111100001000000000
000000110000000000000000000000001010111100000000000000

.logic_tile 13 14
000000000001000111100111001111101111111000100100100000
000000000000101101000110110111111010011101000010000001
111000000000001111100111000111111000111000100110000100
100000000000001011100000000001001101101110000010000011
110000100001010000000010100000000000010110100010000000
110000000110000000000100000001000000101001010000000000
000000001111000101100000000001011111101001100100000001
000000000010000000000000000111101100010101100010100010
000000010000000111100110000011011001100101010100000000
000000010000001111000100000011011110101010010010100110
000000111110000001100010001111111111110000000100000000
000000010000000000100100000001101110110011110010000010
000001010000000001100011011001011100101101110100100100
000010010000000111100011000111111110001000010010000010
000001010100000011100110010101000000010110100000000001
000010110000000001000111110000100000010110100000000000

.logic_tile 14 14
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000001100000000110100000000000000000001000000000
000000000001010000000000000000001100000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000001001100100000000110000000000001000000001000000000
000000100001010000000100000000001001000000000000000000
000000010000000101000000000111000000000000001000000000
000000010000000101000000000000000000000000000000000000
000001010000000000000000000111100000000000001000000000
000010110000000000000000000000100000000000000000000000
000000010000001000000110100000000000000000001000000000
000000011010000101000000000000001111000000000000000000
000000010000100000000010100011000000000000001000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 15 14
000000001101000000000000010000000001001111000000100000
000000000000100000000010000000001011001111000000000000
111000000001001000000000000011101100000000000000000000
100000000000100111000010111101000000000010100000000000
010000000000010000000011100101101101101101110110100100
110000000000000000000010110111111111001000010010100001
000000001110000000000011100001100000010110100000100000
000000000000000000000011100000100000010110100000000000
000000010000001000000111110000000000010110100000000000
000000010100010111000111101001000000101001010000100000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000110000100111000000010111001111000010000000000000
000001010000001111000010001011011000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000001110011000000000001000000001100000010000000001
000000000000000011000010111001001110010000100000000000
111000000000001000000000010101000001100000010000000000
100000000000000111000010100000101011100000010000000000
110010100000000000000111000111111010000110100000000000
010001000000000000000100001111101001001111110000000000
000000000001000111100000000000011101001100000000000000
000000000100000001100010100000001100001100000000000000
000000011000000000000010101011011111000000000000000000
000000010000000000000110001011101010100000000000000010
000010010000000001100000000001000000000000000100000000
000000010000001111000010110000000000000001000000000000
000010110000000000000011001000000000000000000100000000
000010110100000000000000000001000000000010000000000000
110000110000000001000111110111111001000000000000000000
100001010000001101100010001011111110010000000000000000

.logic_tile 17 14
000010100001010111100111001101011000001101000010000000
000000100001110000100110001111001001001111000000000000
000000000000000001100010100001001010010100100000000000
000000000100000000000000001101101010010110100000000001
000000000000000101100110110000011000100000000000000000
000000000000000101000010001011011100010000000000000000
000000000000011000000110000011100000101001010000000000
000000000000000111000000000011100000000000000000000000
000000011111011011100000000001001111010110000000000000
000010110000001101100010011101001011000110000000000100
000010010000000011100000011000001101100000000000000000
000000010000000000000010010011011001010000000000000000
000000011000001000000000000101101110010110100000000000
000000010000001001000010111001010000000001010000000000
000100010000000000000110000001000000010110100000000000
000000010000000000000100001111101001000110000000000000

.logic_tile 18 14
000000000010000101000110100001011001001101000000000000
000000000000000111100011100011101101001111000000000001
111000000000000001100011111000011010111001000100000000
100000000000000111000110000111001000110110001000000000
110010100001001101000111011001001100101000000100000000
010001000000100111000111101001000000111110101000000000
000000000100000001000010001011100000101001010000000000
000000000000000000100000001011001011000110000000000000
000000010000001001000000000001001111110100010100000000
000000010000001001000011100000011011110100011000000000
000010010000000011100110000101011111100000000000000000
000000011100000001000010000000111100100000000000000000
000000010000000000000011110001101110111111110100000000
000000110000000001000010001111101000011111111000000000
010000010000001000000110001101001000111111000000000000
010000010000000001000110001111011010101001000000000000

.ramt_tile 19 14
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000011111000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 20 14
000000000000010101000111001001000001111001110100000000
000000000000000000100010111011101110010000100001000010
111000000000001001100111101000001010110001010100000000
100000000000001001100010010101011110110010100001000010
110000000000000001100111001000011010100100000000000000
000000000000000000100010000001011110011000000000000000
000000000110000001100110001101001001000000110000000000
000000000000000111100010101011011001000000000000000000
000000010000000000000110010001001011111000100100000000
000000011100000000000011010000111001111000100000000010
000010010000010001000111100111011001000010000000000000
000000010000000000000110000001001000001000000000000000
000010010000000001000000011111001101001000000000000001
000001010000000001000010001101111010000000000000000000
000000010000010001000000001011000000001111000000000000
000000010010000000000000000011101000001001000000000000

.logic_tile 21 14
000010000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000001000
111000000000001000000010100011100001000000001000000000
100000000000000001000110110000101001000000000000000000
110000000000000000000000000000001001111100001000000000
010000000000000000000000000000001101111100000000000000
000000000000001000000010100111100001000000001000000000
000000000000000001000010110000101111000000000000000000
000010010001010000000000001011101001101111110100000000
000001010000100000000011100001101100111111010000000000
000000010001001000000010011001111111000010000000000000
000000011000100111000011011001111010000000000001000100
000000010000000000000111110000000001011001100000000000
000000010000000000000010001111001011100110010000000000
110000010001000000000110010111111101001111110100000000
100000010100000000000011011111101101000011110000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000100100001110001000010100101001000001100111000000000
000001000110000000100110010000001110110011000000010000
000000000000000111100000000001001000001100111000000000
000000000000000000000010110000101001110011000000000000
000000000000000101000000000111101001001100111000000000
000000001010101101100000000000101010110011000000000000
000000000000000101000010100001101000001100111000000000
000000000000001101100100000000101000110011000000000000
000000010000000000000000010111101000001100111000000000
000000011010000000000011000000001010110011000000000000
000000010000000000000000000101101000001100111000000000
000000011110000000000000000000101111110011000000000000
000000010001010001000000010101101001001100111000000000
000000010000000000000011010000001111110011000000000000
000000010000001000000111001011001000110011000000000000
000000010000000011000010000001100000001100110000000000

.logic_tile 2 15
000010100000000000000110111101011001110000010000000000
000000001010000000000010100111101010010000000000000001
000000000000000001100000010000011000000011110000100000
000000000000000111100010100000000000000011110000000000
000000000001000000000110001101011011100000010000000010
000000001000100000000110010101101100010100000000000000
000000000000001101000111100111011010100000000000000010
000000000000001001100000001101101001111000000000000000
000100110000010000000110000000000001001111000000000000
000000010100000000000100000000001011001111000000000000
000000010000001000000000000101101000101001000000000000
000000010000001001000000001111011011100000000001000000
000010110000000000000110111011001010101000010000000000
000000010000000000000010100101111011000000100000000010
000000010000000001100000011001111010101000000000000100
000000010000000000100010101111101011100100000000000000

.logic_tile 3 15
000011100000010000000010000101001001001100111000000000
000000000100000001000000000000001110110011000000010000
000000000000000000000011000001001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000100011110000000111110001001001001100111000000000
000001000110001111000011100000101010110011000000000000
000000000000000111000010000011101001001100111000000000
000000000000000000100100000000101110110011000000000000
000000110001000001000111000011001000001100111000000000
000001010000000000100000000000001110110011000000000000
000000010000001111100000000101101000001100111000000000
000000011000000011000010010000101011110011000000000000
000101010001000111000000000011001001001100111000000000
000000110000010000100000000000101100110011000000000000
000000010000001001000000000101001001001100110000000000
000000010000001011100000000000101100110011000000000000

.logic_tile 4 15
000001000000100111100111010011000000101001010000000000
000000100110000000000111011011100000000000000000000000
000001000000000011100110010001111101000010000000000000
000010100110000101000011100111011101000000000000000000
000000000000000001100000011111011000000010000000000000
000000000000001001000011001101101110000000000000000000
000010000000000101000010101011111011000010000000000000
000000000000000111000010001101001111000000000000000000
000011110000001111000110010001011000100000000000000000
000010110100000001100010000011111010000000000000100001
000000010000000011100011101001101000100010000000000000
000000010000000001100110010101111000001000100000000000
000001111000001111000111100011001010010101010010000000
000000010000000111000010000000010000010101010000000000
000100011110000001000000001111101110000010000000000000
000000010000000000100010010011011010000000000000000000

.logic_tile 5 15
000000000000001000000010000101000000000000001000000000
000010000000000011000000000000101011000000000000000000
000000000110000011100111010011001000001100111000000100
000000000000000000000011010000001010110011000000000000
000000000000000000000111000111001001001100111000000000
000000000110000111000011000000001111110011000000000001
000010000000100111000000000001101001001100111000000000
000000000111010000100000000000101000110011000000000010
000000010010100000000000000001101001001100111000000000
000000010000000111000000000000101010110011000000000010
000000010000000000000111100111001001001100111000000000
000000010000000000000000000000001101110011000000000010
000000010000000101100111000001001000001100111000000000
000000010010001001100100000000101111110011000000000100
000010110000000000000010000001001001001100111000000000
000000010000000000000010000000001111110011000000000010

.ramb_tile 6 15
000110100001000000000000000000000000000000
000000000100100000000000000000000000000000
000010000110000000000000000000000000000000
000001000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000010011010010000000000000000000000000000
000000010000100000000000000000000000000000
000000011111000000000000000000000000000000

.logic_tile 7 15
000000000100001111000000000101111000010000100000000100
000010100110011001100000001101111100010100000000100000
111000000000000000000111100011100000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000001001111100011100011101110000001010000000000
000000001001110111000011111111001010000001100000000000
000001000000000000000111100001000000000000000100000000
000000000000000000000010010000000000000001000000000000
000010010000000000000110001111001010000100000000000000
000000010110010111000000001101001010010100100000100000
000001010000000111000000010111001010001001000000000000
000010111100000000000010100001001110001010000000000000
000000010000010001100110000101101010010100000010000000
000010011110000001000000001101111110010000100000000100
000000011100000011100000000101011111001101000000000100
000000010000000000100000001011101011000100000010000100

.logic_tile 8 15
000100000010011000000111110000000000001111000000000000
000000000100000111000110110000001101001111000000000000
111110000000000101000000010101011000001001000000000000
100000000000000000000011111011111010001010000000000000
000011000000000101000110001011111110000000010000100000
000010000000000111000011100101011011000010110000000010
000000001101010001000000000011100000000000000100000000
000000000000001111100010110000000000000001000000000000
000011010001010000000111110101101110111110110010000000
000011110000110000000011000001011010110110110000000000
000010010000001001000000000000000000000000000110000000
000001010000000001000000001101000000000010000000000000
000000011001000000000000000001111110101111010010000000
000000010000100000000011000001001001111111010000000000
000000010000001111000011110111111111000110100000000000
000000010000001011100011001001101011001111110000000000

.logic_tile 9 15
000000000001010011000000000111000001000000001000000000
000000000000100000100000000000001000000000000000000000
000000000000000000000011100011101001001100111000000000
000000000000001111000011110000001101110011000000000000
000011000010000000000010000001001000001100111000100000
000010000000010101000011100000001011110011000000000000
000000000001010001000110000101101001001100111000000000
000000000001010000000100000000001001110011000000000010
000000011000100011100000000111101001001100111000000000
000000010000000000100011100000001001110011000000000010
000000010000001000000011100111001000001100111000000000
000000010000000111000000000000101010110011000000000010
000000010001100000000111100011001001001100111000000000
000000011110111111000100000000001011110011000000000100
000000011100000000000000000011001000001100111000000000
000000010000000011000000000000101011110011000000000100

.logic_tile 10 15
000000000001000111100011101000011001101100010100100101
000000000000100000000011100011011001011100100000000000
111000001010001000000011110111111010000010000000000000
100000000000001001000011111101011001000000000000000000
110000000000001111100110001111011110100000010000000000
110000000010001111000010000001011110100000100000000000
000000000000100111100010010101101001000110100000000000
000000000001010000100011000001111101001111110000000000
000100010001001000000010001111011111101000010000000000
000000010000100111000000000101011000000000100000000000
000000010000000000000011001011001010101011110000000000
000000110000000011000100001101011010110111110001000001
000000010000001111000011101001001100000110100010000000
000000110000001111100100000111011001001111110000000000
000000011110000101100000000001001011010111100001000000
000000010100000001100011101001101110001011100000000000

.logic_tile 11 15
000100100000000000000111000000001010000100000110000001
000001000100000000000000000000010000000000000000000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010011000000000101101001010111100000000000
000000000110000000100010101111011010000111010000000000
000000001110001001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000010000101011111010111100000000000
000000110000000000000000000111011101001011100000000000
000000110001010000000010000000000000000000000000000000
000001010100000001000100000000000000000000000000000000
110000010000100000000011100000000000000000000000000000
100000010001000000000000000000000000000000000000000000

.logic_tile 12 15
000000001100000000000000000001100000000000001000000000
000000000000100000000000000000100000000000000000010000
000010000000000000000010000111101000111100001000000001
000000000000000000000100000000000000111100000000000000
000001000000100000000011100000000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000000000111101000111100001000000000
000000000110000000000000000000000000111100000000000000
000100010000001000000000000000000000000000001000000000
000001010100000111000000000000001011000000000000000000
000100010001000001000000000111101000111100001000000000
000000010000100000100000000000000000111100000000000000
000000011000000000000000000011100000000000001000000000
000001010000010000000000000000000000000000000000000000
000000010000000001000000000111101000111100001000000000
000000010100000000100000000000000000111100000000000000

.logic_tile 13 15
000000000000101000000110101101001001110100010100000001
000000000001011111000011111001011000100010110011000000
111000000010000000000110111011001010110000000110000001
100000000000000111000011101001101010111111000001000000
010000001010000011100011100101100000100000010000100000
010010100000000111100100001111001100110110110000000000
000000000000000101100111110101111111110100010100000000
000000000000001111000111110101001011010001110010000010
000000010000000011010111001000000001001001000010000010
000000010000000111100011101011001100000110000000100000
000101110000000000010000000101111110101101110110000000
000010110000000001000011110101111100001000010010000010
000010110000100000000010000011001010110000000100000000
000001010001010000000100000001101011110011110000100000
000001010000000011100110000000000000000000000000000000
000010110000000000100100000000000000000000000000000000

.logic_tile 14 15
000100001111000000000000000000000001000000001000000000
000000001010100000000000000000001100000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000000000
000010000001000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000010010000000000000111000000000001000000001000000000
000010010000000000000100000000001111000000000000000000
000001010000100000000000000111000000000000001000000000
000010110001010101000010100000000000000000000000000000
000000011100001101000010100011001000111100001000000000
000000010000000111000000000000100000111100000010000000
000000010000100000000010101000001000010000000010000001
000000010001010000000000000101001110100000000000000000

.logic_tile 15 15
000000000110000111000000000000011100000011110000000000
000000000000000000100000000000000000000011110000000110
111000000000000000000000000000000000010110100000000000
100000000000000000000000000011000000101001010000000100
010001000000100000000011100011111011000000100000000000
110010000000010000000111100000011011000000100000000000
000000000000010111000111110011011100000010000000000000
000000001010000000100110000111111000000000000000000000
000011110001110101000000001000001100000010100000000000
000011110111110000100010110101000000000001010000000000
000011010001001101000000000000000000000000000000000000
000010110000100011100011110000000000000000000000000000
000000010000100000000010000111101011110000000100000000
000000011100011111000000001111011100111111000000000000
000000010000000000000000000000001100000011110000000000
000000010000000001000000000000010000000011110000100000

.logic_tile 16 15
000010100000000111000010011001001010000110000000000000
000001000000000111000011011011011110101001000010000000
111010000000100011100111000001001000000011110000000000
100001000001000101000100001001010000000010100000000000
010000100000000000000111110001101011100000000000100001
110010100000000101000110000011101000000000000010000100
000000000000001000000010110111001111000010110000000000
000000000000001011000011011101011000000010100000000001
000000010000100001100011000111000000000000000110000000
000010011011001101100000000000000000000001000000000010
000000010000100000000000011111011100010110100000000100
000000010001000001000011111101001011100000000000000000
000000010000000001100010001011001100100000000000000000
000010110000000111000000001101011100000000000001000001
110011010000000000000010000111011111001110000000000100
100010110000000000000000001101011010000110000000000000

.logic_tile 17 15
000000001001000011100111110000001110110000000010000000
000000000001010000000010100000001001110000000000000000
000000000000000000000111101000001010000110100000000000
000000001010001101000000001001001111001001010000000100
000001000000010101100111100011100000010110100000000000
000000100000100000000100001001101111000110000000000000
000000000000001000000111000001101100000010100000000000
000000000001010101000110000001010000101001010000000100
000010010000000000000111011001011100000010000000000001
000000110001010000000110001101101011000000000000100000
000000010000000011100010000001000000100000010000000000
000000010100000000100000000000101101100000010000000000
000000011001001000000011110101100000101001010000000000
000000010000110111000010011001100000000000000000000000
000000010000000000000000001001000000101001010000000000
000000010000000000000000000101100000000000000000000000

.logic_tile 18 15
000000000000000000000011110011101011000110000000000000
000000000000001101000010000111001100000010000000000001
000000000000001101100110111011000000100000010000000000
000000000000000101000010101101101110000000000011000100
000000000001011000000111000000001000001111110010100000
000000000000001011000000000000011000001111110010000000
000000000000000000000000010001111101000010100000000000
000000001010000001000011110101101010000010000010000000
000000010000000000000000001001101011000110000000000100
000000011110000001000011101011101100000010000000000000
000000010000000111000000000011011101010110000000000010
000000010000001101100010000000001111010110000000000000
000001110000001101100000001000011110110100110000000010
000010010000000111100000000001001001111000110000000000
000000010000000000000000011101011100000010100000000000
000000010000001111000010010001101010000001000000000001

.ramb_tile 19 15
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000101000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
111010100001101000000110010000011000001100000000000000
100000000000010111000010010000001000001100000000000000
010000000000001000000111100101101100010101010000000000
110000000000001011000100000000000000010101010000000000
000000000000000000000000000000000000000000000000000000
000000001010000101000000000000000000000000000000000000
000000010000000111100000000101000000000000000100000000
000000010000000000000010000000000000000001000000000000
000010110000010000000111101001011001000001010000000100
000000010100000000000000001001011101000010000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110001010000000000000011001001000010010000000000
000001011010000000000010010000111111000010010000000000

.logic_tile 21 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000110010000000000000000000000000000
100000001000000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000010000011111010010110100100000000
000000010001010000000000001111110000101011110000000000
110010110000000000000000001111011001111110110100000000
100000010000000000000000001001111101110111110000000000

.logic_tile 22 15
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000011010100000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000001010000000000001000000000010110100000000000
000000000000000111000000001111000000101001010000000000
000000000000000000000110100000000000001111000000000000
000000000000000000000100000000001111001111000000000000
000010100001000000000000001000000000010110100000100000
000000000000000000000000000101000000101001010000000000
000000000000000001000000000011100000010110100000000000
000000000000000000100000000000100000010110100000000000
000000000011010000000000000011100000010110100000000000
000010000000000000000000000000100000010110100000000000
000000000000000000000011100000000001001111000000000000
000000000000000000000011100000001110001111000000000000
000010100001010000000000000001100000010110100000000000
000000000110000000000011100000100000010110100000000000
000000000000000000000011000001000000010110100000000000
000000000000000111000100000000000000010110100000000000

.logic_tile 2 16
000000001111011000000000001011111010110000010000000000
000000000110001001000010110011101101010000000000000000
111000000000001001100010100011101000110111110100000000
100000000000001011000111111111111110111001110010000000
000000000000000001100011101011011001100000000000000100
000010001010010000100100001001111000000000000000000000
000000000000001001100110001111111011110000010000000000
000000000000001001100100001011111000100000000000000100
000100000001011011000110110001111100101000010000000000
000000000000001001000011110111011010000000010000000000
000000000000001001100010010101011111001000000000000001
000000000000001001100011100011101110000000000001000100
000010100011011001100000000001111100100001010000000000
000000000100001101100011000001011100100000000000000000
000000000000001001000110001011011011101000010000000100
000000000000000111100100000011101101001000000000000000

.logic_tile 3 16
000000000000100001100111010011011110011101010100000100
000000001001000000000110001001011101110101010010100100
111000001110001101100111010011011100111000110000000000
100000000000000111000111000101001111100100010000000000
010000000001001001100011101011101010000001100000000000
110010000100101111000100001111101101000001010000000000
000001000000000101000110011101111010000000010000000000
000000100000000001100010000101011001000000000000000000
000000000000001101000011010001011011011001110110000010
000000001100000111000010101111011101110110010000100001
000010100001010001000111111001111001101001000000000000
000001000000000101000111000001101001010000000000000000
000011100000000111000010110101001100000000100000000000
000010100100000000000011000111011010000110100000000000
000000000001000001000110110000011111001100110000000000
000000000000100000100111000000001100001100110000000000

.logic_tile 4 16
000010100001001001000011101101101011000000010000000000
000000001010000011000110011011011000000010000000000000
000000000001001101000011100101001000110110100000000000
000000000000101011000000001001111000111010100000000000
000000000100101001100111101111001100101001000000000000
000000000001001011000010110111111111111001100000000000
000000000000000101000011101111011110010100000000000000
000000000000001111100110100111111101000110000000000000
000000100000101101100010000111011100101001000000000000
000001000111000001100000000001101111111001100000000000
000000100001000111100000011011101011111001110000000000
000001000000100001000010001001001111000111010000100000
000100000010000011100111111101001100100010000000000000
000100000000000000000111111101001110000100010000000000
000100001110001111100111111011011011000001000010000000
000000000000000001100010100001001011000000000000000000

.logic_tile 5 16
000000000011111111100000000011001001001100111000000100
000001000000000111000000000000001100110011000000010000
000000000000100111100000000001001000001100111000000000
000001000001010000100011110000001110110011000000000010
000000000000000000000111000111001001001100111010000000
000001000000000000000100000000101001110011000000000000
000000000000001000000011100111001001001100111000100000
000000000000000111000000000000001111110011000000000000
000000000000000111100000000111101000001100111000000000
000000001010000111000000000000001111110011000000100000
000000000000101000000000000101101001001100111000000000
000000001011011111000000000000101010110011000000100000
000000100000001001000011100001101000001100111000000000
000000000000000011000011110000001100110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000111000010000000101000110011000000000010

.ramt_tile 6 16
000101001110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001001010000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 16
000000000000000001100110001001101101101000000000100000
000000000110000000000011101101111100100100000000000000
111010101100010000000111100000001010000100000100000000
100000000000100000000000000000010000000000000010000000
000000000000000111100111110000000000000000000100000010
000000000000000000100010001001000000000010000000000000
000000000000000111100011100000000001000000100100000000
000000001110000000000111110000001110000000000000000000
000100000000000111000011000001011010000000100010000000
000001000001010000000110111111111110101000010000100000
000000000000000000000000000101001111000001010000000000
000000000110001001000000001101011011000001100000000010
000001000000000011100010000001011010001001000010000000
000000100000000000000000001011011111001010000000100000
000000000000010000000111100111111010000100000000000001
000000000100100001000000001001101100010100100000000000

.logic_tile 8 16
000000000000000000000000000001100001000000001000000000
000000000000000101000000000000101000000000000000000000
000000001000100000000111010001001001001100111000100000
000000001111001111000111000000001010110011000000000000
000010100001100000000000000000001001001100111000000000
000000000000100000000000000000001001110011000000000001
000000100000001000000010000111101000001100111000000100
000011100100001111000000000000000000110011000000000000
000000000000010000000000000000001000001100111000000000
000000000000000001000000000000001100110011000001000000
000010001100000000000000000000001001001100111000000000
000001000000000000000000000000001111110011000000000010
000000001000000000000000010000001001001100111000000000
000000000000000000000011110000001011110011000000000000
000010100000100001000000010000001000001100111000000000
000000000011000000000011000000001111110011000010000000

.logic_tile 9 16
000010100000000111000011110011001001001100111000000000
000000000001000000100111110000101000110011000000010010
000000000000010011100000010101101000001100111000000000
000000000000001111100011100000001111110011000000000010
000000000000011000000000000001001000001100111010000000
000000001100100111000000000000101111110011000000000000
000000000000000111000000000011101001001100111000100000
000010100000000000100000000000101000110011000000000000
000100000000000000000111110111101000001100111000000000
000000000000000001000111000000101101110011000000000010
000001000110110000000000010001101000001100111000000000
000010000000110000000011000000101010110011000000000010
000000000000100000000010000111101000001100111000000010
000010101000000000000011000000001001110011000000000000
000010000000001000000000010011001000001100111000000000
000010100000001011000011010000001000110011000000100000

.logic_tile 10 16
000101000000000101000111101001011100010111100000000000
000000000000001111000011100001111100001011100000000000
111100000000001000000011111001001110000010000000000000
100000000000000011000110001001111111000000000000000000
000001000001011111000011101101011011010000100000000000
000000000110000011000110100011011001000000100010000000
000000000001000011100010010001011010100000000000000000
000000000001110101100011010011011000000000000000000001
000100000100100001100011000000011011111101000010000000
000000000110001001000110000011001110111110000000000100
000000100000000001000011100101001110010111110100000000
000000100000000001000011101011000000010110100001000000
000000001000101011100110100011111110010111100000000000
000000000010000001000111101011011011001011100000000000
110000000000000111000000000101111100111110110000000000
100000000000000000100010000111011011111001110001000000

.logic_tile 11 16
000010000001010000000000011000000000000000000100000000
000000000000100000000011100001000000000010000001000001
111000000001011000000000010001001010101111010000000000
100000000000000101000011010101111011111111100010000000
010010101010000000000111101101101111100001010000000000
000000000000000001000010100011011001010000000000000000
000000000000101111100000011111111010010111100000000000
000000000001000111100011111101001110000111010000000000
000100000000000000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000001000000001000000000000000001100000100000100000000
000000100000001011000000000000000000000000000001000000
000010000011011001000000000000000000000000000110000000
000000000001110011000010010111000000000010000000000100
110000001011000001000000000011011001101000000000000000
100000000000100000000000001111111010100000010000000000

.logic_tile 12 16
000000000111000000000000000001100000000000001000000000
000010000000000000000000000000100000000000000000010000
000000001110000000000010000011001000111100001000000000
000001000000000000000100000000000000111100000010000000
000000000010100000000000000111000000000000001000000000
000010000000000000000000000000100000000000000000000000
000011000100000000000000000011001000111100001000000000
000010001010000000000000000000000000111100000010000000
000000000000000000000000000111100000000000001000000000
000000000000001001000011010000000000000000000000000000
000001000000010000000000000011001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000001010000000000000000000000000000001000000000
000000100000100000000011110000001101000000000000000000
000010000000000000000000000011001000111100001000000000
000000000000001011000000000000000000111100000010000000

.logic_tile 13 16
000001001100010000000010100000000000000000000000000000
000000000000101111000100000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000010000000000001001000001001111000100000000
000000000001010000000000001011101010011111100001000000
000000000000100001000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000001110000000010000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000010000010000000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
110000001100000000000000001001000000100000010000000000
100000000000000000000011101111001111111001110000000010

.logic_tile 14 16
000100000000100000000111100111101111100101010100000000
000000001010000000000111110111001011101010010000000000
111000000000100111000111110111111010101001100100100000
100000000001000000000111100011111001010101100000100001
110001000000001000000000011111001010111000100110000000
110000100000001111000011111101101001011101000000000100
000000000000101000000111111111111010110000000100000000
000000001111011011000111110001011011110011110000000000
000000000000000111000011111011101101111000100100000000
000010100000000000100111101101111101011101000000000000
000001000000000001010010011011011011110000000100000001
000010100000001111000011101101111010110011110001000000
000000000000000011100010000000011110000011110000000001
000000001100000001100111110000010000000011110000000000
000001100000000111000111011011111001100101010100000000
000010100000000001100110010011011001010101100000000000

.logic_tile 15 16
000010000000000000000000000101101010000000100000000001
000000000110000000000000000111001111000000000000000000
000000000000010001100110100011000000010110100000100000
000000001110100000000010100000000000010110100000000000
000000000000001000000110100001101010000000000010000000
000010100000000101000000000111001111000000010010000100
000000000000001101100000000101000000010110100000100000
000000001000000101000000000000100000010110100000000000
000000000000000000000000000101100000010110100000000000
000000000110001001000000000000000000010110100000100000
000010100000000101000000001001111011000000000000000000
000001000000000000000000000011101010000000100000000000
000000000001110111000010100101000000010110100000000000
000000000101010000100100000000000000010110100000100000
001000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000100

.logic_tile 16 16
000000000000000000000111000001001110010110100000000000
000000000000000111000110101001110000000010100000000000
000000000000000000000000011011111010100000000000000001
000000000010000000000011111101101010000000000000000101
000000000000001000000111000000001100000111000000000000
000010000000000101000100001001011011001011000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000010000010100000000011100111000000000110000000000000
000001000001000000000100001001001011001111000000000000
000000000000000000000000011001011000010110100000000000
000000000000100000000010010111110000000001010000000000
000010000000001000000000000001000000010110100000000000
000000000100001101000011001001101000000110000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 17 16
000001000000010111000000001111100001001111000000000001
000010000000000000000000001001001011001001000000000000
000000000000000111100000011000011111010010100000000000
000000000000000000000010100001011110100001010000100000
000000000000000001000111001001011100010000100000000011
000000000000000001000110001011001111100000000000000000
000000000000010000000111010011000000000110000000000000
000000000000100111000111100011101011000000000000000000
000000000000000111000000010101011010010100000000000000
000000000000000000000010010000000000010100000000000000
000000000001010101100000010101001100010110100000000000
000000000000000000000010001101010000000001010000000000
000000000000100000000110000000011010101000000000000000
000000100001000000000000001101010000010100000000000100
000000000001011011100110000011011110010110100000000000
000000000000100001000000001101100000000001010000000000

.logic_tile 18 16
000000000000000000000000010000001100001111110000000000
000000000000000000000011110000011001001111110010000100
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001101000000000000000000000000000000000000000
110000000001110001000000000000000000000000000000000000
000000000001010000000000000000000000000000100100000000
000000000000000000000000000000001010000000001000000000
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000111101000100001010000000000
000000000000100000000000000000111101100001010000000000
000010000000000000000011000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.ramt_tile 19 16
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000011100000100000000000000000000000000000
000010000100010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000100000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000111101101011010101001010000000000
000000000000000000000100000101011010101000010001100000
111001000000000000000000010001100000000000000100000000
100010000000000101000011100000000000000001000000000000
110000000000000101000000000101001001101001010010000000
000000000000001101100010110101111001101000010010000101
000000000000000111100000010011101011110000010010000000
000000000000001101100011010111001110110000110000000000
000000001000000000000000000101111101101001010000000100
000000000000000000000000000101001111101000010001000100
000000000000000111000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000101000100000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000010001000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000100000001110000000011100111100000000000001000000000
000000000110000000000100000000000000000000000000001000
111000000000001000000000000101100000000000001000000000
100000000000000001000000000000001001000000000000000000
000011000001000000000000001101101001000101000000000000
000000000110101001000000000111101100111010110000000000
000000000000000001100000000101100000010110100000000000
000000000000001101000010110000000000010110100000000001
000010000001010000000000001101111111000101000000000000
000000001010000000000000000101001100111010110000000000
000000000000001111000000000001100000010110100100000000
000000000000001011000000000101001111011001100000000000
000000000000100001000000000000000000001111000000000000
000000000011000000100010000000001110001111000000100000
000000000000000101000000001000000000010110100000000000
000000000000001001000000000011000000101001010000100000

.logic_tile 2 17
000100000000000000000011101001101010010100110000000000
000001000000010001000011111001011010000000110000000000
111000000000000011100111110000000000000000000000000000
100000000000000000100010000000000000000000000000000000
000000000000001111000000000001001110000001000010000000
000000000000001111000010100011111110010010100000000001
000000000000011001100010101011111101100010000000000000
000000000000001001000110100101101111000100010000000000
000010000001011000000000011111011010111111100100000000
000000000000000001000011010101011001111101010010000000
000000000000000000000111011001011111110110100000000000
000000000100001001000011000111011101111100000000000000
000011100000010101100110000111001001000010000000000000
000000000100001001100011101011111110000000000000000000
000000000000001111000011100101101111100000000000000000
000000000000001011000010000101111001001000000000000000

.logic_tile 3 17
000000100001011001000010000011101001110010110000000000
000011000110010001100100000011111111010010110000000000
111000000000001101000010101011001011110011110100000000
100000000000000001000010010101111000111011110000100000
000000100000000011100110000111011010101011110100000010
000001000110001001100000000000010000101011110000100000
000000000000001000000111100111101100101111000000000000
000000000000001111000010110101101100101001010000000000
000110100000001011100111011001001100100011110000000000
000000001000001011100010101111011100010110100000000000
000000000000000101100011101001111110110011000000000000
000000000000000000000100001111101111000000000000000000
000000000000101000000000010011111011101111010100000100
000000001011011001000011110101001000011111110010000000
000000000000001011100111011001011011110111110100000000
000000000000001001000111001001011110110110110010000000

.logic_tile 4 17
000010000000001000000010101001111100111001110000000000
000000001000011111000000000101111111001011100000000000
111000000000000000000011100101011011110101100000000000
100000000000000101000100000111001001110110010000000000
010010100000001101000011101000000000011001100000000000
110000000110100001100000000111001100100110010000000000
000100000000001111100011111101101101111101010000000000
000000000000000011000111101001011111001011100000000000
000100000110001000000111011101001001001000010110000100
000010001010000011000110101101011000111111110010100000
000000001100001000000110000000000000011001100000000000
000000000000000111000000001011001111100110010000000000
000100100000011000000110111111111010100010110000000000
000001001110000101000011010011011000101011110000000000
000001000000000001000010011001011111101111010000000000
000000100110000001100010000111011010001011100000000000

.logic_tile 5 17
000111100010000000000000000011001001001100111000000000
000010101000000000000000000000101010110011000000010000
000000100110010000000111100111101000001100111000000000
000001000000001111000100000000101110110011000000000100
000000000000000000000000000011101001001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000101111000111100111001001001100111000000000
000000000001000101100000000000001010110011000000000000
000000001010000000000111100001101001001100111000000100
000000000010000000000000000000101011110011000000000000
000000001110000011100111000111001001001100111000000000
000000000000000001100000000000101111110011000000000000
000000000001001111100111000011101001001100111000000001
000000000000000011100100000000101100110011000000000000
000000000001001111000111000111101001001100111000000100
000001000000101011000110000000001110110011000000000000

.ramb_tile 6 17
000000000000000011000010000111011110000001
000000010000010000000111110000100000000000
111000000000000000000111000111111100000000
100000000110001111000100000000110000000000
010000000100000000000000000111111110000000
010000000000000000000011100000100000000000
000000100110000111000000000011011100000000
000001000000000000100000001101010000010000
000001000010001000000011000001011110000000
000010000000000011000100001111000000100000
000010100000000000000000000011111100000000
000000000000001111010011011011010000000000
000000000000110001000111011001111110000000
000010100000010000100011010101100000000001
010000000000000000000111100111011100000000
010000000000000001000110011001010000000000

.logic_tile 7 17
000100000000000000000111000000000001000000100100000000
000000000001000000000000000000001010000000000000000001
111000000000000101100110100101111101000001110000100000
100000000000000000100011110111101001000000010000000010
000000000000001000000000001011111000000100000000000000
000000000000000001000000001001001100001100000010000000
000011000000110001000110000000000001000000100100000000
000010101111010000000000000000001110000000000001000000
000100000000000111000110000011001111001001000000000000
000000000000000011000000001111101100001010000001100000
000000001010001001000000000111111100000001010010000000
000000000000001111100000000101001110000001100000000100
000000000001001000000010100001000000000000000100000100
000001000010100111000100000000100000000001000000000000
000000000010000101000000000000000000000000000100000000
000000000000001001100000000011000000000010000000000000

.logic_tile 8 17
000010100000010000000000000011001000001100111000000100
000001000001010000000000000000100000110011000000010000
000000001110000111000000000101101000001100111010000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000001010000000000000000000000000110011000010000000
000000001010000000000010000000001001001100111000000100
000000000000000000000000000000001101110011000000000000
000000100000000000000010000000001001001100111010000000
000000001010000000000000000000001110110011000000000000
000000000001000000000010000000001001001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000100000000000000111001000001100111000000000
000000000000010001000010010000000000110011000000100000
000010101000011001000000000000001000001100111000000010
000010100000001011100000000000001111110011000000000000

.logic_tile 9 17
000100000001000000000000010111001000001100111000000000
000001000000100000000011010000101011110011000000010001
000000000000000000000111100011001000001100111000000010
000000000000000000000100000000101100110011000000000000
000000000001010111000011100111101000001100111000000000
000000000000100000100100000000001010110011000000000100
000001000111001000000000010011101001001100111000000000
000010000001011011000011010000001101110011000000000001
000000001000000011100000000001101000001100111000000100
000010000000000000100011000000101001110011000000000000
000001000000001011100010010011101001001100111000000000
000000100001000111100011000000101010110011000000000000
000000100000000001000010000101101000001100111000000000
000001000100000000000011100000101110110011000000000100
000000001110000000000000000111001001001100111000000000
000000000000000011000000000000101100110011000000000001

.logic_tile 10 17
000010000010010111000010111111001111111110110000000000
000001000000001001100111111001011011111001110001000100
111000101100000111000011110011101101000110100001000000
100001000000000111000011111011101100001111110000000000
010000000001000000000111101101011000000100000000000100
010001000000101101000010111111101111101000010000000011
000000000000000101100111101111111001010111100010000000
000000000011010000000011110111001111000111010000000000
000000001000101111100011100001101010010000000000000010
000000000001000011100011010111111000101001000000000000
000000000000000111100011100011011010000111010000000000
000000000110001011100111110011101000010111100000000000
000000000000100001000010011101101000101000000100000010
000000000010011001100111110011110000111101010001000100
000000000001001111000011101111001010010100000000000000
000001000000000111000111101011111010100000010001100000

.logic_tile 11 17
000010100000000001100010101001101010001001100110000100
000000000110001001000010101001011000000110100000000100
111010101110000101000010100101111011111101000000000010
100000000000000000100111100000011101111101000001000000
010000000000100000000000000101111000001001100100000000
000000000000011101000010110111111000000110100000000010
000000000000100011100010111011101100000010000000000000
000000000001010000100010000111111110001011000000000000
000010000000000111100110000001000000000000000110000000
000010000100000111100010000000000000000001000001000000
000000000000110000000010000011001000111111010000100000
000000100001010000000111110011011001111111000010000000
000000000001011001000000001111011110000110000000000000
000000000010000011000000001011011110000010100000000000
110010001000001000000000010001001100010100000100000000
100000000110001011000011010101011101011101000000000100

.logic_tile 12 17
000000000000010000000000010000000000000000001000000000
000000000100100000000011110000001001000000000000010000
000001001111000000000000000111101000111100001000000000
000000000000100000000000000000000000111100000000000010
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000111101000111100001010000000
000000000000000000000000000000000000111100000000000000
000010000000000000000000000111000000000000001000000000
000010001010000111000000000000000000000000000000000000
000000001100000011100000000111101000111100001010000000
000000100000000000000000000000000000111100000000000000
000000001010000000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000001100000001000000000111101000111100001000000100
000000000000100000000000000000000000111100000000000000

.logic_tile 13 17
000000000000000000000000000111101010001101000000000001
000000000000000000000000000000101011001101000000000000
111000001100100000000111100101011101100000110000000000
100000000000000000000000000101111100100000010000000001
000000000000100000000010101001111100011110100100100000
000000000000001101000110110111101100111101010000000000
000001100000000000000111100101001110010100000000000000
000010101010000000000100000101100000010110100000000000
000010100000000101000010100011001010010100000010000000
000000000110000101000010101101100000101001010000000000
000000000000100111010000011101100000001111000100000000
000000000001010000100010100111101011101111010000000100
000000000000000101100000000101011100110100000000000000
000000000000000000000000001011001011110000000000000010
110001000000000111100000000101000000010000100000000000
100000100000001001100010100011101010010110100000100000

.logic_tile 14 17
000000000000001000000010100000000000000000000000000000
000000001110001111000000000000000000000000000000000000
000000000000000001000010101011011110010111100000000000
000000000000000000100000000101001110001011100000000000
000010100000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011101000011010000010000000000000
000010000000001101000011111001011001000001000000000000
000010000001011000000010000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000001000000000000000000001101011111001111110010000000
000010100000000000000000001101011000000110100000000000
000010100000011111000000000101011010010111100000000000
000000000000000111100000000111001100001011100000000000
000001000000000001000110000001001110101001000000000000
000010100000000000000000000101001101100000000000000000

.logic_tile 15 17
000010000001010101000010100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001000000000000000000000001000000001000000000
000000000000100000000010100000001010000000000000000000
000010000001011000000000000000000001000000001000000000
000000000110101011000000000000001101000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000101000000000000100000000000000000000000
000110100000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000001110000000000000010101100000000000001000000000
000000000000000000000010010000100000000000000000000000
000010000000100000000000000001000000000000001000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000

.logic_tile 16 17
000000000000001000000111000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000000001110000111000110111001000000000110000000000000
000000000000000101100011110101001010010110100000000000
000000000000000001000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000010000011001010010100000000000
000000000000001001000011111001001010100001010000000000
000000001110001000000000001001101110011111110000000000
000000000000001111000000001001001011001111100000000000
000000000000100000000000001111011110010100000000000000
000000000000010000000000001001110000000000000000000000
000000000000000000000010110101100000000110000000000000
000000000000000101000011100101001001101001010000000000
000000000000000000000011100101001101001111100010000000
000000000000000000000000001111101011101111010000000101

.logic_tile 17 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000101100000000000000100000000
100000001010000000000000000000000000000001000000000000
110000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001011101100001110000000000000
000000000000000000000000000111011001000110000000000000
000000000000000101100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000

.logic_tile 18 17
000000000000001000000000001101100001010110100000000000
000000000000001111000000000111101100010000100000000000
111000000000000000000000000001000000000000000100000000
100010100000000000000000000000000000000001000010000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000001101000111000001011101000011110000000000
000000000000001011000110110101001010000011010000000000
111010000000000001100000000101001000101000000000000000
100000000000000000000000000000010000101000000000000000
110000000000000101000110000011111001010110100000000000
000000000000000000100000000101001010010110000000000000
000010100000101101000000011101011010010110100000000000
000000000000000011100011100101000000000001010000000000
000011000000100000000110100011101101010110100000000000
000010100001010000000011110101011010010110000000000000
000000000000000001000110100000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100010110011101000101001010010000100
000000000000000000000011010001111110101000010000000001
000000000000000000000000001111001010000001010010000100
000000000000000000000000001101111111001001010000000001

.logic_tile 21 17
000000000000000101000011101000011010000011100000000000
000000000000000000100000000111001110000011010000000000
111000000000000001100000000111011110010110100000000000
100000000000000000000000001101000000000001010000000000
110010000000001000000010110000000000000000000100000000
000000000000001011000011011101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000000000000001001011000010110100000000000
000000000000000000000000000111101110010110000000000000
000000000000000000000110100000000001000000100100000000
000000001010000000000000000000001101000000000000000000
000000000000000101000000011000001010000011100000000000
000000000000000000100010000111001110000011010000000000
000000000000010101000000000111101110001111000000000000
000000000000010000100000001111001001000111000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000000000001100000100000100000000
000000000000000000000011110000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000100000000000000000000000111100000000000001000000000
000100000000000000000010010000000000000000000000001000
000000000000000101000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000010000000000000000011101000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000101000000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000000011110010010011100001000000001000000000
000000000000000000100111010000101000000000000000000000
000110000000000000000000000000001000111100001000000000
000100000000100000000000000000000000111100000000000000
000000000000001101100000001111111011000010000000000100
000000000000001111000000000111001101000000000000000000

.logic_tile 2 18
000010000010000111100111011011001101001000000000000000
000000000000000000000110000011101001000010000000000000
111000000000000001100111011000000000010110100000000000
100000000000000000000110000001000000101001010000000000
000010100001000001000000000000000001011001100000000000
000000000000000111000000000111001101100110010000000000
000000000000001000000000001111101000110110110100000000
000000000000000001000000000101111001111101110010000000
000010000000001111000111111111011000101111000000000000
000000001010000111000010011011111110101001010000000000
000000000000001001000011100000001100000110110100000000
000000000000000101000110010101011000001001110000000000
000011000100001001000000010000011100001100110000000001
000000000000000001100011010000001100001100110000000000
000001000000000000000010000101001001000000010000000000
000010100000000000000100000111011101000010000000000000

.logic_tile 3 18
000001100001100101000110000011001110111110100000000000
000001000101110001100010010011100000111111110000000001
111000000000001011100000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000001011000000000000101000000010000100000000000
010000000110001011000010010000101100010000100000000000
000000000001010111000011101111001101000001010000000000
000000000000000000000000001111111101001111110000000000
000000100000000000000111111001101010110011000000000000
000001000000010011000111000001001000000000000000000000
000000000000000001100011101000011010111101000100000000
000000000000000000000000000011011111111110000000000010
000000000001101000000010011001011110000110100000000000
000000000110101111000110000101111111010110100000000000
110000000000000000000000000000000000101111010010000001
100000001010000000000011100001001101011111100010000010

.logic_tile 4 18
000000000001000111100010000011111011101001110100100000
000000001000000000100011011011001011000000010000000001
111000000000001001100111110111101000101110000000000000
100000000000000001100011111001111110101111010000000000
000010100010000111000000000111011010100001010110100100
000000000000000000000000000011001101100010010000000000
000000000000100101000111010001011111101110100000000000
000000000001000001100011010001111101101101010000000000
000100100100111111000110001011011000101000000000000000
000001000000001101100011001001011010110110110000000000
000000001100100111000111101111101110111101000000000000
000000000001000000100100000001001101101011100000000000
000000100000000111100010001101101101000001100000000000
000001000000000111000100000101101000000010100000000000
110000000000100001000011111111001101101000100100000000
100000000001000000100111000101111111101000010011000000

.logic_tile 5 18
000000000000000001000000000001101001001100111000000000
000000000011010000100011000000001110110011000000010001
000010100000010111100111110011101000001100111000000010
000000000000000000100011100000001100110011000000000000
000010000000000111100000010001001001001100111000000000
000000000000100000100011110000001101110011000000000001
000000000000000000000000010001001000001100111000000010
000000000000000000000011110000101011110011000000000000
000000000001000111000000010001101000001100111000000010
000000000000100000100011010000101010110011000000000000
000000000000001000000000010001101000001100111000000000
000000000100001011000011010000101110110011000010000000
000000100000010000000000000101101000001100111000000000
000001001110100111000000000000101101110011000000100000
000000100110000001000111100111101001001100110000000000
000001001100000001100100000000101110110011000000000000

.ramt_tile 6 18
000000000000000000000010000101011010000000
000000001000000000000100000000110000000001
111011100000001000000000010101111110000000
100010000000000111000011000000100000100000
110010000000000000000010010101011010000000
110001000001011001000111010000010000000001
000000000001100000000010000001111110000000
000001000001110000000110001001000000000000
000000000011000000000011100111011010000000
000010101010000000000000001101110000000000
000000001100000000000010001001111110000000
000001000000000111000110011011100000000000
000010100100000000000111001011011010001000
000001000000000000000110001111110000000000
110000000000000011000010011011111110000000
010000000000000000100111001111100000010000

.logic_tile 7 18
000000000000000111000111100011001011001001010000000000
000000000000000000000010000000101100001001010000000000
111000001001001111000011001011001110001101000000100100
100000000000000101100010101001001110001000000000000001
110000001010000111100110001000011010110001010111100000
010000000000000001000000001111011011110010100001000000
000000001100010000000010100011001000000001010000000000
000001000000100000000011100011011000000010010000000000
000110100000011101000011001111001000010000000000000010
000000000001011111100010010001011010010110000000000000
000100000000001000010010101001011010010000000000000000
000000000100001101000100001011111000010110000000100000
000000100000000001100111100111011001010000100010000000
000001000000001111100100000101001110010100000001000000
000000000000010001100010001111011000001000000000000000
000000000000100000100000001001111110001101000010000010

.logic_tile 8 18
000010100000000000000000000011101000001100111000000010
000010000000000000000000000000100000110011000000010000
000000000000000000000000000111001000001100111000000000
000000000001010000000000000000000000110011000000100000
000001000000010001000010000000001000001100111000000000
000000001010000000000000000000001100110011000000000001
000000000000100000000000000111101000001100111000000000
000010100000010000000000000000100000110011000000100000
001100000000001000000000000000001000001100111000000000
000000000000000111000000000000001010110011000000000000
000000000000010000000010000101001000001100111000000001
000000000000000000000100000000100000110011000000000000
000000100011010001000000000111101000001100111000000010
000001001010000000100000000000000000110011000000000000
000000000001110001000010000111101000001100111000000000
000000000110011111100100000000000000110011000000000010

.logic_tile 9 18
000010100000000111100000000011101001001100111010000000
000000000100000000000011010000001111110011000000010000
000000000011000111100000000011101000001100111000000000
000010100000100000100000000000001100110011000000000100
000010000000000000000111100111101000001100111000000010
000000001100000000000111100000101111110011000000000000
000000000000001000000000000001001000001100111000000010
000000000001000111000000000000101000110011000000000000
000000000000000111000011100111001000001100111000000001
000001000010000000100111100000001011110011000000000000
000000001110000111010000000011101001001100111000000000
000000000011000001000010000000101010110011000000000001
000001100000000000000010000001101000001100111000000010
000001000010001011000000000000001101110011000000000000
000000000000000000000010010000001000001100110000000010
000000000000000000000111011011001011110011000000000000

.logic_tile 10 18
000000000000010000000000000001100000000000000100000000
000000001001010101000000000000000000000001000000000000
111010001010000001100000010011111010000001010000000000
100000000000001001100011100000100000000001010000100000
000000000000011000000000000000000000000000100100000000
000000000010100001000000000000001101000000000000000000
000010101111010011100111000001111011000100000000000000
000000000000000000100110000101011111010100100000000000
000010101001110000000111010000000000000000100100000000
000010000000100000000110110000001000000000000001000000
000000000000100101100000000000000001000000100110000000
000000001001010000100010110000001100000000000000000000
000000000000010001100000010011001111010111100000000000
000010001100000000000011100111111001001011100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010001101000000000010000001000000

.logic_tile 11 18
000000000001010001000010010101111111010000110000000000
000001000110000000000011110101111010000000100000000000
111000001110000111100010111001111100111110100100000000
100000000000001101100110000011100000111111110000100100
000010001011000111000000001001011010000110100000000000
000000000000100000000011110101101001000000010000000000
000101000000000011100011100000000000010110100000000000
000010100000001101100110110001000000101001010000000000
000000000111010001100011101011001100111101010010000000
000000001011000000000100001011010000101000000000000000
000000000000001001110010011101111001001001000000000000
000000000000000101100011101011001110000001010000000000
000010100000000000000010001001101010010111100000000000
000000001110000000000000001101011111000111010000000000
110000000000000000000010101101111111000000010000000000
100000000000000101000010101001011101001001010000000000

.logic_tile 12 18
000000000000000011100010000001000000000000001000000000
000000000000000000000010000000100000000000000000010000
111100001100000111100111010001001001101101110100000000
100000000000001001100111101111101110000100100011000000
110010000000000000000110101101101101000010100010000000
110001000000000000000100001111001110000110000000000000
000000100000001001100000000101111001101100010000000000
000001000000101011100011110000001011101100010000000010
000011100001010001100000000111111000110100000000000000
000011000110000000100000000111101011010100000000000000
000101001110100000000110101000000000001100110000000000
000000100001010111000100001011001000110011000000000000
000000000000000001000010001101111001001000000000000000
000000001010000001000011110111011100001001010000000000
000000000000000111000011101001100000111001110000000000
000000000000001011000110101101101110100000010000100000

.logic_tile 13 18
000010000000001000000110000001100001001001000000000000
000001000010001111000010100000001000001001000000000000
111000000000101111000110010011101100101001010000000001
100000000001001011100010101001001110000001000000000000
010000000000100111000111101101111001000000100000000000
000000000000000000000110111111011010000000110000000000
000001001110100111000011101011100000000000000000000000
000000100101010111000010110001100000010110100000000000
000000000000010111100000001011011111011100100110000000
000000000000000101000010101001011011001100000000000100
000011000000000000000000001111001100101001010000000000
000010100001001111000010100111111110000010000000000010
000010100001001000000110000101000000011111100000000000
000100000000000001000010011101101001000110000010000000
110000000000000000000011111001001010110000100000000000
100000000000001111000111011101001111100000010000000000

.logic_tile 14 18
000000000000001000000011100011111011110001110000000000
000000000000000111000100000111101001110011110000000000
000000000110010111000000011001011010010111100000000000
000000000000101111100011110101001001001011100000000000
000010000001010000000011100101111010000110100000000000
000000000000000000000100000001101100001111110000000000
000000000000100111100010011001011001010111100000000000
000000000001001101000111100001001010000111010000000000
000010000001011000000000001000011100101000000000000000
000001000110001011000011101101010000010100000010000000
000010000000000001100010000101101011010110110000000000
000001000000001011000100000111011101101111110000000000
000010000000000001000111100111111010010111100000000000
000001001100000001000000001111001000001011100000000000
000000000000100000000000001011101101011100000000000000
000000000111010001000010101111011100101000000000100000

.logic_tile 15 18
000000000000000001000110000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000000000100000000000011001100000001111000000000000
000000001100000000000010001011101011001001000000000000
000000000000000111100010011000000001001001000000000000
000000000000000111000110000101001011000110000000000000
000001000000001111100110001101100000000000000000000000
000000100000001001000100001111100000010110100000000000
000000000000000000000000000001011011010110000000000000
000000001010100000000000000000101100010110000000000000
000000000000000000000010000101001110111100000000000000
000000000000001001000100001111000000010100000000100000
000000000000000001100110100001001010000111110000000000
000000000000000000000011101111001000101111110000000000
000000000000001000000000000101001001110000010010000000
000000000000000001000010000000111110110000010000000000

.logic_tile 16 18
000000000000011101000111011000000000000000000100000000
000000000000001111000110000011000000000010000000000000
111000000000000000000111000101000000101001010000000000
100000001000000111000000000101001101010000100001000000
110000000000000111100000000000000001000000100100000000
000000000000001101000010000000001000000000000000000000
000000000001011000000000000011001000001000000000000001
000000000001000011000000000001011111001110000001000100
000000000101010000000111000000011010000100000100000000
000000000000100101000010100000000000000000000000000000
000000000000000000000000000011001101010000000010000110
000000000000000011000000001001101110010010100000000000
000000000000001000000000000001101110001000000010000000
000000000000000001000010100011101101001101000010000001
000000000000101000000000000001001100000000100010000010
000000000000010001000000001111001011101000010000000100

.logic_tile 17 18
000010000000100000000111010011001010000000010000000000
000000000001011101000111110001111010000001110001100011
111000000000000001100000000011011100000100000000000010
100000100000000000000000001101011010101000010000000011
010000000000000101000111100000000000000000000000000000
010000000000001101000110110000000000000000000000000000
000010000001010001000000000000000000000000100100000000
000000001010100000100010100000001001000000001000000000
000000000000001000000110000001111010101001010000000100
000010000000000011000100000001011011101000010001000000
000000000000100000000000010111000000001111000000000000
000000001101010000000010010101001011001001000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
110000000001110000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000111000010000101001110000001010000100011
000000000000100000100111111101011100000001100001000000
111011100000010111000000010000000001000000100100000000
100011000000100000000011000000001000000000000000000000
110000000000000000000010001111001100010110100000000000
000000000000000101000000000101111001010110000000000000
000011100000000111100000000000000000000000100100000000
000001000000000000100010110000001001000000000000000000
000000000000000001000110010001000000000000000100000000
000000000000001101000010000000000000000001000001000000
000010100001010000000000000000000001100000010000000000
000001000000000000000000001111001011010000100010000000
000000000000100000000000001111001100110000010000000000
000000000001011101000010111001001101110000110001000100
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000101110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000101000111010101001110111000000010000011
000000000000000000100111011001011010111100000000000001
000000000000001101000111100011111110010000100010100001
000000000000000111100011001011011110100000000010000010
000000000000001101000011101111111011100000000000000000
000000000000001011000011100001101011000000000000000000
000000000000000001000111010101001101000010100010000001
000000000000010111100010010001111011000001110000000000
000000000000000001100010011001101000101001010010000000
000000000000000000000111100111111010010100100001000100
000001000000000001100110111101111001100000000010000000
000000000000000001000110001111001101000000000001000000
000000000000001000000111100011101101000111000000000000
000000000000001011000010100000001001000111000000000000
000001000000000101100111111011101110000001000010000100
000000100000000000000011010001111011010110100001000010

.logic_tile 21 18
000010100000000101000000000001011010000001000000000001
000001000001010101100011110001001111101001010010000000
111000000000000101100111110000011000000100000100000000
100000100000000111000011110000000000000000000000000000
010000000000001101000010000101000000000000000100000000
110000000000001011000000000000000000000001000001000000
000011100000000000000110001111001001000011110000000000
000010100000001001000000000001011001000011010000000000
000010000000001000000000000001111001000111000000000000
000001000000000101000000000000101001000111000000000000
000000000000010000000000001001001101010110100000000000
000000000000010000000000001001101000010110000000000000
000000000000000101100010011101101110001001000000100100
000000000000000000000011101101011010000110100001000000
000000000000000101100000001111101001000011110000000000
000000000100000000000000001001011000000011010000000000

.logic_tile 22 18
000000000000000101000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000101000000000000001010000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000010001100000000101100000000000001000000000
000000000110000000100000000000100000000000000000001000
111000000000000000000000000101000000000000001000000000
100000000000001101000000000000100000000000000000000000
110000000001000111100010100111000001000000001000000000
010001000010000000000100000000001010000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100010110000001101000000000000000000
000000100000000000000110110001000000000000001000000000
000010000000000000000011110000000000000000000000000000
000000000000000000000010000111001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000100001011000000111001000001001011100000001000100
000001000000000011000000000001001011101100000011100011
000000000000000000000000000101000001110110110110000000
000000000000001001000000001011001110010110100010000101

.logic_tile 2 19
000000100001000000000111000000001000111110100101000000
000000001000100000000100001111010000111101010000000000
111000000000000011100011111011111000100011110000000000
100000000000000000100011011001111011010110100000000000
000000000001000000000010010111100001111111110100000000
000000000111010000000111000111101011111001110010000000
000010000000000001100010010011001011101001000000000000
000000000000000000000011101011011000100000000000000000
000000000001000011000111011000001100111110100100000000
000001000110100111000011111111000000111101010010000000
000010001100000000000000011011011110010101000000000000
000001000000000000000011101001101110101101010000000000
000000000000001001100110101000001111000001100000000000
000000000100000011000000001001001101000010010000000000
000000000000000111100110010111111011000011110000000000
000000000000000000100010001101001011000011100000000000

.logic_tile 3 19
000010100010001001000000001101101101010100100000000000
000000000010001011000000000011001110001000000001000000
111000000000000000000111000111111010101000000000100000
100000000000001001000100000000110000101000000000000000
110000100001000111100000010001000000010110100110000000
110001000010000000000011100000000000010110100000000001
000001000000000000000111101001011000000110100000000000
000010000000000001000100000111001011101001010000000000
000010000101000101000110110101011001010001110000000000
000001000000100000000011011011111000001001110000000000
000000001010001101100000001101011101101000110010000000
000000000001000111000011100011001111011000110000000000
000000000001010000000011101011001111101001000000000000
000001000100000101000010101011111100110110010000000000
110000000000001001100110100011111100111001010000000000
100000000000000001000111101011101110010001010010000000

.logic_tile 4 19
000000000000000001000010010001011011000100000000000000
000001000000000111010111111101011111001001010000000000
111000000000001000000110001001001100010100100000000000
100000000100000111000110100011011101001000000000000000
010000001101001111000011001011001100011001110110000001
010000000000100001100000000001101100110110010001000100
000000000000000101000011111001111111001000010110000100
000000000000000101000110101111001101111111110001000010
000001100001011001100011100111000001000110000010000000
000011001000000101000111100101001011101111010000000000
000000100000000111000111101101111000011101010100000010
000000000000000000100000001101001010110101010010100010
000000000000010000000010110001011001101011110000000000
000001000000001011000010101111111000100010110001000000
000000000000000111100110010001111001001000010110000000
000000000110000000100010101111011010111111110011100010

.logic_tile 5 19
000000000001000000000111110011001011111001110000000000
000001000000110000000011010011001001001011100000000000
000000000000001111100010100111001010101001000000000010
000010100000000001100111101001001101001001000000000000
000000000000001001000000000001101100101100100000000000
000000000000101111100011110011101001011110110000000000
000000000000000001000000011000011000011100000000000000
000000001010000000000011110001001111101100000000000000
000011100000011111000110011111111100010111100000000000
000010000000011011100011010111011101000111010000000000
000000100000000111000010001000011100000110110000000000
000001001010000001100011111101011011001001110001000000
000001000010000101100000000011011101111001110000000000
000010000000000011100010000011001010001011100000000000
000000000000000101100000000011101110110100000000000010
000000000000001111100000000111001001101000000000000000

.ramb_tile 6 19
000000000001001000000000000101001110000000
000000010100100011000011000000110000000001
111000001011001000000010000101111110000000
100000000000000111000100000000010000000000
110010101000000111000000010111101110000000
010000000100000000100011010000110000000000
000000000000000001000000001001011110000000
000000000000001001100000001001010000001000
000000000001000000000000010101101110000000
000000001000000000000011011001010000100000
000000000000001111000000001101011110000000
000000000000000011000000000111010000010000
000000100001110001000000001111001110000001
000001000000010111000011010001010000000000
110100101110000000000010001111011110000000
010100000000001001000110000011010000000000

.logic_tile 7 19
000100000000000001000011100111001010111101010110100000
000000000000000101000010011111100000010100000000100100
111001000000001000000111000111111010001001000010000000
100010100000000011000100000011011001000101000000000000
010000100001011000000011110001011011110100000000000000
010001000100000111000010100001011010101000000000000100
000000000110101001000011101001101010000001110000000000
000000000001000011000110001001011011000000100000000000
000000100000010001000010101101101110001000000000000000
000001000000001001000100001111001011001110000000000000
000000000000101011100000000011001011000001010000000000
000000100101010001100011101011011010000010010001000000
000000000000010000000110010111011101110100010110100000
000000000001010111000011100000101100110100010001100000
000000000100000101000111100011111011000000100000000000
000000000000001101100000001001111110101000010011000000

.logic_tile 8 19
000100000100000000000000000000001000001100111000000000
000000000101010000000000000000001101110011000000010001
111001000111000011100000000111001000001100111000000001
100010000000100000100000000000000000110011000000000000
010010100000000000000011100111101000001100111010000000
110000000100000000000000000000000000110011000000000000
000000100000100000000010000000001001001100111000000000
000001000001010000000100000000001100110011000001000000
000000000101000000000000000111001000001100111000000000
000010100000100000000011110000000000110011000000000100
000000000000000001000000000101101000001100111000000000
000000000001000000100000000000100000110011000001000000
000000000000000111100000000000001001001100110000000000
000010000010001111000000000000001110110011000000000001
110000100000000011100000001000000000000000000110000000
100000001010001001100000000001000000000010001000000000

.logic_tile 9 19
000001000000000000000111101001011111100001010000000000
000110000110000001000010011101111101100000000000000000
111000101010001000000110111001001110010111100000000000
100010100110000111000010000101001111001011100010000000
110010100000000101000000010111000000101001010100000000
010000000000001001100011110101100000000000000000000000
000000000000101000000011110111011110000110100010000000
000001000001000011000110010011011010001111110000000000
000010000000010001000000001111111111100001010000000000
000000001010100000000011101101011101100000000000000000
000000000000001000000000011001011000101000010000000000
000000000000101001000011110111101110000000100000000000
000001100001100111000000011001100000101001010100000000
000010000000011111000010001001100000000000000000000001
110000000000100001100111100111111101101111010001000100
100000000111001111000110011101001011111111010000000000

.logic_tile 10 19
000010100001010001100000001101011010101000010000000000
000011100010100111000000001001001111000000010000000000
111001000010111000000000010011001110001001000000000000
100000101011110111000011100101001011000010100000000000
010000100001010111000110010000001100001101010100000000
000011000000000001000011100001011011001110100000100010
000000000000000000000110010111001100000111000000000000
000100000000001111000010000000111110000111000000000000
000000100100100000000111000001011111010100000100000000
000001000000001111000011100101001011101110000000000011
000010100000000000000000001000001100000110100000000000
000001000000000000000000001101011111001001010000000000
000000000000011101100110110111001011100000000000000000
000000000000000001000010100011101000111000000000000000
110001000110000000000000000111001101010110000000000000
100010100000001111000000000101011110000001000000000000

.logic_tile 11 19
000010100000100000000000000011000001000000001000000000
000000001010010000000010000000101100000000000000000000
000000001110000000000000000101001001001100111000000000
000010000000000000000000000000101010110011000000000000
000000100010000000000010100000001000001100111000000000
000001000010000000000000000000001110110011000000000000
000100001111000000000000000001001000001100111000000000
000000000000100001000011100000100000110011000000000000
000000000000000000000011000000001001001100111000000000
000000000000000000000010000000001101110011000000000000
000000000110100000000000000111001000001100111000000000
000010100001000001000010000000100000110011000000000000
000000000000010001000110100101101000001100111000000000
000000000000000000000100000000100000110011000000100000
000000000000000000000000000011001000001100111000000000
000001000000000000000000000000100000110011000000100000

.logic_tile 12 19
000000000001110000000011110101100001000000001000000000
000000001011011111000011110000101110000000000000000000
000001000000001000000010000001101001001100111000000000
000010100000000011000100000000001101110011000001000000
000000000001011111000000010001001000001100111000000000
000000000000000011000011010000101010110011000001000000
000000000100100000000000010011001001001100111000000000
000000000001001001000011100000101001110011000001000000
000010001010000000000000010111001001001100111000000000
000001001110000000000011000000101100110011000000000000
000000000000100000000111100001001000001100111010000000
000000000011000111000100000000101010110011000000000000
000000000100010111000000000101101000001100111000000000
000000000000000000100010000000001000110011000000000000
000000001110000011100000000111001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 13 19
000010000100000111000010101111111000000010100000000000
000000000100000000100000000111100000000011110000000000
111000000000000001100111100101011101111000100000000100
100000000000000000000100000000101010111000100000000100
010001100001000000000111000111000001010000100110000000
000011000110100000000100000011101111111001110000000010
000000001100100000000111100111100000001100110000000000
000000000001011101000010110011100000110011000000000000
000000000001111111100110011111011010000001010100000001
000000000000100001000010101101110000010111110000000000
000101000010000000000000000111111101100000010000000000
000000100000000101000011111011011001010000010000000000
000010000000010101000000000001001000000010110000000010
000001001010100000000010010000011101000010110000000001
110000001100000001100010011111001010101001010000000000
100000000000000111100111100111010000101010100000000010

.logic_tile 14 19
000010000000010001100011101101111011010111100000000000
000000000000000000000000000001011011001011100000000000
000000001110000000000110011001111010100000000000000000
000000000000000101000010101011101011010110100000000000
000000000000001111000000011101001001000110100000000000
000000000000001111000011110001011100001111110000000000
000010101110001111100011111111101110000001000000000000
000001000000000001100111111111101000001001000000000000
000000000000000101100000000000001110001110100000000000
000000000000000001000010011111011010001101010000100000
000000000000001000000111001000001100010100000000000000
000000000000000001000000000111010000101000000000100010
000000000000000001000011000011011000101001000000000000
000000000000000000000110000000011111101001000000000010
000000000000000000000011100011001010011110100000000000
000000000000000001000111101001001010011111110000000000

.logic_tile 15 19
000010001100000111100110001111100000101001010000000000
000000000000000000000010010101001010100000010000100000
111000000000000000000111001101011011110011110000000000
100000000000001111000100000011011011100001010000000000
010000000000000101000011100000001100001100000000000000
010000000000001101100110010000011010001100000000000000
000001000000011111000110000000000001001001000000000000
000010100000000011000110000111001011000110000000000000
000000001110000000000010010001001011010010100000000000
000000000000000000000110000000111110010010100000000000
000001001111000001000110000001111101011111100000000000
000000100010100001000000000001001010011111010000000000
000000101110000000000000000101111000101001110000000000
000000000000000001000000001101111010100010110000000000
000001001110101001100010001111101100010100000110000000
000000100001000001000100001011111010010100100010100010

.logic_tile 16 19
000000001110000101000110000101101000000011010000000000
000000001010001001100011100000011000000011010000000000
111001000000001111000111100111000000110000110000100000
100010100000001001000100000011001000010000100000000000
010010100000001000000000011011101010010000000100100000
010001000000000011000010000111111100010110100000000001
000000000000001111000111101111100000000000000000000000
000000001110000001000110100111100000010110100000000000
000000000001000101000000011001111011010111110000000000
000000000000101101100010100101111000011111100000000000
000000000000001000000011101111000000000000000000000000
000000000000000101000010001111100000101001010000000000
000000000001001101100111011001101111010100100000000000
000000000000000101000111001101011101011100100000000000
000000000000000001100010010011101100000001010000000010
000000000000000001000010000101011110000010010001000001

.logic_tile 17 19
000000000000000011100011110101101110101000000000000000
000000000000000000000110000000110000101000000000000001
111000000000000000000110000011011010001101000000000001
100000000000000000000000001011001011000100000000000000
110000000000000011100010110101111100010000000010100000
000000000000000000100010000000001011010000000000000100
000010100000111111000111000000000000000000100100000000
000001000000010111000011110000001001000000000000000000
000010000001011000000110001000000000000000000100000000
000001000000000001000000001101000000000010000000000000
000000000110000101000011111011101010101000000000000001
000000000000000000100111001011100000111100000000000010
000010100000000000000000000001111110001101000010000010
000001000000000000000011100011111001001000000001000000
000000000000000000000000010000000000000000100100000000
000000000100000000000011010000001000000000000000000000

.logic_tile 18 19
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001001100000001001101011000011000000000001
100000000000000011000000001101001000000011100000000010
110000000000000101000111110111000000000000000100000000
110000000000000000100110100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001001000000000010101000000101001010000000000
000000000000001101000010001011100000000000000010000000
000000001110001000000000000101011110010110100000000000
000000000110000111000000001101111110100001010000000000
000010100000001000000111000000000000000000000100000000
000001000000001011000010000011000000000010000000000000
110010000000000000000111000000000000000000000000000000
010001000000000000000100000000000000000000000000000000

.ramb_tile 19 19
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 19
000001000000000101000000001001011010001110000000000000
000010000000001111000010110101011000001111000000000000
111000000000001000000010100001001000010110100000000000
100000000000000011000100001101011000010110000000000000
010000000000001101000111000101001100001110000000000000
110000000000001011000110100101111000001111000000000000
000000000000001101000000000000000000000000100100000000
000000000000001001000010110000001100000000000001000000
000000000000001001000010100001001011010110100000000000
000000000000000111000000000001011110100001010000000000
000000000001010000000000000001011011010110100000000000
000010000000000000000000000001001001010010100000000000
000000000000000000000000000101111111000010100000000110
000000000000000000000000000011001000001001010001000000
000000000010001101000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000

.logic_tile 21 19
000000000000001000000000001011100000010110100000000000
000000000000001111000000001001001110001001000000000010
111000000000100000000010111111011011000010110000000000
100000000000000000000111110011001010000011110000000000
110000000000000000000000001011111000010110100000000000
010000000000000000000000000101011110101001000000000000
000010100101000111100111100111100000000000000100000000
000000000000101101000100000000100000000001000001000000
000000000000000000000000000011100000000110000000000000
000000000000000000000011110111001000001111000000000000
000001000001010001100000000111011011000011100000000000
000000000000000000100000000000011100000011100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000010100001000000000000001111111001111001010000000000
000000000000100000000000001001001000011001010000000000
111000000000001101000000000000000000000000000000000000
100000000000001011000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000001001000011110000000000000011110000000000
000000100000001000000000000101111010001110100100000000
000000000010100001000000000000101100001110100000000010
000000000000000000000010101000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000101000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 20
000001000000001000000011101011000001000000000000000000
000000100010010001000110110101101111001111000000000000
111000000000001000000000010101111100101111000000000000
100000000000000011000010001001011101010110100000000000
000000100000010000000010100111000000111111110110000000
000010001010000111000111101001000000101001010000000000
000000000000000111100110000001000000111111110100000000
000000000000000111100010000011001011111001110000000001
000101100000010001100010001101000001111111110110000000
000010100110000000000000001101001001111001110000000000
000000000000000101100010001101011111100000110000000100
000000000000000000000011101011101100100000010000000000
000000000000000000000111100101111011000001100000000000
000000000100000011000100000000101000000001100000000000
000000000000000111100010001001101111111110000000000000
000000000000000000100011101111011011011110000000000000

.logic_tile 3 20
000000000101001001100110010001101011100011110110000000
000000001010101011000010010101001101101011110000100001
111000000000000101000011111101111000010001110000000000
100000000000000111100011101001011011001001110000000000
000011100000001101000111100000001000110011110100000000
000010100010000111000110110000011000110011110010000100
000000000000001001000000000011011010001111000000000000
000000000000001011000000001101001000001011000000000000
000000001010000101000111000011001110111001010000000000
000000000100010111000100001001101011011001000000000000
000001000001111000000010011001101110010100000010000101
000000100001010111000011111011001111011100000001100110
000000000000000011000111000011001110111001100000000000
000000000000000101100110011101001111110000010000000000
000000000000000000000111000111111101010010100000000000
000000000000010000000000000000101010010010100000000100

.logic_tile 4 20
000000101100000000000010110101111111011101010110000000
000001000000000000000010001011001101111010100001000100
111000000010011101000110011011011111011101010100000000
100000000000001011000011011101101001110101010011100100
110000000000001000000010110011111111011101010100100000
110000000000000001000111111011011100111010100001100000
000010100000001011100010110001111000101000000010000100
000000000110000101000110100000010000101000000001000000
000000000000000000000000001001101110101000110000000000
000000000001011111000011110101001110011000110000000000
000000000000011001100000010011011100010100100000000000
000000001000000001000010001101001010000000100000000000
000000000000000111100111000111011010010100100000000000
000000001000001111100000001001001011000000100000000000
000000000000101101100000011011011010010100000000000000
000000000001010101000010101101011001000110000000000000

.logic_tile 5 20
000000001000100001000011101001001110110111110000000000
000010000011010000000010011011111010010010100000000000
111000000000000111000000001011101010111111100000000000
100000000000000000000000001101101110101001000000000000
000000000000001111100010100011011010101101010100100000
000001000000010001100111101011101100000100000010000000
000010100000001011100000011001001010111111100000000000
000000000000000111000011001111101000010110000000000000
000010000000001001000111100011011001110101100000000000
000000000000000011000011110111001111111001100000000000
000000000000100001000000011111101011100000110000000000
000010100001010000000011000011111000101111110000000000
000000000000000001100000001101011001111101100000000000
000000100100000001000010001111001010010110010000000000
110010000000000000000111110101001101110011110000000000
100000000000000000000011001101011111100011010000000000

.ramt_tile 6 20
000000000000000000000011100111001100000000
000010000000010000000000000000000000001000
111000001000000000000000000101101100001000
100000000000000111000000000000110000000000
010000100000110000000011100101001100000001
110001000000100001000100000000000000000000
000000000000000000000010010111001100000000
000000000000000000000011001011010000000000
000000100011100011000111100111001100000000
000001000000101111100110010011100000000000
000000000000000000000010001111001100000000
000000000000000000000010001011110000000000
000000001010011111100011101001001100000000
000010001100100011000110011111100000000000
010000000000000000000010001011101100000000
010000000001010000000000001101110000000000

.logic_tile 7 20
000000001000000101000111110101001010000100000001000000
000000000000000000000111011101011001001100000000000000
111000000000101011100110110011000000000110000000000000
100000000001001011100010101011001000101111010001000000
110010100000001011100011111111001111010111100000000000
010000100001000111100010000001101111000111010000000000
000000000000001001100110010000011011111001000100000000
000000001100001111000011001001001111110110000000000110
000110100001000111000111101001111011101110100000000100
000010000000101111000010000111001101011110100000000000
000001000001010001000000001001111100010000000000000000
000010100000100011110010001101101100101001000000000000
000000000100100111000000011011111110101001010100100100
000000000000000001000011001101010000010101010010000000
000000100000000011000011101101001111000000100000000000
000000000000000000100011101101001001101000010000000000

.logic_tile 8 20
000010100001100111000011111101011001010100000000000000
000000000000100111100011111011101000000100000000000000
111010000000001001100000010001101110101001010000000010
100011100010001111000010000011100000111101010000000000
010000000001000000000111111001011010100000110000000000
000000000000101101000110000111101001000000110000000000
000001000110001000000011100000000000000000000100000000
000000000000000011000000000101000000000010000001000010
000000000000011001000111000111011111001011100001000000
000000000000000001000100000011101111010111100000000000
000010100000000101100011101001001010010111100000000000
000000000000000000100111011111011110001011100000000000
000000001010000011100010111011101100110000100000000000
000000000000000001000011101101011001010000100000000000
110001001110000011000111101011101110110111110000000100
100000000000001001000010001011111000010010100000000000

.logic_tile 9 20
000000000000000000000111010011111001010111100010000000
000101000000000101000011000111001110001011100000000000
111000000001000011100110000000000000000000100100000000
100000000000000101000000000000001110000000001000000010
010000001110000000000110000111111101000110100010000000
010000001010000000000010101011001111001111110000000000
000000000001011000000111100000000000001001000000000000
000000001000101101000010101101001100000110000000000010
000000001110001001100000000101100001101001010010000000
000000000000001111000010000001001011011111100010000000
000000000000000001000111100001101111101111010010000000
000000000001010000000000001001011001111111010010000000
000000000001010111000111101101101011000010000010000000
000010100000100001100000000111111111000000000000000000
110100100000001011100111001101001101010111100000000000
100001001101010011000100000101101101001011100000000000

.logic_tile 10 20
000010000000001001100111101111101011010000100000000000
000000000000000001000000000001111100100000100000000000
111000000000000001100000011111011101000011100000000000
100000000100001111100011010111001000000001000000000000
010000000000001111000111111111101101000110000000000000
000000000010000111100011101111101100000101000000000000
000001000001000101000000000101011111010000100100000100
000010100000100000000000000001101110010001110000000010
000000000001010111000111000111001001010100110100000000
000000000001110000000110000001111111000000110000000010
000010100000000000000111011011101011001000000000000000
000001100000101001000111100001001101001001010000000000
000000000001111111000000011111000001001001000100000011
000000000000111101000010001001001010101111010000000000
110000000000000001100010010011101100110000010000000000
100000000000000001000010101011111010100000000000000000

.logic_tile 11 20
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000010100
000000000000000011100000000000001001001100111000000000
000000001110000000100000000000001000110011000000000000
000000000111010000000000000000001001001100111000000001
000000001111100001000000000000001110110011000000000000
000000000001000111000011100101101000001100111000000000
000000000000000000000000000000000000110011000000000100
000010100000000000000000000101001000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000010000001000000000011001000001100111000000000
000000000001010000000010000000000000110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000011100000000011000000000000001001001100111000000000
000011000000000000000000000000001100110011000010000000

.logic_tile 12 20
000000000000011000000111100101101001001100111000000000
000000000100101011000000000000101010110011000000010100
000000100110001011100111100111001000001100111000000001
000001100000001111100010010000101111110011000000000000
000000000001011000000000000001101001001100111000000000
000000000001010011000000000000101101110011000000100000
000000101110000111100000010001101000001100111000000000
000000000000001001100011010000101001110011000000000100
000001100000100000000000000101001001001100111010000000
000000000100010000000000000000001111110011000000000000
000000000000000000000111000001001001001100111000000000
000000000000000000000110000000001101110011000000000000
000000000000100000000111010101101001001100111010000000
000010001100000000000011010000001000110011000000000000
000000000000000001000011000111101001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 13 20
000001000000010101000111101001101110110000010000000000
000000001010000000100100001111011111100000000000000000
111001000000000101100110100101011100010010100000000000
100010100010000000000000000000101001010010100000000000
010010101011001000000010100101101100101001010101100000
000010100000100001000100000111000000010101010000000000
000001000000000000000110000111100000111001110000000100
000010000000001111000000001011001000010000100000100000
000000100000000101000110100011011101110100010100000000
000001000000000000000000000000011011110100010010000000
000000000000000001100010001111100001011111100000000000
000000000000001001000000001111101001001001000000000000
000010000001000001100010011111001010000010100000000000
000011000100100000000111100011100000000011110000000000
110000100000100111100010011111011101010010100000000000
100000000000010000100111100011101111111011110000000000

.logic_tile 14 20
000011100000000111000010100111111110100000000000000000
000000000000000000000011101001101011010110100000000000
111000000110000111000000010111100001111111110100000000
100000000000000111000011101101001010011111100000000001
000010100000000001000111111111111110110000100000000000
000000000000000000000110001011101001010000100000000000
000000000000000000000011010001101111111110110100000000
000000000000000011000110000001101011111001110001000001
000000100001001000000011100001011001011110100110000000
000000000000000111000100000000101011011110100000000000
000001000000000000000110011001101100111111110100000001
000000100000000111000011001011000000010111110001000000
000000000101010111100000000111111110100001010000000000
000000000010000000100000001001011010000010100000000000
110000001100010111000000010001011101101001000000000000
100000000000100111100010011011101111001001000000000000

.logic_tile 15 20
000000000000001000000000001000000001000110000010000000
000000000000000001000000000011001010001001000000000000
111001000000100001100110001101000001010000100000000000
100000100001000000000000000111001100101001010000100010
110000000000100001000010100000011011000000110000000000
110000000000000000000100000000011010000000110000000000
000000000000001101000000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000001000111100000001111101110101001010000000000
000010000100000000000000000101001010000100000000000000
000001000000100001000010001001001011000001010110000010
000010100001000101000000000101011000000010110000100000
000010100001010000000011011011011100001101000000000000
000000000000100111000010000111011010011101000000000000
000001100000001111000000001001001010000001110100000000
000011101100001001000000001001011111000000110000100001

.logic_tile 16 20
000000100000000000010000000101001111011100000000000000
000000000000000000000010010011011100111100000000000001
111000001110010001100110001000001111000011010000000000
100000000000101101000000001001011111000011100000000000
010000000011001011100111100011111010011110100000000000
010000000000011111000100000111111011111101110000000000
000001000001011111000010100000001100000000110000000000
000010000000100111100010110000011101000000110000000000
000000000000000000000010000011111000101000000000000100
000000001010001111000010000000100000101000000000000000
000000000000000011100110100111111000001110000110000000
000000000000001101000000000101101110010100100001100100
000010000000000011100110010000000000000000000000000000
000001000000101111100010000000000000000000000000000000
010000101100000000000010101101011011011111110000000000
110001000000000000000110000101011100001111010000000000

.logic_tile 17 20
000000100000010000000000001000011011111001000000000000
000000000000100101000010100111011010110110000000000000
111010100000001000000011100001011001010100000010000000
100001001100001011000000001101001100100000010001000010
000010100000000000000000000001101100001000000000000000
000001000000000000000010100001101001001101000001000100
000000000000001001100000010001001000000001110010000000
000000000000000101000010001011011111000000100011000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000101000000000000000001000000100100000000
000010001000100000000000000000001010000000000000000000
000000000000001001000000000111000000000000000100000000
000001000000000001000010000000000000000001000000000000
110000000000000111000000000001001110010100000000000000
100000000000000000000000000000000000010100000000000000

.logic_tile 18 20
000000000000010000000000000000000001000000100100000000
000000000000101101000000000000001111000000000000000000
111000000001010000000110000000001100101000000000000000
100000000000000000000000001111000000010100000000000000
110000000000000000000000000111001110000000100000000000
010000000000000000000000000001101110010100100001000101
000000000000001000000000001000000000100000010000000000
000000000110000001000000000101001111010000100010000000
000000000000001000000000000111100000000000000100000000
000000000000000001000011100000000000000001000000000000
000000100000001000000000000000000001100000010000000000
000001001010001111000010011111001001010000100001000000
000000000000001101100000010000000000000000000000000000
000000000000001001100010010000000000000000000000000000
110010000000110000000011100000011100000100000100000000
010000001100001111000000000000010000000000000000000000

.ramt_tile 19 20
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000001111111000000011000000000000
000000000000000101000010100001111001000011100010000001
111001000000001001100111101001011101000010100010000000
100000000000011001100100000011011000000010110001000000
110000000000000000000111101000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000000000000001000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000000111000000001000000000000000000100000000
000001000110000000000011110101000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000100000000000010000000100000000001000000000000

.logic_tile 21 20
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000010000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000010000000000000000000000000001111000000000000000000
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010001100000000000000100000000
000000000000000000000010100000100000000001000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000011100000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000010000001000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000001100000001000011000010000000000000000
000000000000000101000010110101001001100000000000000001
000001000001000000000000001101101000101001010000000000
000000100000000000000000000001010000000010100000000001
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000010
000000000000000000000000000000011111001100110100000000
000000000000000000000000000000011010110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 21
000000100010000111000110100001100001101111010000000000
000001000010000000000110010000001101101111010000000001
111000000000001111000000010101011010101110000100100000
100000000000000101000010000001011001001011100000000000
010000100010001001100000001111101101001110000000000000
010000001010000011000000000111111001001111000000000000
000000000000000011000110000001101100010100000000000000
000000000000000011000000000000000000010100000000000100
000001100000001000000111001101011010010100100000000000
000001000000000001000100001111001110101100110000000000
000000000000001000000110000011101111000110100000000000
000000000000000001000010001011001010010110100000000000
000010000000000111100000001101011111011101000000000000
000000001000000000000000000111011111001110100000000000
000000000000000111100011111000011010010011100100000000
000000000000000000000011001011001000100011010000100000

.logic_tile 3 21
000010100000011111100110000001011110100001010000000000
000010001000001001100000000001111011000001010000000000
111001000000001111000111101001101111000001000000000000
100010000000000111100010011001011101101001000000100000
110000000000100001100111110101011011110001010100000100
010001000100000101100111110000101010110001010000100000
000001000000000001000000000111001011101111010000000000
000010100000001001100010011111011011101111100000000000
000011000001000000000110100011011010101000110010000000
000010000100000000000010000101111011011000110000000000
000000000000000000000111100000011000110000000000000000
000000000000000000000111110000001010110000000000000000
000010100001000101100011011111011001000110000000000000
000000000100100111000110101011001001001011000000000000
000000000000000000000000010001001011111001010000000000
000000000000000000000010000001001011100110000000000000

.logic_tile 4 21
000000000001001000000111101111111101001000010100100000
000000001010110101000110110011001011111111110011000010
111000000000000101000011110001111110011001110100000000
100000000000001101100110001111101001110110010001100001
110100100100000000000111110001011001010110100100100000
010101000000100000000010001001111010101001110000000011
000000000000001111100110100001000000111001110110100000
000000000000001011000000000011001001100110010001100000
000000000001000101000000000000000000100000010010000000
000000000000100000000011101101001110010000100000000000
000010100000001001100000011101111100010000100000000000
000000000000000111000010111111111011000001010000000000
000001000001010101100111101111111010010000100000000000
000000100000000000100110100111101111000010100000000000
000001001100000111100000010101111001001111000100000000
000000000000000101000011001001001000001111010011000001

.logic_tile 5 21
000000000000001000000110101011101100101000100100000100
000000000000000011000111100101011011101000010000100000
111000001110001111000111001001111010100001010100000000
100000000000001011000100001001001101100010010000000001
000000000010000111000111010011001101101000000100100000
000001000000010000000111001001101010101110000000000100
000000000000000011100000001101011100110110100000000000
000000000000000111100011101101001111111001100000000000
000000100011000111000110000101101001101101010100000101
000011000010100000000100001111111010001000000000000000
000000000000000111000011110101111101111000100100000001
000000000000001111000111101011011010010100000000000001
000000000000001000000110000111011101000110000000000000
000000001000000111000110000001011110000001000010000000
110010000000000111100000000111011011100000010100000000
100000000000000000000000001101101000100010110000100001

.ramb_tile 6 21
000000000001110000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000101010100000000000000000000000000000
000001000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000001000000000000000000000000000000
000000001000100000000000000000000000000000
000010100110000000000000000000000000000000
000001000000000000000000000000000000000000
000010101001010000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000010000001101001100011100101111100100000110000000000
000000000010010111000111100111101011000000110000000000
000000001100000000000000010111001010100001010000000000
000000000000000000000011010000111101100001010000000000
000000000000000111000010001000001001000110110001000000
000000000000011111100110110101011111001001110000000000
000000000011010101000010110001011001010111100000000000
000000000000101101000011100101011010001011100000000000
000011101010000101100010001001001110100000000000000000
000010000100001001000011010011011010010110100000000000
000000001110100101100111101011001101110110100000000000
000000000001001111100100000111011111111001100001000000
000000100000000001000110001011001010001000000000000000
000001001000000000000011000011011001101001010010000000
000101000000000000000010001111111010000010100000100000
000000100000000011000111111011110000101011110000000000

.logic_tile 8 21
000100000001010000000000001111011010111100000000000000
000000001010000111000011101111000000111101010011000000
000100000000001000000011101011011100010111100000000000
000000000000000101000100001001011100000111010000000000
000000000110110111100000000111001110010111100000000000
000001001010010000000000001001101000001011100000000000
000000100000101001100000011011011011111110110010000010
000001000001010001000011011111101101111110100000000000
000010100110000011100111011111111010101000000000000000
000000000101011111100010000111011110100100000000000000
000000000000000011100111001111101111100001010000000000
000000000000000000000010010011001110010000000000000000
000000000000000011100010100000001100110000000000000100
000000101000001001000010010000011111110000000000100000
000000001010101011100111011001101010010110100010000000
000000000001011011100110111001000000000010100000000000

.logic_tile 9 21
000000000000000000000000000111011100110100000001000000
000000001110000000000000000101011011101000000000000000
111010000000100000000000000000000001000000100100100100
100001000000001101000000000000001110000000000000000000
010000000000000111100111101000000000000000000100100100
000001000000000000100000001011000000000010000000000000
000000100000000000000000000000011000000100000100000001
000001100000000101000000000000000000000000000000000000
000000100010100000000010100000000000000000000100000000
000000000100010000000000001111000000000010000001100000
000000000000000000000111100000000000000000100100000000
000000000000000000000010010000001101000000001001100000
000000000011101101100011100000000000000000000100000000
000000000000100111000000000111000000000010000000100000
110010001100000000000000000000000001000000100100000000
100000000000000001000000000000001010000000000010100000

.logic_tile 10 21
000000000000010001100111101111000000010110100000000000
000000001000100000100010000001101101000110000000000000
111001000000001011100111000000011010111101000000000000
100000000000001001100000001001011100111110000010000000
010001100110010000000111100101101101101000000000000000
000000000000010001000110111001011000100000010000000000
000000000110000000000010100011101110101001110100000100
000000000100001001000000000000001010101001110000000010
000100000001010011100011110001011101111000000000000000
000000000001100000100011011011001110110000000000000000
000010000001011111000000000101001001100000010000000000
000000000110000001000000000001111010100000100000000000
000001000000001111000000010111011000011100100100000000
000010000110000001100010000000001110011100100000100010
110001000000000001100000001000001110001101010110000010
100010001000000000000000001001001011001110100000000010

.logic_tile 11 21
000100000001000000000000000000001001001100111000000001
000000000100100000000000000000001010110011000000010000
000001001100000000000000000000001001001100111000000000
000000100000100000000000000000001101110011000010000000
000000100000110101100000000000001001001100111000000000
000011100110100000000000000000001110110011000010000000
000001000000000111000000000111001000001100111000000000
000000100000000000100000000000100000110011000000100000
000010100000000000000000010000001000001100111000000000
000000100000000111000011100000001010110011000010000000
000000000000100000000111000011001000001100111000000000
000000000001000000000100000000000000110011000010000001
000000000000010000000010100000001000001100111010000000
000000000000011001000100000000001101110011000000000000
000001001110000111000000000000001000001100111000000000
000000100000000000000000000000001110110011000000000100

.logic_tile 12 21
000110001010000000000010010101001000001100111000000000
000001000110001111000011110000001000110011000000010000
000000000110101000000000000001001000001100111000000000
000000000011011111000000000000101100110011000010000000
000000000000001000000000000001001001001100111000000000
000010100100001111000000000000101000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101111110011000000000000
000010000000100001000000000111001000001100111000000000
000001000110010111100011110000101101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000001001000000000000001111110011000000000000
000000000000100000000011100111001001001100111001000000
000000001011000000000111000000101111110011000000000000
000000001110000000000111100011001000001100111000000000
000000001100000000000100000000001111110011000000000000

.logic_tile 13 21
000000000111000001000000011001011010101000000000000000
000010101010100000100010101001001100010000100000000000
111000001110000101100000000000001110011101000100000000
100010100000000000000010010011001111101110000000000001
010000000001001111000000000111101100101001110100000000
000010100000100001100000000000101010101001110010100000
000001000000001000000000001001101100000001000000000000
000010100000000101000000000001111000100001010000000000
000000000111011101100111111011101101100000010000000000
000000001010000111000011100011011111110000010000000000
000001000000000001100111110001101001101000000000000000
000000000000001111000010000001111110100000010000000000
000000100000101011100111110111001011110000010000000000
000001000000010111100010101111001111110000000000000000
110000000000000000000111010011100001111001110100000000
100000000000001111000010100011101101101001010001100000

.logic_tile 14 21
000010000001010000000110000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
111000001100001000000010001001100000101001010000000000
100000000000001011000111101111001100100000010011100000
000010100000000000000011010001001101000110100000000000
000000001100000011000111110000101111000110100000000000
000000000000000111100110010011011111110000010000000000
000000000000000000000011101111111111100000000000000000
000010000000010011100111101000001100000111000000000000
000000000110010000000011111001011011001011000000000000
000001000000000000000000001001001111111111110100000001
000010100000000000000011001101011001111001010000000001
000011000001010000000011111011001011101000010000000000
000001000000100000000111010001011011010000100000000000
110000001010000000000111110011111011110000010000000000
100000000000000000000011000101101111010000000000000000

.logic_tile 15 21
000010100000000000000010011001101000010000000000000000
000001001010001101000011100101111001000000000000000000
000000001010001111100111000000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000000000000010000000000001001111000000000001
000000000000000000000100000000001000001111000000100001
000000000000000111100000000101001001100001010000000001
000000000000000000100000000000111000100001010000000000
000010100001000000000000001000000001010000100000000010
000000000000100000000000000011001101100000010000000111
000000101110000000000000000011101011100000000000000000
000000000000001101000010000000111001100000000000100010
000010100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000001000000000000001001000000000000000000000000
000000100000000000000000001001000000101001010000000000

.logic_tile 16 21
000000000001011101000110111011011101101001000010000000
000000001100100101100010000001111011101001010000000000
111001000000001101000000011000000000000000000100000010
100010100000000101100010000111000000000010000011000011
010000000000000000000011101000000001101111010000000000
010000000000000001000011101101001000011111100000000000
000010000000000111000010100001101010000110000000000000
000000000000000000000100000001111011001001010000000000
000000000000000000000110000101011100000001010000000000
000000000000001101000000000000110000000001010000000001
000000000001010000000110000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000111100000000111101010001111000000000000
000000000000000000000000000111101000001100000000000000
010000000000011000000000001011000000000110000000000000
110000000000100001000010010001001001101001010000000000

.logic_tile 17 21
000000100000000101100000000000000000000000000000000000
000001000000010101000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111000000001001001010010000110000000000
010000000000000000000010100101011001011001110000000000
000000000000010111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000011000001001001010000100000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000001010000100000100000000
000000000000100000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000010000011010000100000100000000
000000000000000000000011100000010000000000000000000000
111000000000000000000110110001000000000000000100000000
100000000000000000000011110000100000000001000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001011000000000010000011000000100000100000000
000000000000001111000011100000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111001000000000000000000000111100000000000000100000000
100000100000100000000000000000000000000001000001000000
010000000000001000000010000000000000000000000000000000
010000000000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000001000000
000000100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000001000000
000000000000100001000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000010001100000000000000100000000
100001000000000000000011010000100000000001000000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000001100110000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
111000000000000000000000000000001000001100111100000000
100000000000000000000010100000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000101000000000000001000001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001001100110001000001000001100110100000000
000000000000000001000000000011000000110011000000000000
000001000001000000000000001001011100101000000011000101
000000100000000000000000001001010000000000000010100111
000000000000000000000000000011011101100000000000000000
000000000000000000000000001001101100000000000000000000

.logic_tile 2 22
000010000000000000000000010000011010111110100110000000
000000000000000000000010001001010000111101010000000001
111000000000001101000000001011100001010000100000000000
100000000000000001000011100011001101000110000000000000
000000001111000000000000011011001011000110100000000000
000000001011100000000011011001111010010110100000000000
000000000000100111000000010011111010011101000000000000
000000000001010000000011011101001111001110100000000000
000000100000000001100110001111011101101011010000000000
000011000110000000000000001001111110001011010000000000
000000000000000111100011100001101110111111110100000000
000000000000000111100100000011000000111110100010000000
000010100000000011000000011001100000111111110101000000
000000000000000000000011011111000000010110100000000000
000000000000000111100110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 3 22
000010100000000000000011111111100000010000100000000100
000000000010000000000110001011001100000000000000000000
111000000000001000000000000101100000000110000000000000
100000000110001111000010010000001010000110000000000001
010001101110000111000110001111001101111110110000000000
010001000000010001100000000011001000101001010000000000
000000000000000001000110000111111001000010000000000000
000000000000001001100010100000111110000010000000000000
000100000001001101100000000101100000001111000001000000
000000000000100011000010000101001011000110000000000000
000000000000001000000000000011001111101100000000000000
000000000001000111000011101001101011001100000000000000
000000000101010001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
110000100000000000000010001000011010010000000100000000
100000000000000001000110101111011100100000000000100010

.logic_tile 4 22
000101000000000000000010100101101101101100000000000000
000010000000000101000000000001101101001100000000000000
111010000000001101100010110101101010111110100110000000
100000000000000111000011100000000000111110100000000001
010000000110000101000110101111011100111111000000000000
110000000000100000100110101101001101010110000000000000
000000000000001101000110011011111000001000000000000000
000000000000001011100011100111011011001001010000000000
000001100000101111000000000111011101110110100000000000
000001000001000011000010000011111111111010100000000000
000000000100001111000011111111001111101011010000000000
000000000000001111100110010011101000000111010000000000
000001000010001001000110011101111111000110100001000000
000000100000000001000011010111011000001111110000000000
110001000000000011100111111001111100011100000000000000
100010100000001111100011011001101001001000000000000000

.logic_tile 5 22
000000000000001101100110000101100000001001000110000001
000000000100000001000000000000001000001001000000000001
111000000000000001100111110111111000100000110000000000
100000000001000000000111110111011111101111110000000000
110000000100100000000011101111011001111001110000000000
110010000011001111000111110111101101000111010000000000
000000000000001000000000000111001011111111000000000000
000000000000000111000010111101011001010111000000000000
000010100001100000000000000111001001110001110000000000
000000000000111111000011001011111110100111010000000000
000000000000000000000000000101001100100010110000000000
000010100000000000000011000101101011101011110000000000
000001000000011001000011110101100000000000000100000011
000000000000001101100011100000100000000001000011000011
110000000000000111000000000000000001100000010010000001
100000000000000000100010110001001111010000100010100000

.ramt_tile 6 22
000001000111010000000000000000000000000000
000010100010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000010000000000000000000000000000000
000000100100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000010000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 22
000010101010000000000011010011111010010111100000000000
000010100000000101000011110011101110000111010000000000
111001001010000000000010001001011100010000100000000001
100000100000001101000100001111001010000000100000000000
010000000000001011100010000011101001011100000000000000
110010101010000001000100000000111000011100000000000000
000010000000001111000000000111011111010111100000000000
000001000000001011100000001111001101000111010000000000
000010100000100011000110010000000001000000100100000000
000000100000010001100011000000001111000000001000000010
000000000000101101100010000101011011000000000000000000
000001000001001011100111111011001110000110100010000000
000001100000100111000000001111011100001011100000000000
000010000100001001000011010011001101101111010000000000
110100000000000111000111000001011101101111010000000000
100000000000001011100111100011111001000111010001000000

.logic_tile 8 22
000010001010000011100010011001111010010111100000000000
000000000000000000100111111011111010000111010000000000
111000000000000000000111011101101000110000010000000000
100000000000001001000010100101011111100000000000000000
110011001010010111000000010001001010101000000100000000
110011000010101111100010000000010000101000000000000010
000000000000001111100111001001111100110000100000000000
000000000000101011000111000111101001100000010000000001
000010100110001111000010101111001101010111100000000000
000000101110000001000100001111001000001011100000000000
000010100000001000000110010101101100111011110010000000
000000000000000001000010001011101010110011110000000001
000000000000000000000011100001001010010100000000000000
000000100000000111000110110000010000010100000000000000
110000000000000000000111001000000001100000010100000000
100000000000000001000110111111001101010000100000000010

.logic_tile 9 22
000010000000001111100000010101101100010111100000000000
000000000000001111100011101111101011000111010000000100
000001000000011001100111101001001011010111100001000000
000010100011001011000000001101111110000111010000000000
000000000000001111100010011011101110000100000000000000
000000001101010111000010000101011110000000000000000000
000000000000001001000111110101111111000010000010100000
000000000110001111000111100000111001000010000000100000
000000000000101011000111100011011000111100000000000100
000000000000000111000011110101100000111110100000000000
000001000000000101100000000011011100101000000000000000
000010100100000001100011110111111010011000000000000000
000000100010000111000111000001011010000110100000000000
000001000000001111000111000011011000001111110000000000
000000000110011000000011100011111001000000000000000000
000000001011011101000000001101001010010110000000000000

.logic_tile 10 22
000000001010100001000111101001011010100000000000000000
000000000000001111000100000101001111110000010000000000
111000000000000000000000010000000000000000100110100000
100000000000000111000011110000001011000000000000000000
010000000010001111000010100011100000010110100000000000
000010001011010001000110110011001010000110000000000000
000000000001000111100000000001111000110100110000000000
000000000000001011100000000000011010110100110010000100
000000000000000000000000011001011011100000000010000000
000000000000000001000011010101001111110000010000000000
000000100000100001100010001011001110100000000000000000
000000001101000000000000001011001110111000000000000000
000011000101011001000111100000001000101101010100000000
000000000001000111000100001101011000011110100000000010
110000000000000000000010000000001100000100000100000000
100000000000000000000000000000010000000000000010100000

.logic_tile 11 22
000000001000000111100000000111001000001100111000000000
000100000110000000100000000000100000110011000000010000
000000000001100000000110000000001000001100111000000010
000000001110010000000100000000001010110011000000000000
000010100000101000000000000101101000001100111000000000
000100100001010111000000000000100000110011000000000000
000000001110101000000010110111101000001100111000000000
000000000000011011000011100000100000110011000000000001
000110000000000000000111000011001000001100111000000000
000001001010010000000100000000100000110011000000000000
000000001010000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000011001000000000000010000111001000001100110000000000
000010000000000011000011100000000000110011000000000100
000000000000000000000111001101101111100000010000000000
000000000000000000000000001001111010010000010000000000

.logic_tile 12 22
000010100000010000000000000111001001001100111000000000
000000000111010000010000000000001101110011000000010000
111000000000100111100000000011101001001100111010000000
100000000001010000100011110000101000110011000000000000
010000000000000000000000000011001000001100111000000000
000010100000010000000000000000001101110011000000000000
000000000000100111000000000101101000001100111000000000
000000000000000000100000000000001100110011000000000100
000010001000000011000000010111001001001100111000000000
000010001100001111000011100000101101110011000000000000
000000000000100000000000000011101001001100111000000000
000000001110000000000010010000101110110011000000000000
000000001111000101100000001000001001001100110000000100
000001000100101001000011111011001001110011000000000000
110100001110000000000000001011001110111100000100100000
100000000000001111000011111111000000111110101001000010

.logic_tile 13 22
000010100001011001100110011001000000100000010100000000
000000000100000001100010000011001001110110110000100001
111000000000100001100000010111111100101000010000000000
100000000000010101000011011101011001010000100000000000
010000000001000000000000001101111110101011010000000000
000000000001100000000011101101111111100111010000000000
000000000000000001100111110111011111101000010000000000
000000000000000000100110001011111100000000010000000000
000000000001001111100110001011000000111001110000000000
000000000000100101000100000101001000010000100000000010
000001000001011111000000010001111000111100000100000000
000000001110101111100011110001100000111101010001000000
000000000001011111100010001000001111111001000000000000
000000000100001001000000001101001111110110000000000000
110001000000000111000010011011001110101001010000000000
100000000000000000100011110001000000101010100000000010

.logic_tile 14 22
000010000000001001100000001000011011110111110100000000
000000001100001011000010010101001110111011110000100100
111000000000000011000110110011101110010000100000000000
100010000000000000100111101111111010000000100000000000
000010100001011000000110000001011000010111110000000000
000000000000001111000000000000010000010111110000000000
000000000001000111000000000001011001100000000000000000
000000000110100101000000000111011110010110100000000000
000000000000100000000000010000000000000000000110000001
000000000000000000000011001011000000000010000000000000
000000000000001111000110010001001001100000000000000000
000000000000000111000011100111011110010110100000000000
000000000001010000000110100011111000111111110100000000
000000000000100111000010101101100000010111110010000000
110000000000000001100111101011111111010110000000000000
100000000000001101000110011111011100111111000000000000

.logic_tile 15 22
000000000001111000000000000101001110010000000000000000
000000000001011111000011110000111111010000000000000000
111000000001111000000000000000000000000000000000000000
100000000001110101000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000110000000000010100000000000000000000000000000
000010100001011001100000000001000000000000000100000000
000001001100001001000000000000000000000001000000000000
000000000000000000000000001101111100101101010000000000
000000000000000000000000000101011110010110100000100000
000000000000000000000110100000011000111100110000000000
000000000000000000000000000000001011111100110000000000
000000000000000001000110010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010010100001110000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000011100010000111100000100000010010000000
000000000001000000000000000101101111111001110000000000
000000101010000000000000000101001101000000000000000000
000000000000000000000000001101101110100000000000000000
000010000000001101000010000001011100000010100010000001
000001000000000101000111110101010000000000000010000101
000000000000011001100000000101111111010000000000000000
000000000000101001000000000101011110110000000000000001
000010100000001000000010000101000000010110100010000110
000001001100000111000000000101000000000000000010000001
000000000000000000000111000101011101000000100000000000
000000001000000111000100000000001010000000100000000000
000010100000000001000010100111001100000110110000000000
000001000000000000000010010000111110000110110000000000
000001000000001000000110010111001100000000010000000000
000000101110001001000010000000001001000000010000000000

.logic_tile 17 22
000000000001001111100010111001011100010000100010000001
000000000000100101000111010001101011100010110011000010
000000000001011001000000010111011010100111010000000000
000000000001000101100011011101101100010010100010000000
000000000000000111100111100000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000000000000011100000000001011100101010100000100000
000010000000000000000010001111000000101001010000000000
000000000000000001100000000001001101111101110000000000
000000000000000000100000000000001001111101110001000001
000010100000000001100000001011101010000100000000000000
000001000000000111000000001101001111101100000000000000
000000000000000101000010000011011000101011110010000000
000000000000000000000011100111001001000110000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000010101001111100101010100000000000
000000000000000000000100001101100000101001010000000100
000000000000000000000110001000001011000111010000000000
000001000000000000000000000011011110001011100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001001000000000000000011100101000110000000001
000000000000100111000000001001011100010100110000100000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000010000000001101000000000000100000
000001000000000000000000000000000000000000000000000000
000010000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000010000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
111000000000000000000000000011011100110011001100000000
100000000000000000000000000000001101001100110000000000
000000100001000000000000000111001000110011001100000000
000000000000100000000000000000001100001100110000000000
000000000000000000000000000111001000110011001100000000
000000000000000000000000000000001111001100110000000000
000000100000001101000110110111101000110011001100000000
000001000000000011000010100000101100001100110000000000
000000000000001101100000000011001000110011001100000000
000000000000000101000000000000101111001100110000000000
000000000000001101100000010011001000110011001100000000
000000000000000101000011000000001100001100110000000000
110000000000000101000000000011001001110011001100000000
110000000000000000000010100000001100001100110000000000

.logic_tile 2 23
000001000000000000000110100000001010000011110000000000
000000100000000000000000000000010000000011110000000000
111000000000000101100110100000000000010110100000000000
100000000000000000000000001001000000101001010000000000
000000000000010101100000010000011000000011110000000000
000000000100000000000010100000000000000011110000000000
000000100000000101000000000101000000010110100000000000
000001000000000000100000000000000000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000100000000000000000001101001111000000000000
000000000000001000000000010000000001001111000000000000
000000000000000001000010000000001001001111000000000000
000000000001000000000000001000000000000000000100000000
000000000100100000000000000011000000000010000000000000
010000000000000000000000000011101010100000000000000000
110000000000000000000000001001101011000000000000000000

.logic_tile 3 23
000000001100000000000000000111011111110110010000000000
000001000000000000000000000000001011110110010000000000
000000000000000111100010111011001010101010000000000000
000000000000000000000011001101001010001011100000000000
000000000001011101000000001111111010111110100000000000
000000001000000001000000001101011010111111010000000000
000000000000000001100010110101101101010000010000000000
000000000000000000000110000011001000110000100000000001
000010100001100001100000001011111100100000010000000000
000000000001110101000010011001011110010000000000000100
000000000000000001000010001001101101000000000000000000
000000000000000111100000000011111101001000000000100000
000000000010000001000000000001101111100000000000000010
000000000000000101000011100000111100100000000000000000
000000000000001000000000001101101011001111110000000000
000000000000000101000000000111101011000111110000100000

.logic_tile 4 23
000000000000000000000110000101011000010100000000000000
000001000000010000000011110000100000010100000000000100
111000000000001101100110000011111111000000000000000000
100000001010001101000000000111101010010000000000000000
010000101110010111100000010000000000000000000000000000
010000100100000000010010100000000000000000000000000000
000000000000001000000011101101111110000010000000000000
000010000000001111000110000111111111000000000000000000
000001000010000001000000000011111010000111100000000000
000000000100000000100011001011011110000111010000000000
000000000000000011000011111001111011000011100000000000
000000000000000000000011011011011001000011000000000000
000000100001110011000111110111101000000011110100000000
000001000000000101100011000101111111010011111001000000
110000000000001111000110011011100000001001000000000000
100000000000000011000011011011101100101001010000000000

.logic_tile 5 23
000001000000000111000010000000001011000000100000000000
000010000000000101100000001101011110000000010000000000
111000000000000001100111011101101100110000100000000000
100000000000000111000010000001001101100000010010000000
010001000000010000000110001001001110101001010011000011
100000000000000111000010001001000000000010100010000011
000000000000000111100010100000000000000000100100000000
000000000000000000100110100000001011000000000000000000
000101000001001000000111000001111111010000100000000000
000000000000101011000100000011111111000000100010000000
000000101100000000000000010101111100000010100000000000
000001000000010000000010110101111001000010000000000000
000010100110101000000011100101100000010110100000000100
000010000100010001000100000001100000000000000010000000
110000000110001111000110000001101111000110100000000000
100000000000000011000010011001011110001111110000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001110000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 23
000000001000011000000111100111101100010111100000000000
000000000100001111000110001001001000001011100000000000
111001000000000000000000000111101111000000000000000000
100010100000000000000000000101001100000110100010000000
110000000000001000000000010000000001001001000010000101
110000000010000001000010000011001101000110000010000010
000001001100000000000000000011100000000000000010000000
000010100000000000000000001101000000101001010000100011
000010100000010011000000010111100000000000000100000000
000010100001001111000011010000100000000001001000000000
000000000000001011100000010011000000000000000100000000
000000000000000111100011010000100000000001001010100000
000000000001010011100010000000000001000000100100000000
000000000000000000000100000000001111000000001000100000
110000000000001011000010010011101100111000100000000100
100000100000000011100111000000101001111000100010100010

.logic_tile 8 23
000001100000100101000110010101101101000000100000000000
000010100110010001000011010111101101000000000000000000
000001000000000001100110010000011000000001010000000000
000000100000000000010010101101010000000010100000000000
000000000000001101000110101101001110100000000000000000
000000000111011111100010001101011100000000000001000000
000000000000001000000110001001001100000110100000000000
000000001000000101000110101111011100001111110000000000
000001000000001001100000010011111000101011110010000000
000010000000100001000011101001101011111011110000000100
000000000000100000000110101111100001000110000000000000
000000000001010000000010011111101001001111000000000000
000001000110100101100110100001001000101011110000000110
000010000000000111000111101111011011111011110000000010
000000001100000000000011100000001011001000000000000000
000000000000000000000111110111001010000100000000000000

.logic_tile 9 23
000000000110001000000110000001111010010111100000000000
000000000001001011000000001111001100001011100010000000
111000000000001111000111000000001100000000110000000000
100000000000001111100110100000011001000000110000100000
010000001010010000000111101111011101001111110000000000
110000000101010000000100001101101000001001010000000000
000000000000001000000111110000001100110000000100000000
000000000000001111000111110000011001110000000000000010
000000100110000000000011110111100001010000100001000000
000001100100001001000111100011101001110000110000000000
000010101111010011000011101011011111000110100001000000
000000000000001111000110011101001010001111110000000000
000010100000001000000011000011011001101001000000000000
000001000001000111000011110001111101010000000000000000
110000000001010101100000001011111100100001010000000000
100001000000000000100010001011011110100000000000000000

.logic_tile 10 23
000000000000000011100111100000011000000100000100100000
000010100000000111100000000000000000000000000001000000
111000001101011101000011010001001110010111100000000000
100000000000000001100110101011001110000111010010000000
010000000000000011100010010111000001110000110010000001
000010001100000000100011100101101000111001110000000000
000000000000001001100111111101001101110000010000000000
000001001100000011000111110101111001110000000000000000
000000000111010000000111011011101011101000010000000000
000000000000000000000110100011111101001000000000000000
000000001010001000000010011011111111100000000000000000
000000001110000111000111010111101011110000100000000000
000010100000011111100000001001000001110000110000000101
000001001110101011000011101101001001110110110000000000
110000000000000111100000000101011010111100000000000000
100001000000100001100000001001000000111110100010100010

.logic_tile 11 23
000100000101000111000111001101011100111000000000000000
000000000101010101100000000001111110110000000000000000
000000000000000001100000000001101011100001010000000000
000000000000000101100000000001001010010000000000000000
000000000000001111100010010001001000101000010000000000
000000001010001001000011111101011010001000000000000000
000000000001111101000010111001001100101000000000000000
000000100000101001000011000011001011110100000000000000
000000000001011000000000000101011011000111000000000000
000000001010001111000000000000111011000111000000000000
000000001000000001100011110001001010100000010000000000
000000000000000000000110000101001000010000010000000000
000000000000010001100000001001011000101001000000000000
000000001110000000000000000101001010100000000000000000
000010000000100000000000001101111100101000010000000000
000000100001000000000000001011011011010100000000000000

.logic_tile 12 23
000000000001011111100111111101100001010110100000000000
000000000001000001100111011111101011001001000000000000
111000000000000000000111000101101100010110100000000000
100000000000001111000000000111010000000010100000000000
000001000001010111100000000011011100111101010000000000
000010000110000000000010100011110000010100000000100000
000000000000001001100111111101100000101111010100000000
000000001010100001000011011001101001001111000000000100
000000100001011011100111110011011111010111100000000000
000011100000000101000110010101001011001011100000000000
000000001100001111100010100001001100101000010000000000
000000000000000111000100001101111000001000000000000000
000010101001010000000000001011100000111111110110000100
000000100110101111000000000111001000011111100000000000
110000000001010101100111101011111000111110100100000000
100000000000100001000000000101000000111111110000000100

.logic_tile 13 23
000010000000000000000111101000000000110110110100000000
000000000110000000000111001011001111111001110000100100
111000000000000111100011110111001100010111100000000000
100000000000001111100111100011011110000111010000000000
000010101000000111000111111011101011111011110100000000
000001001010000011000011101001001011101011110001000000
000000000000001001000111101111001011001011100000000000
000000000000000001100111101101011000010111100000000000
000010000000000011100000001111001010000010000000000000
000000001100000000000010011111111010000000000000100010
000000000001011101100000011101111101100001010000000000
000000000000101101000011101111001010000001010000000000
000010100011010111100110110111111011010110000000000100
000001000100001111000011000111011110111111000000000000
110000000010001111100111001001011000000000000010000000
100000000000000101100110001001101001101001000000000000

.logic_tile 14 23
000010000000001000000010011011001011110000100000000000
000000001110000111000111100001001110010000100000100000
111100000000001000000000010101111001110000100010000000
100000000000000101000011100011001100100000010000000000
010000000000001000000111000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000111100000000001111001110000100000000000
000000000000000000100000000011011100100000010000000000
000010000001010111000111100011001000101011000100000000
000000001010100111000000000000111000101011000000000010
000000000000100011100000000111111001100000000000000000
000000000000010000000000000011001110101001010000000000
000000000100000000000000001011011100110100000010000000
000000000110000000000000000001001100010100000000000000
000000000010100011100000000101011001110000100000000000
000000000000001001000000000011101100100000010001000000

.logic_tile 15 23
000000000000000000000010000000000000000000000000000000
000000000100000001000100000000000000000000000000000000
111001000000001000000010000011000000010110100000000000
100000100000000111000100000111100000000000000000000010
000000000000000111100000000111000000000000000100000000
000000000100000000100000000000100000000001000000000000
000001001010010000000011100111011010011001110000000000
000000000000100001000000000011111001000110100000000000
000000100000000111000110100000000000000000000000000000
000001000000011001100010110000000000000000000000000000
000000000010000000000000000111111000111001000010000100
000000000000000000000000000000101001111001000000000001
000000000001010000000111010001101100110110000000000000
000000000000001101000010010001111100110101000000000100
000001000000010000000110001000001010010011100000000000
000010100000100000000000000101001100100011010000000000

.logic_tile 16 23
000000000000000001100000001001101110000110000000100000
000000000000000000100010100111011001000101000000000000
111010000000000111100011110001011001000001010000000000
100001000000000111000110101111101111001001000000000000
010000000000000001000011111001011010100000000000000000
110000000000000000000011101001011110000000000000000100
000000000000000000000111010101101110001001100000000000
000000000001000000000110011111111101010110110000000000
000010100000001101100010000111011000000010000000000010
000000000000001001100000000101111001001011000000000000
000000000001110000000000000000000000000000100100000000
000000000001010000000000000000001100000000000000000000
000000001010000101000010001011001110010000100000000000
000000000000000000000010101111011001010000010000000000
000000000000000001000010010011000000101001010000000000
000000000001010000100011111101000000000000000000000000

.logic_tile 17 23
000000000000000000000011101101001100000111000000000000
000000000000010000000111110011101101000001000000000000
111000001100000000000000010001101101000011100000000000
100000000000000000000011001101111010000010000000000000
010000000000000111100000000101011100000111000000000000
010000001010000001000010110101111101000001000001000000
000000000000101111000110000111101100000010010000000000
000010000000001011000000001001111011000001010000000000
000000100000100001000000010111101010000110100000000000
000011000001000000000010011011111111001000000000000000
000000000000101000000010000101100000000000000100000000
000000000000011011000000000000000000000001000000000000
000000000000000000000010011111011111000101010000000110
000000000000000000000010000111101011000110100010000011
000000000000101001100010010011011010000000010000000000
000000000001001001000011010101101011001001010000000000

.logic_tile 18 23
000010100000101000000000010011001110000110110000000000
000000000001010001000010000000001101000110110000000000
111000000000010001100000010101001100010101000000000000
100000000000100000000010001011011111111110000000000000
010000000000001011100111000111000000000000000100000000
110000000000000111000111100000000000000001000000000000
000000001100101111100000000011011011000010000010000000
000000000001010111100000001101101010000011010000000000
000000100000000111100111001001111100010100110010000001
000000000000000000000010111001001001000000110001100000
000000000000000011100010001111001100000010000000000000
000000001010010000100100001011111010101001000000000000
000000001111000000000010010111001101000000100000000000
000000000000100001000011011011001010010000110000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000001001101011001100001000001

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000110000000000000000000100100000000
000000100000001111000000000000001000000000000001000000
111000000000000000000110000011101101000000000000000000
100000000000000000000010111001001011000000100000000000
110000000000000111100000010111100000000000000100000000
110000000000000000000010000000100000000001000001000000
000001000001100000000000010000000000000000000100000000
000010100001010000000010001111000000000010000001000000
000000000000001000000000001101001000000010000000000000
000000000000000001000010001011111100000000000000000000
000000001110000000000000011111001101001110000000000000
000000000000000001000010001001011110001000000000000000
000000000000000001000111110000000000000000000100000000
000010100000000000000111100101000000000010000001000000
000001000000000000000000010001100000000000000100000000
000010100000000111000011010000100000000001000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000100001000000000000001101000001100111100000000
000000000000000001000000000000001000110011000000010001
111000000000000011100110000101101000110011001100000000
100000000000000000100000000000101111001100110000000100
000000001100000111000000000001101000001100111100000000
000000000000000000100000000000001101110011000000000100
000000000000000001100111000101001001110011001100000000
000000000000000000000100000000001000001100110000000001
000000000000000000000000010001101000110011001100000100
000000000000000000000010000000001111001100110000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001000110011000000000001
000000000001000000000110110001101001001100111100000001
000000000000100000000010100000001101110011000000000000
110000000000000101100000000101101001001100111100000000
110000000000000000000000000000101001110011000000000100

.logic_tile 2 24
000000000000000101100000011111111111100000000000000000
000000001000010000000011000111011111000000000000000000
000000000000001011100010101000000000010110100000000000
000000000000000101000000001111000000101001010000000000
000000001100100101000000000001000000010110100000000000
000000000001000000100000000000000000010110100000000000
000000000000001000000000000001100000010110100000000000
000000000000000011000000000000000000010110100000000000
000000000001101000000000000101111001101000010000000000
000000000001110001000000001111001100111000100000000000
000000000000000000000111001000001101100000000000000000
000000000000001111000000001011001001010000000000000001
000010000001011000000111100111100000010110100000000000
000000000110000101000000000000000000010110100000000000
000000000001011001100110010001001011000000100000000000
000000000000001001100110010111101000000000000000000000

.logic_tile 3 24
000000000000011001000111101000011100000000100000100000
000000001010001011100000001011001111000000010000000000
111000000000001011100000000001011110010100000000000000
100000000000001001100000001001000000000000000010000000
000000000001000111100110001011101000001101000000000000
000010000000100000100000001011011010001111000000000001
000000000000000000000000001101001111111001110110000000
000000000000001001000010100001101110111110110000100000
000000100000000000000010001011011011010100100000000001
000001000110000000000000000001111111010100000000000000
000000000001010101000000000000001010000000010000000000
000000000000101111000010110001011110000000100000000000
000001000001011011100010101011011011010111100000000000
000000101000000001100100000001111111010111000001000000
000000000000001001100110001000011101111000000000000000
000000000000000001000010001111001010110100000000000000

.logic_tile 4 24
000000100000000000000111110111011100000010100000000000
000010000000000001000110010011100000000000000000000000
111000000001000101000000000101000000100000010100000000
100000000000000000100000000000001011100000010010100000
010000000000000001100111001000001100001000000000000000
110000000000000000000010010111011101000100000000000001
000000000100000000000000000111011110101011110010100011
000000000100000011000000000000000000101011110000000000
000000000000001000000111010000000001100000010100000000
000000000000000111000011010001001100010000100000000001
000010000000011001100000001111001000101001010000000000
000001000000000001000000000111011110001001010000000000
000000000010001011100000011001101001011111100000000100
000001000100001011100010001111011110001111010000000000
110000000000100111000110000000001111000000110000000000
100000000001011001100000000000001010000000110000000000

.logic_tile 5 24
000000001100000111000010001000000000010000100000000000
000000000000000000000010100011001001100000010000000000
111000000000000111000000000011000000111001110100100100
100000000000000111000000000011001111010000100001000000
010000000000000111000111001111100000101001010110000100
110000000010010000000000001011101100011001100001000000
000000000000001001000111101111101111000001000000000000
000000000000000001100011100101001000000010100000000000
000011000001000111000110000001011100000110100000000000
000010101010110111100010000101101101001111110000000000
000000000000000001000000000101101111000111010000000100
000000000110000111000011101011111011010111100000000000
000000000000001011000010001000011111010000000000000000
000000000000000011000010000001001010100000000010000000
000000100000001011100000000000000000100000010000000000
000000000000000011000010000001001110010000100000000000

.ramt_tile 6 24
000001101111100000000000000000000000000000
000010100000110000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 7 24
000100000001000001100110001000000000000000000100000001
000101000000100000000010111101000000000010001000000000
111000001100000111100000001000000001100000010000000000
100000000000000000000000001011001110010000100000000000
010001000001001111000010000001111101101100000000000000
110010100001010111000000000101001101001100000010000000
000000000000000001000010110011101111000010000000000000
000000000000001001000111010000011010000010000000000000
000000000100000000000110100000000000000000100100000000
000000000010000000000000000000001001000000001000000000
000001000000010111100010010101100001000000000010000001
000010100000001001000011111001001011000110000000100111
000001001110000111000011100011011100110100000001000000
000010100001010000100100000101101110010100000000000000
110000000000001011000000000111101000000110000000000000
100000000000000001100000000101011000000010000001000000

.logic_tile 8 24
000000000000101000000000011011011011101011110000000010
000000000001010101000010001011101100110111110001000001
111010000000001001100000011000001010101000000100000000
100001001000000101000010000111000000010100000000000010
110000000000000001100000001000000000100000010100000000
010000000110101101000000000001001001010000100000000000
000000000001011111100111001101111010000110000000000000
000000000000000001100010111101101111000001000000000000
000000000000000000000110001011111110010111100000000000
000000001010000000000110010111011111000111010000000000
000010001000001011100000011001000000101001010100000000
000000101110001101000010100001000000000000000000000010
000000000000000000000111100001100000001001000000000000
000000001100000000000011000000001000001001000000000000
110000000000001111000000011101011000000011000010000000
100000000000001001100010000111011010000010000000000000

.logic_tile 9 24
000000000000100101100000011000000000100000010000000000
000000000100001001000011000001001101010000100000000000
111000100000001101100111100001000000000000000110000000
100001000000000001000011110000000000000001000000100000
010000001010000000000010111101001100000110100010000000
000000000000000000000010100111111111001111110000000000
000001100000001101000010001101100000101001010010100000
000011000000001111100000000011101100011111100000000000
000000000000101111100111110001011001000010000000000000
000000100000011011000011101101001010000000000000000000
000010100000001001100000000011101110101001000000000000
000000000010000111000000001111001110100000000000000000
000000000000001001000010000001111110100000010000000000
000000000000001011000010010011111001101000000000000000
110000000000100001000111101001111111010000100000000000
100000001101011111000111110111111010000000010000000001

.logic_tile 10 24
000010100000001011100011111011011110101000000000000000
000001000001001111000110000011111010010000100000000000
111000000001001111000011101101101111010111100000000000
100100000000000001100011111101011001000111010000000000
000000000110000111000011011001011000000110100000000000
000000000000010000100011101011001100001111110000000000
000001000000000111000110000001011010110111110100000000
000000100011011111000011110000111110110111110000000001
000000000000001000000111010011011011100000000000000000
000010101000001101000010010001101111110100000000000000
000000001010000000000010010001100001101001010000000000
000000001100000111000011111001001110101111010000000110
000010100001000001100011100101000000111111110100000000
000000000100101001000000001011101110101111010000000101
111010100000001000000011011101011000010110100000000000
100001000000101111000011101011110000000010100000000000

.logic_tile 11 24
000000000000000001100010100111011001111101000100000000
000000000000000000100000000000111111111101000000000100
111001000000101101100010101111100001001001000110000000
100000100000010011000000001111101010011111100000000000
010000000000000001000011101101001000111100000100000000
000000000000000101100011101111110000111101010001000000
000000000000000000000000011001111101100001010000000000
000000001110000101000010001011011110010000000000000000
000000001000000000000110000101100001101001010100000000
000000000100000000000000000101101111101111010000000100
000000000000000000000010000111011110010101010100000100
000100100001010000000110010001110000101001010010000000
000000000000000000000111000111001101101000010000000000
000000000110011001000111111101011000101000000000000000
110100000000000000000010011111100000110000110100000000
100001000010000001000011110001101010110110110010000000

.logic_tile 12 24
000000000000001000000011110101100000010110100000000000
000000000100001111000110100001100000000000000000000000
111001000000000000000010101011101000111101010000000100
100000000000001111000000001001010000010100000000000010
110000000001011101100010110000001011111001000000100100
110010000000110101000010010101011100110110000000000000
000000000000101111000010010011111010101000000000000000
000000000001000101100111100101010000111110100000000010
000000000000100000000000001101100000100000010000000010
000000001010000000000000000011001011111001110000000000
000000000000000000000111010011111111000111010000000000
000000100000001111000011011001111110010111100000000000
000000000001010000000111001000011111111000000000000000
000000001010000000000100000101011000110100000000000000
000000000000000001000110001001011110101011110100000000
000000000000001001100011101011000000000010100000000001

.logic_tile 13 24
000010000001011101000010100011101100101111000100000100
000000000000100111000011110000101111101111000000000000
111001000000001000000000011001011000111000100100000000
100000100000000111000011101011001101010100100000100010
010000001010000111000011100011111010101001000101000000
110010001100001111100110011001101000101110000000000001
000000000000101101100011110011011010101011110100000100
000000000000001101000111110101001011010011110000000010
000010000000001111100010000011111110111000100100000010
000000000000010011000110010001101010101000010000100000
000000000000000000000010000011001100101111000100000000
000000000000000000000100001101011001111111000000100000
000000000000011001000110101001001111111111100100000000
000000000000000011000000001101001001010110100000000110
010000000000000000000000001001001111110100010100000001
100000000000001111000000001101001101010100100001000100

.logic_tile 14 24
000000000000010000000000001101001011000000010110100000
000000000000101001000000001001101101000010110000000100
111000000011010000000000000101001100000010100000000000
100000000000100000000010010111001111000011100000000000
110000000000001001000000011101001011010010100110000000
110000000110000001100010001001011101010000000000100010
000000000000000001000111110011011110000110100000000000
000000001100000000100111011111011110000010100000000000
000010100000001000000000010111001111000110100000000000
000000000000000111000010000011101011001001000000000000
000000000000000001000000011001000000010110100000000000
000000000000000000000010000111000000000000000000000000
000000000000000000000010010011111010000010100000000000
000000001010001111000011100000010000000010100000000000
010001000010000101100011101011011110000011100010000000
110000000000000101000100000011101010000011110000000101

.logic_tile 15 24
000010000001010101000010000101101110111110100101000000
000000000000001111000010000101000000101000000000000001
111001000000001000000000010111101010101110100000000000
100000100000000111000010101011011100101100000000100000
010010000000001111000010110101111010001011100100000000
010000000000001111000010010000011100001011100001000100
000000001010100000000111100111000001100110010100000000
000010100001001101000011111001001010010110100000000011
000000000000001001000010001101111100000010100100000000
000000001100000101000100001101000000101011110010100000
000001000000000101100000001001111000001001000000000000
000000000000000000000000001111011000000001000000000000
000000000000000001100000000101011010000000000000000100
000000000000000111000000000001110000101000000000000000
000011000001010001000000011001000000110110110100000000
000011100000100000000011000101001010010000100001000001

.logic_tile 16 24
000000000000000101000011100001001101101011110010000000
000000000000000000000100000111011000010001110011000100
111001000000011101000000011011011010000110000000000000
100010100000101001000011010101101001000001010010000000
010000000000000001100110100101111000100011010010000001
110000000000000000100100000101101110110011110000000101
000000001110001011100000000000000000000000000100000000
000000001110001011000010101111000000000010000000000000
000000100000000000000110010111111101000000010000000000
000000000000000000000010101011101001000001110000000000
000000000110000011000000001111100000010110100000000000
000000000000000000000000000111000000000000000000000001
000000000001000001000000010000000001000000100100000100
000000000100100000000010110000001001000000000000000000
000000001100001101100000001011011001000001010000000000
000000000000000001000011110101111111000110000000000001

.logic_tile 17 24
000000000000000000000011100101011110010111110000000000
000000000000000101000011110101110000000001010000000000
000001001000101000000111010101111000000010000000000000
000010100001000101000111011011001111000000000000000000
000010100000001001000011111111011111111001110010000001
000001000000000011100010001101001111110010110011100101
000000000000001001100111000011001110010000000000000000
000000001000000011000000001001111011101001000000000000
000010000000001000000110001011101000101001010010000000
000000000000000001000011111011110000101010100000000000
000000001010000000000110110101001000101000010000000000
000000000000000000000010100101111011001000000000000000
000000000001010001000110111101111000111000000011000111
000000000110100001000110101001011110101000000011100011
000010000110001000000110010001001100101100010010000000
000001000000001101000110110000001001101100010000000000

.logic_tile 18 24
000001000000000000000111000011111011000010000010000000
000010000000000000000110000111101111000000000000000000
111000000000001000000000010011011010101111010000000001
100000000001000011000011010111001101101110000011000101
110000000000000011100000011101011101110000010000000000
010000000000100000100010100011101001010000000000000000
000000001000000001100000000000000000000000100100000000
000000001100011001000000000000001001000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000001011001000111000001001110000001000000000000
000000100000101101000000001001111011100001010000000000
000000000000001111000011000111101010001110100000000000
000000000000001001000000000000111010001110100000000000
000000000001000000000010001001011000000110100000000000
000000000000100011000010000111101011000000100000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 20 24
000000000000000001000110010000011110001011100000000000
000000000000001001000011010111011001000111010000000000
000000000001001101000111000111101111010010100000000000
000000000000001001000000000011001011100000000000000000
000000000000000000000000000001101100000100000000000000
000000000000000000000000000111101000011100000000000000
000001101101000001000111010111001001000001010000000000
000010100000000000100111000011011111000110000000000000
000000000000001011100000001001000000010110100000000000
000000000000001011100000000011001110100110010000000000
000000000000001001000000000111011011001001000000000000
000000000000001101000000000011001100000010100000000000
000000000000001111100000000001011001010000100010000100
000000000000000001100000000011101000100010110001100100
000000000000000101100000000101100001100000010000000000
000000000000000000000011100111101000110110110000000010

.logic_tile 21 24
000000000000000000000010011000001111100000000000000000
000000000100000111000011010101001000010000000000000000
111000001100101111000000000111111001000000000000000000
100000000001010001100011111101111111000001000000000000
010000001000001001100110010111011111100000000000000001
010000001101000001000011100101001010000000000000000000
000000000000000001100110000011101101010000000000000000
000000001000000000000000001001001000000000000000000000
000000000000000001100000000101001111001000000000000000
000010000000000111100000000001111111000000000000000000
000000001100000011100111000000011110000100000100000000
000000000000000001100100000000000000000000000000000000
000000000010001011100111010101001101100000000010000000
000000001110001011000110011101001011000000000000000000
000000000000101101000110011111001111000010000000000000
000000001111011001100111111011101100000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000001000111100000000001101000110011001100000000
000001000000001111000010110000001000001100110000010000
111000000000000101000000000001001000110011001100000000
100000000000000000100010110000101000001100110000000000
000001000000000000000000000111101000110011001100000000
000010100000000000000000000000101000001100110000000001
000000000000000001100000000111001000001100111100000000
000000000000000000100000000000101000110011000000000000
000100000000000000000000000001001001110011001100000000
000100000000000000000000000000001001001100110000000000
000000000000000000000110010001001000110011001100000000
000000000000000000000010000000001110001100110000000001
000000000000011000000110000001001001001100111100000000
000000000000001011000000000000001101110011000000000000
010000000000000000000000011000001000001100110100000000
110000000000000000000011011011001000110011000000000000

.logic_tile 2 25
000000000000000101000010100000011111100011110111000001
000000001000000001100110110011011110010011110011000010
111000000000000000000010001101011101000000000000000000
100000000000000101000100001001111100000001000000000000
000011000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001111000000000011000001000110000010000101
000000000000001001000010110000001101000110000010100010
000000100000101000000000001000001000111101110100000110
000001000001000001000000000101011001111110110000000000
000000000000001001000010100000000000000000000000000000
000000000000001011100011100000000000000000000000000000
000000100001010000000000001111011010100001010110100101
000001000000000000000010100001101000100010110011100110
000000000000000101100000010000011101111101110100000000
000000000000000000000010100001001011111110110000100000

.logic_tile 3 25
000000000000010000000011110011001010111001010000000000
000000000000001101000010000101101000111111110000000010
111000000000000111100010100001011111010100100100000001
100000000000000101100011101011111100001000011010100001
110000000001000101000000011101100001000110000000000000
110000001000101001000011111001001100001111000000000000
000000000000000000000010100101101111010000100000000100
000000000000001001000110001111101101010000110000000000
000010100000000101100110110001000000000000000000000000
000000000000100011000011011011100000101001010000000000
000000000000001101100110000011111001000010000000000000
000000000000000001000111111101101110000110100000000000
000010000000000101000111101101101101000011110000000000
000001001010000000000110100001101100000011100000000000
110000000001010111000110101111001101101111010010000000
110000000000100101000000001001001000101111000000000000

.logic_tile 4 25
000001101111011101100000000000000001010000100000000000
000111000000101111000010111001001101100000010000000100
111000000000000000000000001011001010000000000000000000
100000000000001101000000001111000000101000000000000000
000000000000001101000000001001000000010110100010000000
000001001100101011100000000111000000000000000010000001
000000000000001001100010100001111100101011110000000000
000000000000000011000000000000010000101011110010000001
000000000000000000000110001011001110000000000000000000
000000000000001111000100001101101010000100000000000000
000000000000001101000000010111011101000000000110000111
000010000000100101000011101111101110001000000000100110
000010100000011000000010101000001010000010110000000000
000010000000000001000010100101001000000001110000000000
000001000000001101100000011111111011010111010000000000
000010000000001001000010010101001100010101000000000000

.logic_tile 5 25
000010000000000000000010110000000000010000100000000000
000000001010000101000110000101001110100000010010000000
111001000000001000000000010000000000001001000010100001
100010001010000001000011111101001110000110000001000001
010000100001010101000110100101001001111001010000000000
010000000110111101100010111101111000010110100000000000
000000000000001111100000000000001110001100000000100000
000000000000101111000010010000011001001100000000000000
000000000001001111000000000000011011010000000000000000
000000001110001011100000000011001001100000000000000000
000000000000000111100000000000000001000110000100000000
000000000000000000100000000011001011001001000001000100
000000000000000001100110001011111010110110100000000001
000000000001001111100100001001001000010110100000000000
010000000000001000000000000000000001010000100001000001
110000100000001001000000000101001110100000010000000000

.ramb_tile 6 25
000010000000010111000010010111001110000000
000000011011101001000111010000100000000000
111000001000001001000000000101011110100000
100000000000001111100000000000010000000000
010001100001000111100111100101101110000000
010011001000100000100100000000000000000000
000000000001001111100000000101111110000001
000000000000000111100011110001010000000000
000000000000100000000000001001101110000000
000000001001000000000000000011000000000000
000010000000001000000000001111011110000000
000001000000100011000000000111110000000000
000000000000000000000111000101101110000000
000001000100100001000010001101100000000000
010000000001000000000010000001011110000001
010000000000000001000000001001010000000000

.logic_tile 7 25
000000000000000000000000000111001110001001000010100000
000000001000000000000010010111011100001010000000000010
000000001001010000000111100111001100000000010000100100
000000100110100000000100001111101100000001110001000000
000000000000000000000010010111001010001101000010000100
000001001001010000000110101001111100000100000000000000
000000001100100000000000000011001011010000100000100000
000000000001000000000000001111011100010100000001000000
000000000000000001000011101111101100001000000000000000
000010101000000001000010110011011100001101000001100000
000000000000100101000010100011011111010000100000000000
000000001101000111100100001111001101010100000000100010
000000101011010101000010100111011000010000100000000000
000001000000000111100111110011111101101000000000100001
000010000000000111100011101111101100000001010000000100
000001000000001101100110111111101111000010010000000000

.logic_tile 8 25
000100000001001111100111000000000001001001000000000000
000110100000000111010010101001001100000110000000000010
111010000000000011000000001001111111000000000000000000
100000000000001101000000001011001000000010000000100000
010000000110000000000011100101101001111111110010000010
110000000000100111000000001011111011111001010001000000
000000100000001000000111010111101100000110100000000000
000000000000000101000110110101001111001111110000000000
000010001001001001000110010000000000000000000110000000
000000001010000111000010100111000000000010001000000000
000000000000101000000010000000000001000000100100000000
000000000001001001000000000000001010000000001010000010
000010100000000111000000000001011110101000000000000000
000000000110000000000011100000000000101000000000000000
110000000000101111100000000001011010101111010010000100
100000000001010001000000000011011101111111010000000000

.logic_tile 9 25
000000000000000111100110000101001101101111010000000010
000000000000000101100011101101011111111111010001000000
111000000000001101100000010011111011100000010000000000
100000000001000101000010000011111010010100000000000100
010001000010001011100111001011111110010111100000000000
010000000110001001000000000111101010001011100000000000
000101001110010001100010000111011101000010000000000000
000010000010100001000110010001001011000000000000000000
000000000001110001000010000001011111100000000010000000
000000000000010000100110110001111001000000000000000100
000000001110100001000010000101100001100000010100000000
000010100001010111100110000000001000100000010000000010
000000000000000011100010110011101110000010000000000000
000000001010000000100110011011011111000000000000000000
110001100000000111100110101001111011110011110000000000
100011100000001001100011000011001000100001010000100000

.logic_tile 10 25
000010100000010000000010101101101101111000000000000000
000100000001000000000011101101101101010000000001000000
111000001100001000000000001001111100100000000001000000
100001000000000111000000001101001100110000010000000000
010000000000010000000000011111000001000000000000000000
000000000000100000000010010101101111010000100010000000
000000001010000101100111010111101110101001010010000000
000000000000001111000011011101010000101011110000000010
000100000000000011100110010000001100000100000100000000
000000000000000000100010100000010000000000000010000100
000000001000000000000010001011111011100000000000000000
000000000000000011000011111101111101110000010000000000
000000000000000111000111010011101000111000100000100000
000000000001010000000011100000111101111000100000100000
110000001101010001100111000111001001000111000000000000
100000000001110000000100000000011010000111000000000000

.logic_tile 11 25
000010100000000001000000000001101100111101010110000000
000000001000000000100000001111001010110100010000000000
111000001000000001000111001111111100101000000000000000
100000000000000000100100000101001000011000000000000000
010000000000000001100010001001111011111001110100000000
000001001011000000000010001101011111111000100000000100
000000001100001101000110010011011101000000010000000000
000000100000001011000010000011101100000010110000000000
000010000000011101000000010111111001101000110000000001
000011100000000001100011110000111010101000110000000000
000000001010000011000010101000001101101100010000000000
000000000000001111000100000111001001011100100010000000
000010000001000000000110001001001010100000010000000000
000000000100100000000000000011011011010100000000000000
110000000000000011000010110011101101000000100000000000
100000000000000001000110011101011101010100100000000000

.logic_tile 12 25
000001000000000000000011100000011110000100000100000000
000100000000000000000100000000010000000000000000000100
111000000000000000000000000101111110101011110100000100
100000000000000000000000001001000000000010100000000010
110000000000010000000000000000000001000000100100000000
110000001010001111000000000000001011000000000000000001
000001000000100111000010100011000001100000010010000000
000000100001000000100100001011001111111001110000000000
000000000010001000000010100000001110000100000100000100
000000000101010001000000000000010000000000000000100000
000001000000000000000000000111101110111001000000000001
000000000000000000000000000000101101111001000000000000
000000000001010101100010110101001101000001100000000000
000000000000000000000010100111011111111101100000000000
000001000001010001000110000111000000000000000100000000
000000100000100000000010000000000000000001000010000000

.logic_tile 13 25
000000100001010001100111100111111111111101010100000000
000000001000101001100010001001101100111101110000000010
111011000010101001100111100000001101111100100000000000
100011000001011001100000001011001001111100010000000000
110000000001010111100000000111011000111101000000000000
010000000010100000100010010000101111111101000000000000
000000000000100001000000000001001110111110100100100000
000000000001010111100000000001100000101001010001000000
000101000000001111100010100000001000110110100100000000
000010000000001001000011100001011001111001010000000100
000100000000001000000010010001011000101011110100000000
000000000000000101000011010111100000000011110001100000
000110000001001101100010100011001011101001000100000000
000000000000100101000011110101011101011101000000000011
010000001100000000000011111101111111101111000100000000
100000000000000111000110011011011010111111000000100001

.logic_tile 14 25
000000000000000111000000000000011110111100110100000000
000000000000000000100000000000001100111100110000000010
111000000000000111100000000011000000101001010110000000
100000000000000000100000000101000000111111110000000000
110000100001010000000000010000000001000000100111000101
110001001000100011000011100000001110000000000001000001
000000000000000101000000000111111100101101010110000000
000000000000000000000000000000101011101101010000000000
000000100001011000000110100000001110111101010100000000
000001000110100101000000000011010000111110100000000010
000000000000001000000000000101101100111101010100000000
000000000000000101000000000000000000111101010000100001
000000000000010000000010110001011001000110110110000000
000000000000100000000110100000001100000110110000000100
000000000000000101000110100000001100111100110110000000
000000001100000101000000000000001101111100110000000000

.logic_tile 15 25
000010100000000011000000000101101100101000000000000000
000001000000000000000000000000010000101000000000000000
111000000000000000000000000111101100101001010000000000
100000000001010000000000000011100000010101010000000000
110010100000011101000000000101101110000010100000000000
010000000000100111000000000000010000000010100000000000
000000000000001000000000000000000001000110000000000000
000000000000000001000000000101001010001001000000000000
000000001100000101100010110001000000010110100010000100
000000000000000001000011000111000000111111110001100010
000010100110000000000111001000000000000000000100000100
000001000000000000000100001011000000000010000000000000
000000001110000001000000000101100000000110000000000000
000000001100000000000011110000001010000110000000000000
000000000001010000000110101111101100000110100000000000
000010100000100000000000000101101100001000000000000000

.logic_tile 16 25
000000100001010000000000001101011100000010000010000000
000000000000100000000010010101101010001011000000000000
111000000000000000000000000101100001000110000000000000
100000000111010000000000001101001100011111100000000000
010000000000000011100111010101001010011100000000000000
010010100110000001000110010011101011001000000000000001
000001000000001001000110000000000000000000000100000000
000000100000001001000100001111000000000010000000000100
000010000000000000000010000101001111000001010000000100
000001000000001111000000000101111101000110000000000000
000010000000000111000000011101100000000000000000000000
000001000000000000100011100101100000010110100000000000
000000000000000000000000010011000000000000000100000100
000000000000000000000010110000100000000001000000000000
000000000000010000000011100111100000010110100000000000
000000001100100000000100001011101011100110010000000000

.logic_tile 17 25
000000000000001000000010111101000000101111010000000000
000000000000000011000010011111101011000110000000000000
111000001000000000000010100000000000000000000100000000
100000000001000000000000000111000000000010000000000000
110010000000000001100010100000001000000010100000000000
110000000000000000100110101001010000000001010001000000
000000000001000000000000000000001010100000110010000000
000000100100000000000000000011001101010000110000000100
000001001110001101100010100011001110100000000010000001
000010100100001001000100000101011100000000000010000000
000000000000110000000000001001001110010010100000000000
000000000000100001000010011111001011000010000000000000
000001001110001111100011010101011001101110000000000001
000010000000001101000010010000111100101110000000000000
000000000000000000000011100001011100000001000000000000
000000000000000000000110000111011011100001010000000000

.logic_tile 18 25
000000000000000001100111110111000000000000000100000000
000000000000000000000111110000000000000001000001000000
111001000001010000000010111001111010111010100000000011
100010000000000000000010001001111111110110100010000101
010000000000000101000000010001001011001001000000000000
010000000000000000000011101011111100000001010000000000
000000001110100000000111111000001100101011000010100000
000000000001000111000111010111011011010111000000000010
000001000000100000000000010000011101100010110000000000
000010100001000000000010011011011111010001110000000001
000000001111010000000011100000001010010100000010000101
000000000000100001000100000001000000101000000000000000
000000000100000000000000010000011010000100000100000000
000000000010000001000010000000000000000000000000000000
000000001010001000000111101000000000000000000100000001
000000000000001001000100001101000000000010000000000000

.ramb_tile 19 25
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000

.logic_tile 20 25
000000100000000101000010100111011101000010000000000000
000001000000001001000110101111011100101001000000000000
000000000000000111000010100011011000101100010000000000
000000000000100101000000000000001011101100010000000000
000010000000000001100000011101001100010000110000000000
000001000000001101000011001111011111000000100000000000
000000000000000101000000000000011111110010100000000000
000000000000001101000000001001011001110001010000000000
000000000000101000000110101000001010100010110000000000
000000000001010001000100001111001010010001110000000000
000000001110000000000111001111001000000001000000100101
000010000000100101000100000001011000101011010010000000
000000000000001101100111100000011011010000000000100000
000000000000001101000100000101001110100000000000000100
000000001000001001100111001001011011010000100000000000
000000000000000101000100000001001110100010110000100110

.logic_tile 21 25
000000000000000000000000000001101010110100010000000000
000000000000000000000000000000011110110100010001000000
111000001110100111100000000000000000000000100100000000
100000000000000000100000000000001101000000000000000000
110010100001011011100000011011011100010110100000000000
110001000000000001100010000111100000010101010000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000111100000000111100001100110010000000000
000000000000000000100000000101001100010110100000000000
000000000000000001100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000001100010110011101010100000000000000000
000000000000000111000011011001101000000000000000000000
000000000000000101000000000111011011000100000000000000
000000000000000101000010100011111010000000000000000000
000000000000000101000000000000000000010110100000000000
000000000000000101000010100101000000101001010000000000
000000000000001001000010110111111100100000000000000000
000000000000001011000011000001101110000000000000000010
000000010000000001000000000101011001100000000000000000
000000010000000000000000000101101000000000000000000000
000000010000001000000010000000000000001111000000000000
000000010000000001000000000000001010001111000000000000
000000010000001000000010001000000000010110100000000000
000000010000000001000000000001000000101001010000000000
000000010000000000000110000101111001000010000000000000
000000010000000000000000001001011011000000000000000000

.logic_tile 2 26
000000000001010111100000001011101111100000000100100000
000000000000000000000000001001001100000000000000000000
111000000000001000000000001011111000000000000100000000
100000000000000001000011110011011000000000010000000000
110000000000000000000110001111011101000000010100000000
110000000000000000000010001001001100000000000000000000
000000000000000000000000010011111001000000010100000000
000000000000000000000010000001011100000000000000000000
000000010000000001100010011011101011000000000100000000
000000010000000000000010101001011100100000000000100000
000000010000000001000000000101011001000010000000000000
000000010000000001100000000011101011000000000000000000
000000010000100000000111101101011101000001000100000000
000000010001001111000000000011101001000000000000000000
110000010000000000000000000000001100101000000000000000
100000010000000000000000001011010000010100000010000000

.logic_tile 3 26
000000001101010011100010000001011001010110110000000000
000000000000000000100100000011101110010110100000000000
111000000000000101000010101101011101010001110111000101
100000000000000000100110110011101101100001010001000111
000010100000000001000110001001111010000001000000000000
000000000000100000000010001111111010000000000000000000
000000000001010101000110010101001111000000000000000000
000000000000001111000011000001001010010000000000000000
000000110000001001100011100101011110111110100110000011
000001010000001111000100000101111111111110110010000011
000000010000001001100010000001101010111110000000000000
000000010000000101000000001111101000111110100000000000
000000010001001001100110101011011010001000000000000000
000000010000000101000010100011001010000000000000000000
000000010000000101100110110101111010111001110100000000
000000010000000000000010001011101110111110110010100000

.logic_tile 4 26
000001000000000111100010100000011110010100000000000000
000010100000001101000000001011000000101000000000000000
111001000000000001100000011000011101101001000000000000
100000100000000101100011100001011100010110000000100001
010000000000000101000010000000000001000000100110100000
110000000000101101100010110000001100000000001000000000
000000000000000101000000001111101111110111110000000000
000010100001010000000010101101011101111001110000000000
000000010000000000000000010011100001001001000000000000
000000010000100000000011000000001101001001000000000000
000000010000000111000010110101011000010110100000000000
000000010000001111100011000101011011101001000000000000
000000010000000000000111100001000001111001110000000000
000000011000000000000000000000101000111001110001000000
010000010000101101000000000001011010000000000000000000
010000010001000101000000000001001011010000000000000000

.logic_tile 5 26
000000000000000101100011101000000000000000000100100000
000000000010001101100100001001000000000010001000000000
111000000000000111000000000000000000000000000100100000
100000000000000000000011110101000000000010001000000010
010010100001000101000111110000001000101000010000000000
110001001110001111000110001011011000010100100000100000
000000000001000101000000000000011110110000000000000000
000000000000000000000000000000001100110000000000000000
000000010001000011100000001001011101100000000000000000
000000010000000000100011111011011010010000100000000000
000000010000001111100111111001011100000000100000000000
000000010000001101000011101111001001000001010000000000
000000010001101000000110000001111101101000000000000000
000000010100000111010000000101001111110100000000000000
110000010000000001000010010111000000011111100000000010
100000010000000000000010001101101110111111110000000000

.ramt_tile 6 26
000100000000000111100010010111001000000000
000100000000000000100011000000110000010000
111001000001011000000111100011001100000000
100000000001101111000000000000010000000000
010000000001000000000011100001001000000000
110000001000000000000100000000010000000000
000000001101000011100000000001001100000000
000000000001100000100000000011110000000000
000000010000000011100000001011101000000000
000000010110101001000010001111110000000000
000000010000000011100010001101101100000000
000000111000001001000100000011010000000000
000001010000000011100000000001101000000000
000000110000100000100011110111110000000000
010001010000000000000111001011101100000000
010010111100001111000000000111010000000000

.logic_tile 7 26
000001000000001001000110000011011110010100000000100000
000010000000000001100010010111001101100000010001000000
111000000000000000000000000001000000000000000110000100
100000000001000000000000000000000000000001001000000000
110000000111000000000000000000001000000100000100000000
110000000010100000000000000000010000000000001000100000
000001000111100000000000000111001100010100000010000000
000000100001110000000000000011001000010000100000000000
000001010001001011100000010111001101000000100010000000
000000111000001001100011100111101101101000010001000000
000001010000001001100000010000001000000100000100000010
000000111100000011100010010000010000000000001000000000
000000010000000111000111100000011110000100000100000000
000001010110000000100110010000010000000000001010100000
110000010000001000000000011011101110000001010010000000
100000010000001001000011010011001100000010010000000010

.logic_tile 8 26
000000000000001000000110010111111000010111100000000000
000001000000001111000010100111001000000111010000000000
111000000000010011100000000011011101111110110010000010
100000001000111001000000001101011010111110100000000000
110000000000001001000000011000001110101000000100000000
010000001000001011100011000101010000010100000000000010
000010000110000101100000000000001000101000000100000000
000001000000000001000000001001010000010100000000100000
000000010001011000000000000000001000010100000000000000
000000010001010001000010001001010000101000000000000000
000000111100101000000110110001101010000000100000000010
000011010001000101000010100101001110010100100000100000
000000010000001111100000010111000001001001000000000000
000000010000001111000010000000101010001001000000000001
110001010111011001000000001011111110111111110000000000
100000110000000001000000001011001011110110100000000011

.logic_tile 9 26
000001000000100000000000000011100000000000000100100100
000000000000011111000010110000100000000001000000000000
111000001000000000000011110001011100110110100000000100
100000000000011001000110101011101111111000100000000000
010000000000000011100010001111101011100001010000000000
000000000000001111000010011101101010100000000000000000
000001000010000001000011111000000000000000000100100000
000010100000000000000111110011000000000010000000000000
000001010001010000000010111101001111000110100000000000
000000010000000000000010001001101000001111110000000000
000000010000001101100110100011011100101001110000000000
000000010110000111000010000000111110101001110000000110
000000010000001000000000010101111110101000000000000000
000000010000010111000011110101101000011000000000000000
110001011100000000000000001101101011101000010000000000
100010010000000001000011110111011001000000100000000000

.logic_tile 10 26
000000000000001111000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
111001000000000000000111011001001100111100000000000000
100010000001010000000111001101010000111101010000000110
010010000000001000000110001001011000100000000000000000
000000000000000111000000000101011111110000010000000000
000001000110101111100000011111011000101001000000000000
000010100000010011000011010101111010100000000000000000
000000010000000111100000010111000000000000000110000000
000100010000010000100010000000000000000001000000100010
000010010000000000000010001101000000111001110000000000
000010111001010000000000001101101111101001010000100010
000000010000001000000111100011101101101001000000000000
000000010000000101000110001111101010010000000000000000
110000010110010000000000011001000001101001010010000001
100000010000100000000010001111101011011111100000000000

.logic_tile 11 26
000000000000000001100000010101000000110000110000000100
000000100000001001100010010111001010111001110000000010
111000000110010000000111100101011010100000010000000000
100000000001110000000100001111101011010000010000000000
000000000000011001100010010000000000000000000000000000
000000001010000011000011000000000000000000000000000000
000001000000000111100011100001000000000000000110000000
000010100000010000100100000000000000000001000001100100
000000010000000000000010000011111000000111000000000000
000000010100001001000000001111011100000011000000000000
000000010000101111000110100001000001100000010000000100
000000010000001111100000001011101101111001110000100000
000000010000000011100011110000011111000011000010000000
000000010000000000100111010000011011000011000000000000
110000010000110000000010000111101100000011100000000000
010000110000110000000010010000101000000011100010000001

.logic_tile 12 26
000010100001001111000010100001011101110011000000000000
000011000000100001100010100111111110000000000000000000
111000001110100101000110010011101010110100010100000101
100000000000010101100011101111001000101000010000100000
110001001011010011000000010000011001110100010011000000
010000100100001111000010011111001111111000100000000000
000000001010000001100111001001011011111111110000000000
000000000000000000000010101111001011111110110010000000
000000110001010111100000001101000000101001010010000000
000001010000000000100010010001101111100110010000000000
000000011110000111000111000111011000011101000000000000
000000010000001111000000000101101011100010110000000000
000000010000000111000110110011111000010001110000000000
000000011000100000000011011111011001011101000000000000
000001010000000101100010110101111000110001110000000000
000010010001010000000010000000111100110001110000000000

.logic_tile 13 26
000001100000010111100000000011101100111000100100000100
000001000110101111100010011111101001101000010001000000
111000001110000111000111100000000000000000000000000000
100000000000001111100000000000000000000000000000000000
110000000011010000000111101011011111111001110000000000
010000000000100000000000001011101010010001110001000000
000001000000100101000110001000001010010000000010000101
000010000001010111100110001101011000100000000000000101
000000010000001101100110011101111110101011110100100000
000000010000000101000011000001011000100011110000000010
000000010101010011100010000011011110100001010000000010
000000010000100000000010101011011111111011110001000000
000000010001000101000111011001111100111101010100000000
000000011010000000000010101101001110111101110000100001
010000010000000000000110111001011001101111010100000100
100000010000001001000011101001001111011111000000000100

.logic_tile 14 26
000000000000010001000110000111000001101111010100000001
000000000000000000000100000000101011101111010001000000
111000000000001000000111111000011001010111000100000000
100000000001011001000011100111001010101011000001000000
010000000000000000000110110111111001110000000000000000
110000000000000000000010011111111100111000000000000000
000000001100000000000110010111011101000010000000000000
000000000000000001000010011011101111000001010001000000
000000010000000001000010101001001101111111000000000000
000000010000001001100010100111101101010110000000000000
000001010000010000000011110001111001101011000100000001
000000010000100101000110100000101101101011000000000000
000000010000000001000110110000001011010010100000000100
000000010010100000100010001011011110100001010000000000
000001011000000101100000000111001101000110000000000000
000000111110001001000010100001001011000010000000000000

.logic_tile 15 26
000000000000000000000111011101101101111000100000000000
000000001000000000000011001011011110111001010000000000
000000000000000001100110001000000000100000010000000000
000000000001000000100110111001001001010000100000000100
000000000000000001000010010011101100000010000000000000
000000000000000000000010001101001001000000000000000001
000000000000000111100010100011001111000001000000000000
000000000000000101100011100000101110000001000000000000
000010110000001111100111010101111010000010100000000000
000001010000000101000110000000010000000010100000000000
000001010100000001000000011011001010100000000000000000
000000110000000000000010000001001011000000000000000000
000000010000000101100000001111011111000100000000000000
000000010000000101000010100101011111000000000000000000
000000011110001101000010000101111000101001010010000000
000000010001011111000110100011111111111101110000000000

.logic_tile 16 26
000001000001001001100000011000001101100000000000000000
000010100000100011100011100001001110010000000000100000
000000001010100101000110000000011001001100000000000000
000000000000011111100110110000011000001100000000000000
000000000000001111100000011101111000010110100000000000
000001001000001111100011011101101010100001010000000000
000000000000011001100010111101101100010100110000000000
000000000110001011100110101001001000000000110011100101
000000010000001001000010000011011110110000010000000000
000000010000001101100000000000111001110000010001000000
000000011100010000000110101000011101101011000010000000
000000010000000001000000000101001101010111000000000000
000000010000000001100000000101000001100110010000000001
000000010000100000100000000111001100010110100000000000
000010010000001001000000001001011100101001000010100000
000001111010101001000011010111001011001001000001000000

.logic_tile 17 26
000000000000000101000010101111001011000011110000000000
000000001010001101100110111001011101000011100000000000
111000000001011111000000001101111110000000000000000000
100000001111000001000010110001011101000011100000000000
000000100000000000000000011111001011000010110000000000
000000000000000101000011001011001001000011110000000000
000000000001010111000111110011101101111100110110000000
000000000000000000100010000001011111111110110000100010
000000010001001001100111010111001000000111000000000000
000000010000000001000110000000111001000111000000000000
000000010000000011100000000001001100111101010110100100
000000010000001101100010100000000000111101010000000000
000001010000010000000010001011101100110110110000000000
000000110000000101000010000001001111111101010000000000
000011010000000000000111111101111110100010110100000000
000000010000000000000010101101111000010010100000100100

.logic_tile 18 26
000000000000000000000000000101011011010110100000000000
000000000110000000000010111111011101100001010000000000
111000000000000011100000001000001000100010110000000000
100000000000000000100011110001011110010001110000000000
000000000000000000000000000000011001101011000000000000
000000000000001101000000001011001001010111000010000000
000000000100100001100010100011011011111001110110000000
000000000111010000000110110011001111111101110001100010
000000010000101011100010101000001101111001010100000100
000000010001000001100110001111011010110110100000000011
000010110000000000000000000000001111110000000000000000
000000011011011101000010110000001110110000000000000000
000000010000000101000111011000000000100000010000000000
000000010000001111100110010011001110010000100010000000
000000011010101000000010011000011010100010110000000000
000000010101010011000010000001011111010001110000100000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010100010000000000000000000000000000000
000000000010100000000000000000000000000000
000000000001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000010100000011011101011000110000000
000000000000000101000010100011001000010111000000000010
111000000000100001100011110000011101100010110000000000
100000000001010101100011101111011001010001110000000000
000000000000001001100000000011001111101011000000000000
000000000000001011000000000000011001101011000000000000
000001001010100000000010101000011100111110000110000000
000000000001011101000000000101001001111101000000100000
000000011110001011100000000101011100010100000010000100
000000010000000111000000000001001001011101000011000100
000000010000001111000000011011100001101111010100000000
000001010000000111000010000101001000101001010010000010
000000010000000000000000011000011010101011000100000100
000000010000000000000011001101001010010111000000100110
000000011000000000000000001011100001101111010110000001
000010010100001111000000000101001110101001010000100010

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000001100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000011110000000000000000000000000000
010000000000101101000011110000000000000000000000000000
000001000000001000000111001000011100110010100000000000
000010100000000101000010110111001011110001010000000000
000000010000000000000000010000011010000100000100000000
000000010000000000000011010000000000000000000000100000
000000010010001000000000000101111100101011000000000000
000000010000000011000000000000101010101011000000000000
000000010000000000000000000000011011100011010000000000
000000010000000000000000001101011100010011100000000000
000000011100000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000100000001000000000000000000000000010110100000000000
000100000000000000000000000011000000101001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000001111000000000000
000000010000000011000000000000001111001111000000100000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000101000000010110100000000000
000000010000000000000000000000100000010110100000100000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001100001111000000100000

.logic_tile 2 27
000000000000000000000000000111001011100000000100000000
000000000000000001000000000001001100000000000000000000
111000000000000111100110000001011110100000000100000000
100000000000000000000000000101011110000000000000000000
010001000001001000000010000011111001000010000000000000
110000100000001101000100001111011110000000000000000000
000100000000000000000000000111100001000000000100000000
000100000000000000000000000111101000100000010000000010
000100010000001000000000000000000000000110000000000000
000100010000000001000000000111001100001001000000100010
000000010000001001000000000000011101010000000100000000
000000010000001011100011100111011000100000000000100000
000000010000001001100010100101001111010000000100000000
000000010000001011000010000001001101000000000000100000
110000010000000001100010100011100000101001010100000000
100000010000000000000000001111100000000000000000100000

.logic_tile 3 27
000000100000001101100011101011001001000000010000000000
000000000010000001000010000111111010000000000000000000
111000000000001001100110010011001111000010000000000000
100000000000001111000011100011001110000000000000000000
000101000000000001100111110111011011000010000000000000
000100100000000000000010101001111101000000000000000000
000000000000000001000000011000011110101011110100000000
000000000000001101100010100011000000010111110000100000
000001010000001101100111011001001110000010000000000000
000000110000000101000110000001001011000000000000000000
000000010000010001000000010001001101100000000000000000
000000010000101001100011001101011010000000000000100000
000000010000001111000000010001101100100000000000000000
000000010000001001000010010000111010100000000000000000
110000010000000001100000000001100001001001000000000000
010000010000000111100000000000101000001001000000000000

.logic_tile 4 27
000000000000000000000110000101011010010100000100000101
000000000000000000000010100000100000010100000000100010
111000000000000101000000000000000000001001000110000000
100000000000000000100000001111001011000110000000000000
110000000000001101000000001000011110000010100011100001
010001000000101011000010111111010000000001010000100010
000000000000000001000110001001001011111111100000000000
000000000000001111100010010001101101111111000000000000
000000011110000111100000010000001001001000000000000000
000000010000000000000011100111011011000100000000000000
000000010000000000000110000000001011000000010000000000
000000010000000000000110010101001101000000100000000000
000000010000000101100000010011011011101101010100000000
000000010000000000000011010000001101101101010000000000
000000010000000000000010011101101011100000010000000000
000000010000000001000010001101001110100000000000000100

.logic_tile 5 27
000000000000000000000111100000001010000100000100000000
000000000000001001000100000000000000000000000000000000
111011000000001000000000001001111110000000000000000000
100010100000000001000000000101010000101000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001111000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010001100001100000000011101110010100100000000000
000000010000000000100010000111001111111101110000000000
000000010000001011100000000000011100010100000000000000
000000010000001001000000001101000000101000000010000000
000000010001000011100011101011000000111111110000000000
000000010010000111100100001111001000111001110000000010
110000011010000011000010000101001100100000000000000000
110000110000000000000000000000111001100000000000000000

.ramb_tile 6 27
000100001110000000000000010111011100100000
000100010000100000000011110000100000000000
111000000000000000000010000001011110000001
100000100000000000000100000000100000000000
110000000100000111100011100011011100000001
010001000010001001100100000000000000000000
000000100000000000000011101101111110000000
000001000000000000000100001001100000010000
000100010000000001000000011111111100000000
000101010000000000100011011111000000100000
000000010001001101000111000101011110000000
000000010000100011000100000101100000000000
000001010000000000000111100111111100000000
000000111000000000000010010101100000100000
110001011110001101000011111111011110000000
010010010000000111000011001011100000000000

.logic_tile 7 27
000000001100001111100010110101111011000001110000000000
000000000001010001000110110101011010000000100000000000
111000001011000000000000000011100000100000010101100100
100000000000001111000010110001001011111001110000000000
110010100000000111000011101001000000111001110101100000
110001000000100000000010111001001101010000100000000000
000000000001010101100000000001000000100000010101100000
000000000000101111000010000001101001111001110001000000
000000010000000001000010101111111010000000010000000000
000000010000101001100010010001011011000001110001000000
000000010000000000000000000001000000111001110110100000
000000010001011001000000000001001100100000010000100000
000000010001000000000010001011011011000001110000000000
000000110000000000000000000001111110000000010000100000
000000010000000101000010101011011111000100000010000000
000000010001011101100100001101011010101000010000000000

.logic_tile 8 27
000000000000000111100111101011100001111001110100100100
000000000010000000000000000001101110100000010000000010
111000000000001001000111010101100000000000000010000000
100000000010001111100111000101000000010110100011000001
010010000001000101000011101101111110010100000000000000
110000000000101101100000001001111110100000010000000000
000000000110000111000010111001111101010000000000000000
000000001100001101100111111001111010010010100000000000
000000011000000000000000000000011001101100010110000010
000000010000000000000000001111001000011100100000100000
000000010000000000000110010101111000101000110110100000
000000110000000000000011010000101000101000110000100000
000000111110000011100110010001001111111001000101000010
000001010000000000000010000000111000111001000001000100
000000010000001111000000001001101011010000000000000000
000000010001010111100010000111101011010110000000000000

.logic_tile 9 27
000000000000000111100000010011111111010111100000000000
000000000000001001000011110001111100001011100000000000
111001000000001000000000010111011000000010100000000000
100000000000000001000011001111000000000011110000000000
010000100001000001100111010011000000100000010100000001
010000001000001001000111010000001101100000010000100000
000000101010100011100000010011011010111111110000000000
000000100010010000100010000001001101110110100001000000
000000010000001111000010010011011100000000000000000000
000000010010000001100010001011010000010100000000000000
000000010010001000000010000111101010111110110000000000
000000010000000111000000001011111110110110110001000100
000000010000101001000000000101011010101000000100000000
000000010000010101000010000000010000101000000000000010
110000010000000000000110100001101010111011110010000000
100000010000000000000010001011101011110011110010000000

.logic_tile 10 27
000000000000000111000111001001101010110000010000000000
000100001000000000000110111011111010100000000000000000
111000000000000111000011010101001101101000010000000000
100000000000000000100010101011001111001000000000000000
110000000000000011100110001001111010110000010010000000
010000000001010000100010001011001010100000000000000000
000000000000001000000111000101000000100000010100100000
000000000001010011000100000000101111100000010000000000
000000010110000001000011110011001000101111010000000000
000110110000000001000011100111011001111111100001000000
000000010000000000000000010101111000001000000000000000
000010110000100001000011010000111110001000000000000000
000000010000001001100000001111000000000000000000000000
000000010000000011000011101101101011010000100000000000
110000010000010001100000010011111110000011100000000000
100000010001010000000011010000001000000011100000000000

.logic_tile 11 27
000100000000000101000110010001000000110110110100100001
000000001111000000100011110011101011010110100000000000
111001000000000000000000001101111011101011110101000000
100010000000000000000000000011011101100011110001000000
010000000000000000000010001011111011111110100110000000
010000000100001111000000001101111110111001010000000100
000000000010000111100010101111101111000110100000000000
000010100000000101000010010111001101000001010000000000
000000010000001000000000000101100000110110110110000000
000100010000000101000000001111001011010110100000000010
000000010000000111000010000011101010101111000110000000
000000010001000000000010000000111000101111000000000000
000000010000000111000110101101011101101111010110000000
000000010000000000100000000111011011101111000011000000
010000010000100111000111001111111011101011110100000001
100000010000000101000100000011111101100011110001000000

.logic_tile 12 27
000000100000010111100000010001000001110110110100000100
000001000000100001100010010001001000010000100000000000
111000001000000000000000001111101010011001100000000000
100000000000001111000000001011011111100101100000000000
010000100000000000000110000011001110100010100000000000
110000000000001001000100001001101111010100010000000000
000000000100101000000000000001100001101111010100100000
000000000000010111000000000101001010001001000000000000
000000010000100000000010101011111110000010100000000000
000000010000000000000100000111010000000000000000000000
000010010000100101100110100000000001000000100100000000
000011110000000000000000000000001101000000000000000000
000000010000000000000110100000000000000000000100000010
000000011000001101000010110001000000000010000000100000
000000010000000001100000010001100000000000000100000000
000000010000000000000010100000000000000001000000100000

.logic_tile 13 27
000000000000000000000010100111101110100001010000000000
000100000000001101000100001101011000111011110001000000
111000001000001111100000000011001010101000110000000000
100000000000001001100000000000011011101000110000000101
010000000001010000000010100101011000101010100000000000
110000000000100000000010110011101011011010010000000000
000000000000000000000000011101001111111001110000000000
000010100000001101000010010101111111010001110001000000
000000010000000000000000000000001110101011110100000000
000000010000000101000000000001010000010111110000000000
000010110000000000000000011000011100111110100100000000
000001010000010000000010101101010000111101010000000000
000000010000001000000110110000011010111110100100000000
000001010000000101000010101111000000111101010000000000
000000010000001000000010110111111000111011110000000000
000000010000000001000010001001101110101011110000000000

.logic_tile 14 27
000000000000001111000111010101000000000000000000000000
000000000000001001000010010111000000010110100010000000
111100000000001001100011101101111110101001010110100100
100110100000001001100110111001001001110110100001100010
110010100001011111000000000001101101000000000000000000
110000000000001111100010110001011001010110000000000000
000000000000000001000111100101111001000000000000000000
000000000000000000000100000111101000100001010000000000
000010010000001001000010101001011100111000000000000000
000001010000000101000000000011001001010100000000000000
000010110000000101000000000111101000100000000110000000
000000010000001111000000000000011100100000000001000001
000000010001000101000110001111101010100100000000000000
000000010000100101000110101111011100110100000000000000
000000011110000111000010100101001000000000000000000000
000000010000001111100000000001011111100000000010000000

.logic_tile 15 27
000000100000010101000111100111111000111111000000000000
000001000000100000100010101001001011111011000000000000
000000001010000101000010101111011000000010110000000000
000010100000000000100110100001111101000011110001000000
000000000000001001100110000000011001001000000000000000
000000000000000111100100001111011011000100000000000000
000000000110010101000111101000000001010000100000000000
000000000000000000000100000011001111100000010000000101
000000010000000000000010000101011000010000000000000000
000000010000000000000111011101001111000000000000000000
000000010001010001000010111011011010000000100000000000
000000010000100000000010101011101001000000000000000000
000000011100001000000010100001000001101001010000000000
000000010000000101000000000101001111100000010000000000
000000010001011000000110000101011100000000000000000100
000000110000101111000010100111110000010100000000000000

.logic_tile 16 27
000000001100001101000010111101011010111010100010000000
000000000000001011100011111001001000111001010010000001
000000001110000001100111010000011110101000000000000000
000000000000001111000111011001000000010100000010000000
000000000000100011100111100001001111000000000000000000
000000000001010111100010101111111110010000000000000000
000000100011110000000000001001101110010110100010000000
000001000000101001000010111101000000000010100000000000
000000010000001000000010100001001011010100000000000000
000000010000001101000010001101011100101100000000000000
000000010000000001000000001011001001100011010000000100
000000110000000101000000000011011010110011110010000000
000000010000000101000011100001111010111010100000000000
000000010000000000100110000101101101111001010010000001
000010010000000101000000000101001111100000000000000000
000001110000000000100000001011101000000000000000000000

.logic_tile 17 27
000001000000000111000111100101011011101000010000000000
000010100000001101000000000111101000010100000000000000
000001001000010000000111110111100000000000000000000001
000000000000101101000010100001101111001001000010000001
000000000000001101000000001111111100100000110000000000
000000000000000101100010000011101000000000100000000000
000000000000001111000011100111011110101000000000000000
000000000000010001000000000000100000101000000000000001
000000010001000000000110000000001100100000000000000000
000000010000000000000100001111011010010000000000000000
000000010000001001100000000111011000000000010010000000
000000010000001101100000000000111010000000010011000000
000000010000000001100010111111011111101000000000000000
000000010001011101000111101101001010010110000000000000
000010110000000101000110000001111011110100000000000000
000000110000001101100110111001111001010100000010000010

.logic_tile 18 27
000000000000000101000110100111011000000001010010000000
000000000000001101000000000101000000000000000010000000
111010000100000101100010110001011110000100000000000000
100000000110000000000010100001011011101001010000000000
000000000000001101100110100011001100101001110110100000
000000000000000001000011101111011010110110110000000000
000000000010000111100110100101011000001111000000000000
000010000000001111100000000101111000001101000000000000
000011110100000001100111000001101011010010100000000000
000011110000000000000000000000101011010010100000000000
000010110001001001100000001101101110111111000000000000
000000010000100001000000001001001111010110000000000000
000001010010000111000110001101001000000011000000000000
000010110000000001100010001111111000000001000000000000
000000010100000000000111001011101011111101010110000001
000000010000000000000000000011001010111001010000100010

.ramb_tile 19 27
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010011000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 20 27
000000001010000101000011100111001010001011000010000000
000000000000000000100110100000101001001011000000000000
111000000001010000000010110111101110010110100000000000
100000000110000000000111010111011001010100100000000000
000000000000000011100011110001111110111001010111000001
000000100000001101100011110111101010111111110001100110
000000100101001111000110000101100001010000100000000000
000000000000000111000011100000001011010000100000000000
000000010000000111100000011011100000101001010000000000
000000010000000101000010001111100000000000000000000000
000000010000000000000011101000001101100010110000000000
000000010000000000000100001111011010010001110000000000
000000010000000001100110010001001011101000010010000000
000000011100001111000011101101011011010110100000000000
000001010000001001100111100011011000101001000000000000
000000010000010001000011110000011100101001000000000000

.logic_tile 21 27
000000000110000000000110011101011001001111100100000000
000000000000000000000011101001101010001111110001100011
111000000000000101000110001101011000010110100000000000
100000000000000111000010110011110000000010100000000000
000000000000000111000010111101001110000100000000000000
000000000000001101100010000001001010001100000000000000
000001000000001101000000001000000001001001000000000000
000000000000100111100010101111001101000110000000000000
000010110000000000000000001101101000000001010000000000
000001010000001101000000001001111010000011010000000000
000000010000100111100010001101001111101011000000000000
000000010011010000000000001011111010010111010000000000
000000011010000000000111101001111110111111110100000000
000000010000001101000000000101101001101001110000100110
000000010000001000000000010001101101001011000000000000
000000010000000001000011000101001011000011000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000001100000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
111000000000000000000000000011111110001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000001100000000111001001001100111100000000
000000000000000000000000000000101111110011000000000000
000000000001000000000000000111101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110010101101001001100111100000000
000000000000000001000010000000001111110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101101110011000000000000
110000000000001111100000000011101001001100111100000000
000000000000000001100010000000001101110011000000000000

.logic_tile 2 28
000000000000000101100000011001101010000010000000000000
000000000000000101000010100001111110000000000000000000
111000000000001111000010100000000000000110000000100000
100000000000000001000100001111001011001001000000000010
110000000000001111100110101001111100000000010100000000
010000000000000111000010110111001111000000000000000000
000000000000001101100110110101001000000010000000000000
000000000000000101000010100101111000000000000000000100
000000000000000101100000001000000001100000010100000000
000000000000000000000010010011001111010000100000000000
000000000000000001000000001101111011000010000000000000
000000000001001001000000000101011011000000000000000001
000000000000001101000111010111001110000010000000000000
000000000000000101000010000001101010000000000000000000
110000000000001001000110101101001110000010000000000001
100000000000000001100000000111001100000000000010100100

.logic_tile 3 28
000000000000001000000010000001011111001000000100100000
000000000000001101000110001001111101000000000000000000
111000000000000000000000010001011101100000000100100000
100000000000000101000010101001001010000000000000000000
110000000000001000000010100001011111100000000110000000
110000000000000101000100000000111011100000000000000000
000000000000000101000111000001011100000000010100000000
000000000000000111100000000000111111000000010000000000
000000100000000001100110001011101011100000000000000000
000000001010000000000100001001001000000000000000000000
000000000000001001100000000101101010000010000000000000
000000000000001011000010000011011101000000000000000000
000000000000000000000111110101100000000000000000000000
000000000000000000000011000001000000101001010000000000
000000000000000000000010011000011110101000000000000000
000000000000000000000010001111010000010100000000000100

.logic_tile 4 28
000000101100001001100110101000001000101000000000000000
000001000000000011000000000101010000010100000000000000
111000000000000101000110000101111000111001110111000100
100000000000000101100000000001101110111011110000000010
000000000000000000000110100111011100011111110000000000
000000000000000000000100001101111110010111110000000000
000000000000000101000010101111011001101111010100000100
000000000000000000000110111001101100011111110000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000000001001010010000100000000000
000000000000001101100010000001000001000110000000000000
000000000000000001000000001001001011000000000000000000
000001001110101001000110011001111111111101110101100010
000000100011000001000011000001011100111001110000100010
000000000000000000000000011000011010101000000000000000
000000000000000000000010001101000000010100000000000000

.logic_tile 5 28
000000000000100000000111000101111101000001110000000000
000000000001010000000100000000001001000001110001000000
111000000000001111100000010000011110111101010000000000
100000000000000111000011111101010000111110100000000010
000000000001000000000010110000000001100000010000000000
000000000000000000000111001011001000010000100010000000
000000000000001101000000010000001110110000000000000000
000000000000001011000010000000011111110000000001000000
000000001100000000000000000001111010000001010010000001
000001000000000000000010000000010000000001010010000101
000000000000000011100000000111011110010110100000000000
000000000000000000100000001111010000000001010000000000
000000000000000101000011010000000001000000100100000000
000000000110000001100010000000001010000000000000000000
110000000000100111100110000011001010000000000000000000
110000000000010000000000001001111110000000010000100000

.ramt_tile 6 28
000000000000000000000111100101111100100000
000100000010000000000000000000100000000000
111001000000001000000000000011011110000000
100000000000001011000000000000010000000000
010000001101001111100110110111111100000000
110000000000000111000111000000100000000000
000000000000000000000011110111111110000000
000000000000000000000111100101010000010000
000101000000000000000000001011111100000000
000110001000000001000000001101100000000000
000000100000100101100010011011111110000000
000001000000010001000011010111110000000000
000000000001010000000000000101011100000000
000001000000000000000000000101100000000000
010000000000000011100011110011111110000000
010000000000001111000110111001010000000000

.logic_tile 7 28
000000000000100000000000010000011001000000110000100000
000000000001001111000010100000011010000000110000100001
111000001000001011000011110000000001000000100100000101
100000000000000111000011100000001101000000000000000000
010001100001001101100111110011001110000000100000000000
110010001000000111000111010001101010010100100000000000
000000000000000001000111101001011000010000000000000000
000000000000000000000010011101111110101001000000000000
000000000000000111100010001111101101000000100010000010
000001001100000000000100001101101101101000010001000010
000000000000000000000111100000000000001111000001000000
000000000000000000000010000000001010001111000011000100
000000000000100111100000001101101111010000000000000000
000001000000010111000000001111101000010010100000000000
000000000000000000000110000111011001001000000010000000
000000000000000000000110101101001000001110000000100000

.logic_tile 8 28
000000000001110011100111001001001110011101000100000000
000000000000110000000110111011011110011110000010100101
111010000000001011100111100000000000000000100100000000
100000100001011111100000000000001001000000000000100000
000000000000000000000000001001111010000000010000100000
000000000000000000000000000001111001000001110000000010
000000000110000000000010001000000000000000000100000000
000000000000000000000011000001000000000010000000000100
000000000000000000000111000000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000010000000001001100000001000000000000000000100000000
000000000000001011000010011111000000000010000000100000
000000001000000001000110110111100000000000000100000000
000000100001000000000111000000000000000001000000100000
000000000000000000000000001011111010000001010000000000
000000000000000001000011000011011101000001100000000000

.logic_tile 9 28
000000000000000000000000000101000000100000010011000000
000010101000001001000000000000001110100000010001000011
111000000000001000000111000001100000000000000100000000
100000000000101001000000000000000000000001000000000100
000000001010000000000010100000000001000000100100000000
000000000010001111000000000000001011000000000001000000
000001000000000000000010110111100000000000000100000001
000000000000000000000011000000100000000001000001000000
000100000000000001100011000000011010000100000110000000
000100000001000000000000000000010000000000000000000000
000000000000000000000000001001011110010100000000000000
000000000000000000000000001001001100100000010000000000
000000000110010101100000000000000000000000000110000000
000000000000100000000000001101000000000010000000000000
000000000000000001000111000000000000000000100110000000
000010100100000000100000000000001101000000000000000000

.logic_tile 10 28
000000000000000000000000000001111100111101010100000100
000000000000000000000000000111000000101000000000000001
111001000000001101100111101011101111111111000000000000
100010000001010011000110101001111011010110000000000000
110000001000000000000000001101100001000110000000000000
010001000000000000000000000001001001001111000000000000
000000000000100001000000010000000000000000000000000000
000000000000010001000010000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000001010100001000000000000011011000000110001000000
000000000000010000000011100000001110000000110000000000
000000001110000111100110110111101111000010000000000000
000000000000000000000010100011111111000000000000000000
000000000000001000000110110000000000000000000000000000
000010100001011011000010100000000000000000000000000000

.logic_tile 11 28
000000000001000111100111100001011100000000010110100001
000000000000000111100000000000011110000000010000000000
111000000110000000000111101001001100010110100000000000
100000000000000000000100000111001011000001000000000000
010010000001000000000111001001011001010100000110000001
110001000000000000000110001011011010101000010001100000
000000000000000111100000000011100001001001000110100000
000000000000000000000000000001001101000000000000000010
000000000000001000000000010000001000001100000000000000
000100000000001011000011010000011111001100000000000000
000000100000001000000111110111000000000000000000000000
000001000000000011000011111111101001100000010000000000
000000000000010111100111011001011001000010100100000000
000000000000100000000111001011011111100000011010100011
110000000000001000000011100011011101000011010100000001
100000100000000101000100000001111001000001000010000000

.logic_tile 12 28
000000000000001101000110100111011110000010000000000000
000001000000100111000010100000011010000010000000000000
111000000000000000000111110000011101000000100000000000
100000000000000101000010000011011100000000010000000010
000000000000001001000110010000000000000000000110000101
000000000000001001000110010001000000000010000001000000
000000000000001111000110110001011000111111110000000000
000000001100001001100011100001111011011111110010000000
000000000000100001000000010000000000010000100000000000
000000000000010000100010100111001010100000010001100010
000000000000000001100000011000011111000010000000000000
000010000000000000000011001001001011000001000000100010
000000000001011001100000000001001011110011000000000000
000000000000100111000000001101101011100001000000000000
010000000000000011100000010011011001000100000010100001
110000000000000000000011100000101010000100000001100000

.logic_tile 13 28
000000000001010001100011001011011001101001010000000000
000000001000100000100010011111011000000000100000000000
111000000000001111100110000101100001111001110000000000
100000000000001001000100000001101000111111110001000100
110000000000010000000000000000000000000000100100000000
010000000000101001000000000000001100000000000000000000
000001000000000101100111100000011001010010100000000000
000010000000001001000000000011001001100001010000000000
000000000110001101000000011011011000100000010000000000
000000001000000101000010110001011110100000110000000000
000000001110000000000011100001000001101001010000000000
000000000000000000000100000101101010010000100000000000
000000000000000101100000001001000001010110100000000000
000000001110000000000000000111101010100000010000000001
000001000000000001100010100000000001001111000010000000
000010100000000000000000000000001101001111000000000000

.logic_tile 14 28
000000000000000111000000010011111001111011110000000000
000100000000000000100011001101001100111111110000000000
000001000000100001100011110000001110001100000000000000
000010100000010000100011100000001000001100000000000000
000000000000000101000110000000011000000001010000000000
000000000000000000100000000111010000000010100000000000
000000000000000000000010101101101011110000000000000000
000000000000000101000000000101101110110000100000000000
000000000000000001000000000000001110000000110000000000
000000000000000000000000000000011110000000110000000000
000000000000001001100000000001101110000000000000000000
000000000001000101000000001111110000000001010000000000
000000100000000101100110110000000001010000100000000000
000000000000000000000010101001001001100000010000000000
000010000000001000000000000111011000000100000000000000
000001000110000001000000000000111100000100000000000000

.logic_tile 15 28
000000000001001001100000010011111011101001010000000000
000000001000001001000010011111001111000000100000000000
000100000001100101000110000101100000001001000000000000
000110000111110000100011100000101010001001000001000100
000000000000100000000000011011001011111110110010000000
000000000001000001000011010011011001010100100001100000
000001000000010001100010011011011111000010000000000000
000000101100000001100010010011001001001001000000000000
000000000000001001000000000001101111100000000000000000
000000000000100111000000001111001101010100000000000000
000000000100000101100000000001011011000000010011000101
000000000000000001000010000000001011000000010010000000
000001000000000101000110100001011110000010000000000000
000010000000000101100000000111001001000011000000000000
000000000000011001100110000001011011100000000000000000
000000000001110001000000000000001011100000000001000000

.logic_tile 16 28
000000001000100000000000001000001011000000010000000000
000001000000011111000000000101001001000000100000000000
000001000000100101100011100011011010101000000010000001
000010100001000000000110100000010000101000000000000000
000000000000000000000000011101000001000000000000000000
000000000000000101000010100101001001000110000000000000
000000001000000101000110111001000000000000000010000000
000000000001010000000011011001000000101001010011000010
000010000001001000000000001001111010100000000000000000
000000001000100101000010110111011101101001010000000000
000000000000000101100000000101100000010110100000000001
000000000000000000000000000101000000000000000010000010
000001000000000000000000001101000001010000100000000000
000010000110000000000000000101001001000000000010000010
000000000000000101000000001011011010000000000000000000
000000000000000000100000000011011011101001000000000000

.logic_tile 17 28
000000000001000000000000011101000000010110100010000000
000000000000000000000010100101100000000000000011000000
111001001010000101100110000000001001001100000000000000
100010000000000000000000000000011111001100000010000000
000000000100000000000110110011111001101000000000000000
000000100000000000000011111101001011010110000000000000
000000000000000111100010000000011100001100000010000000
000000000000000000000000000000011110001100000000000000
000000000001010000000000000000000000001001000000000000
000010100000100000000000001101001111000110000000000010
000000000000000001100000010011111110010111110000000000
000000000000010000100010010111100000010110100010000000
000000000000101000000010101000000001100000010010000000
000000001101011001000000001011001110010000100000000000
110000000000000001100000001000000000010110100100000000
000000000000000000100010111001000000101001010001000000

.logic_tile 18 28
000001000000101101000011110101100000010000100000000000
000010100001000101100010000000101000010000100000000000
111010100010000111000000011001001110111100000000000000
100000000000000000000011110111101000110100000000000000
000000000000000001100000010001111011111110110000000000
000000000000000101000010100001011001101001110000000000
000000000110000000000000010011100000000000000000000000
000000000000000001000010100101101011000110000000000000
000001000000000000000110000101101011010010100000000000
000000100000000000000000000000001111010010100010000000
000000000000101000000000010111100000000000000000000000
000000000000010011000010010101100000010110100010000000
000000000000000001100010100000001101101011010110100001
000000000000000000100100000101011001010111100000100010
000000100000001000000110001011101110000010100000000000
000001000000001001000100000111011001000001000000100000

.ramt_tile 19 28
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101100010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000

.logic_tile 20 28
000000000110000111000110000111111010101000000000000000
000000001101010000100010110000100000101000000000000100
111001000000000101000111010011101010000110100000000000
100000000000100000000111000001111111001111110000000000
000000000000000111100011101111001000001101000000000000
000000000000000000100000001001011010001100000000000000
000000000000001101000010100111100001100000010000000000
000000000000000111100100000000001101100000010000100001
000011001011011111100110110011001101000110100000000000
000011100000100111100010001011101101001001000000000000
000000000101000001100111111011101001000010100000000000
000000000000100101000111001001011000000000010000000000
000000000001011000000110111111111110111100110100000000
000000000000100101000011011101011100110100110001100000
000000000001001111100000001111011011110000010000000000
000000001000000001000011110011101111100000010000000000

.logic_tile 21 28
000000000000000101000110101000000001100000010000000001
000000000000000000100000001001001000010000100000000000
111000000000000101000110001111111010111100000000000000
100000000000001101000011001101100000101000000000000000
000000000000000101000111110111111000111101110101000000
000000000000000000000111110111011010111100110001100010
000000000000100111000111110000001010000001010000000000
000000000100001001000011011101010000000010100000000000
000000000000000000000000000011100001100000010000000000
000000000000000000000011100000001011100000010000000000
000000000000000111100111101111000000010110100000000000
000000000010000000000000000111001000101111010000000000
000010100000000001100000000001011100000010100000000000
000001000000000000000000000000110000000010100000000000
000000000001001101000011101011011111101000000000000000
000000000000000001100100000101101000001000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000100000000000000000000000101001000110011001100100000
000100000000000000000000000000001111001100110000010000
111000000000000001100000010111001000110011001100000000
100000000000000000000010000000101100001100110000000000
000000000000001000000000000011101000110011001100000000
000000000000001011000000000000001111001100110000000000
000000000000000000000000000111001001110011001100000000
000000000000000000000000000000101111001100110000000000
000000000000000101100111100011001001001100111100000000
000000000000000000000100000000101100110011000000000000
000000000000001101100110000111001001001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000000000111100011001001001100111100000000
000000000000100000000100000000101001110011000000000000
110000000000000000000000010111001001001100111100000000
000000000000000000000010100000101101110011000000000000

.logic_tile 2 29
000000000000001101100110110001001000100000000000000000
000000001000000101000010100001011001000000000000000000
111000000000001101100110110000000000001111000000000000
100000000000000101000010100000001000001111000000000000
110000000000000000000111101101101010000000010100000000
010000000000000001000000001101001100000000000000000000
000000000000000000000110000000000001000110000000100100
000000000000001111000100000111001101001001000000000010
000000000000000000000000011001111001000010000000000000
000000000000101001000011110001011001000000000000000000
000000000000000000000110000000001000000011110000000000
000000101110000000000000000000010000000011110000000000
000000000001001000000000000001000000010110100000000000
000000000000000101000000000000100000010110100000000000
110000000000000000000000000101101011000000000100000000
100000001100001011000000000101111110001000000000000000

.logic_tile 3 29
000000000000001000000010111111101011000000000100000000
000001000000000001000111111111001010000000010000000000
111010000000000111100010111101001001100000000100100000
100001000000001101000010001101111111000000000000000000
110010100000000000000110101001011101000100000000000000
110000000000000011000110111001111000000000000000000010
000000000000001111100010101000011010101000000100000000
000000000000000001100110111001010000010100000000000000
000100100000000000000000010111100001100000010100000000
000100000000000000000010100000001011100000010000000000
000000001100000001000110001101101011100000000100000010
000000000000000000000000001111111000000000000000100000
000000100000000000000111100011100001100000010100000000
000000000000000000000100000000001011100000010000000000
110000000000000000000010000001001101000010000000000000
100000000000000001000011111101011010000000000000000000

.logic_tile 4 29
000000000000001000000011000011000000000110000000000000
000000000000000001000000001011101110000000000000000000
111000000000000000000110011101101010000001000100100000
100000000000000000000111000101111001000000000000000000
110100000000001000000110100101101001000001000100000000
110101000000001011000100001101011011000000000000000000
000010000000001000000011100001111110010100000000000000
000001000000001111000000000101100000010110100000000000
000000000000000000000010110111000001000000000000000000
000000000000000000000110000001101100000110000000000010
000001000000000000000000001011000000101001010000000000
000000100000001101000000001001101101010000100000000000
000000101110000001100010001001011110000000000100000000
000000000010100000000010111101101011000100000010000000
000000000000000011000000001011100000101001010000000000
000000000000000001000000001001001111010000100000000000

.logic_tile 5 29
000100001101000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000000000111101111101100011011110000000001
100000000110001111000100001001001111010111110000000000
110000001010000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000110100000
000000000000000000000000000000000000000000001011000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000001010000000000110000000000000000000000000000000
010000000000100001000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000001001100100000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 29
000000100000000000000111001001101110101001010100000100
000000000000000000000111110101110000101010100001000000
111000000000000011100110010101001101010000100000000000
100000100000000000100010000101101111101000000000000000
110000000000000001100011100000001111110001010101100100
110000000000000111000100001001011001110010100000000000
000000001000000111000000011101000000101001010101100100
000000000000000000100011111101001111100110010000100000
000000000000001000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010010101001001010100000000000000
000000001000000000000111001101011101010000100000000000
000001000000000000000110110101011111010000100000000000
000010000000000000000010010101111000101000000000000000

.logic_tile 8 29
000000000001000000000011110000000001000000100100000000
000000000000000000000010000000001111000000000000000010
111000000000000000000000010000000000000010000001000001
100000000000000000000011100000000000000000000011100010
000000000000000000000000000101000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000110000000000000000000000000000000000000000000
000000100001001001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001101000000000000100000
000000000000000000000000010001011001000000100000000000
000000000000000000000010111001111010101000010000000000
000000100000000000000000000000000000000000100100000000
000000001001000000000000000000001101000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000011000100000111000000000010000000000100

.logic_tile 9 29
000000000000000000000111101001011000101000000100000100
000001000000000000000000001111100000111101010001000010
111000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000111000000000000000000000000000000
000000100000010000000100000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 11 29
000000100000000000000000011000000001100000010100000101
000000000000000000000011100101001111010000100000000011
111100000000100101100000001001101110000000000100000000
100100100000010101100010011101001110000000010010000000
110000000001001111100000000001101101000000000111100010
110000000000000111100000000101011011100000000001000010
000001000110000101000111101000011000000001010000000000
000000000001010000000110001101010000000010100000000000
000000000000001000000110000011011101000000000110000010
000000000000000101000000001001101011100000000000100010
000000000100000111100000000111111000101000000110000010
000000100000000000000000000000100000101000000000100000
000000000000001001000011100101011011000000000100000010
000000000000000101100000000011011010000000100001000110
000000001010000000000110001001001010000000000000000000
000000000000000000000000001101101010000001000000000000

.logic_tile 12 29
000000000000110000000000010000011011000011000000000000
000000000000110101000011010000001010000011000000000000
111000000000000111100111101001001111110110110110000100
100010100000000000100100000011101001110110100000000000
110000000000001000000000000011101110111110100110000000
110000000000000001000000001001011110111001010000100000
000001001010000111000000001001001111110110110110000000
000010000001011111100000000011101101110110100000100000
000000100000000000000000000101111100111110110100000000
000000000000000000000000001001001110101001010010000010
000000000000000001000111101111001001101011110110000000
000000000000000000000100000001011100010011110010000000
000000000000000001000010010111101010000000000000100000
000000000000000000000011110001100000010100000011000000
010000001000000000000000011001001111111110110100000000
100000000000000000000011001111101100010110100001100000

.logic_tile 13 29
000000000000000000000000001000000001100000010000000000
000000000000000000000000000101001111010000100000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000001101000111000111111001111110000100000000
110000100000000011000000000011011100111110100000000100
000000000000000111000000010011000000000110000100000000
000000001000000000100011110000101101000110000000000100
000000000000001001100010100101000001100000010000000000
000000000000000101100010000000001110100000010000000000
000000000110001000000000001011101100110110110100000000
000000000001010001000000001111001110111000110000000001
000001000000001000000000000011000000000000000010000000
000010000000000001000000000101000000101001010000000000
000000001000000101100010010101100001100000010000000000
000000000000001001000011000000001011100000010000000000

.logic_tile 14 29
000010100000000001100000010000011111100000110000000000
000001000000000000100011000011001010010000110000000000
111010001000000001100111101101100000000000000010000000
100011100000000000100010101001100000101001010000000000
010010100000000101000000001001011000001000000000000000
010001000000000000100000000111001101000000000000000000
000000001010000111000110010011011001101100000000000000
000000000000000000000111110000011110101100000000000000
000000000000001000000000011001011010000001000000000000
000000000000000101000010100011011110000010100000000000
000000000000100000000011100111001111000110000000000000
000000000000001001000010100001101011001011000000000001
000000000000000001100110111111101110111100010100000010
000000000000000000000010001011111010111100000000000101
000000001010001101100000001000000000010000100000000000
000000000000000101000010001011001000100000010000000000

.logic_tile 15 29
000000000000001101000110011000001100000001010000000000
000010100000001001000010010101010000000010100000000000
111100000000000001100000011000011010101000000000000000
100110100000000000000011001101010000010100000000000000
110000000000000101000000000101000001100000010000000000
110000000010000001100010100000101001100000010000000000
000000000000000101000110110000011011001100000000000000
000000000000000000000010010000001000001100000000000000
000000000000000111000010000011000000000110000000000000
000100000010000101000000000101001001010110100000000000
000001000000100000000000001000000000010000100000000000
000000100000010000000000000111001010100000010000000000
000000000000000000000011100001001000101111000100000000
000000000000000000000100000000011100101111000011000000
000000000110000000000000000001011000001001010000000010
000000000000000001000000000001011011000000000000000000

.logic_tile 16 29
000000000000000101000000000000001010001000000000000000
000000000000000101000010110011011101000100000010000000
000011101000000000000000010001011101001100000000000000
000011000000000000000010010001111010001000000000000000
000001000000001101000010100101101100010000100000000000
000000100000001001000010101011101010101000010000000000
000000001010101111000000000111101011100000000010000000
000000000000011001000010100000111100100000000000000000
000000000001010001100000011101000000101001010010000000
000000000000100001100010011001000000000000000001000001
000000100000001001100110010101111101000001010000000000
000001000110000101100110010101001101010010100000000000
000000000000000000000000000000000000001001000000000000
000000000000000000000000000011001101000110000000000010
000000000000000000000010100001000000101001010000000000
000000000000010000000000000011000000000000000001000000

.logic_tile 17 29
000000000000001101000010110101101010000110000000000000
000000000000001111000010101001111010001000000000000000
000000100000100000000000001011111100001001000000000000
000000100110000101000010101011011101101001000000000000
000010100000001101000000001011001010010110100000000000
000001000000000101100010001101101111000000010000000000
000000001001001000000110110001111010101001010000000000
000000000000101011000011111111010000010100000000000000
000001000000100000000110001001011010010001110000000000
000000100001011001000100001001101100010111110000000000
000000000000000000000110110000011111110000010000000000
000000000000001101000010100101001010110000100000000000
000001000000000000000110101111101100010110000000000001
000000100000000000000010000111111000000110000001000000
000000001010000001100000010000000000100000010000000001
000000000000000000100010011011001000010000100000000000

.logic_tile 18 29
000000000000001101100011110001011000010010100100000100
000000000000000101000010000011001011010001110011100000
111000000000100101000000000101000000000000000000000000
100000000000010000000000001101000000101001010000000000
000000000000001111000111011111001010010100000000000000
000000000000000111000110100111000000111100000000000000
000000000110000101100011100111111100000011110000000000
000000000000001111000000001111111001000011100000000000
000010100000001011100011100011111110000001010000000000
000001000010001011000110000001111001010010100000000000
000000000000000000000110011101001101001011100110100000
000000000001010000000010010001111110001001010001100010
000000000000000001100000001101101101010110100000000000
000000100000001111100011000101001011001000000000000000
000000000000001011100010000011101110110000010000000001
000000000000000001100110010000101101110000010010000000

.ramb_tile 19 29
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000001000000000000011011000000111000000000000
000000000000001001000010110001101010001001000001000000
111000000100001111100000010000011111110000000000000000
100000000000001001000011010000011101110000000000000000
000001000000000001100011110011111010101000000000000000
000010000000000101000111110000100000101000000000000000
000000000000100101000000010011011010101011010110000001
000000000000000111100010000011001010101011110000100010
000010100000001111100010000011101111100000010000000000
000001000000000101000000001001011000110000100000000000
000000000000000001000010011001100000101001010010000000
000010100000000000000011101111100000000000000010000000
000000000000000101100000001101000000101001010000000000
000000000000000000000010011111101011100000010000000000
000000000000100000000011101011101111110000010000000000
000000100000000000000011101101101111110000110000000000

.logic_tile 21 29
000001000000000000000111101001011010101000000000000000
000010000000001111000000001001100000000000000000000000
111000000000001001100110010000000000100000010000000000
100010100000010101000011010101001110010000100000000000
000010100000000101000111101001111011101111110111000001
000001000000000101100000000001111110010110100011100010
000000000100000101100010000101101111001101000000000000
000000000000000101000010101001011000001100000000000000
000010000000010000000000001000000000010000100000000000
000001000000100001000000001101001011100000010000000000
000000000000000000000111000101001101010111000000000000
000000000000000000000000000000101111010111000000000000
000000000000100000000110011011111000001011100110100000
000000000000011111000110001111101010001001010000100010
000000000000000011100010010001001100101011000000000000
000000000000000000000110000000001111101011000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000010111001001001100111100000000
000000000000000000000010000000001111110011000000010000
111000000000000000000110000111001000001100111100000000
100000000000000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101111110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001111110011000000000000
000000000000000001100000000111101001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001001100110000111101001001100111100000000
000000000000000001000010010000101111110011000000000000
110000000000001000000010010111101001001100110100000000
000000000000000001000110000000101001110011000000000000

.logic_tile 2 30
000000000000001000000110101011111110100000000000000000
000000001000000101000000000001011111000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000100000000101100000010101011010100000000000000000
000000000000000101000010100000011100100000000010000000
000000000000001000000110110000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000001001010000010000000000000
000000000000000000000000001101001001000000000000000000
000000000000000000000010001001111011000010000000000000
000000000000100000000000001101001001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 30
000000000001000111000111100011100000101001010100100000
000000000000000000100000000101100000000000000000000001
111000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001111100111100001011110101000000100000000
110001000010001111000100000000010000101000000000000000
000000000000000000000000001000000000100000010100000000
000000000000000000000000001011001001010000100000000000
000000000000000000000000001001000000000000000100000000
000000000000001111000010001011001110100000010000000000
000000000000000011100110001000001100111110100000000100
000000000000000000100010010001000000111101010001100011
000000100000000101100000000000001010110000000000000000
000000000000000000000000000000001110110000000000100100
000000000000000000000000010000001101000010000000000000
000000000000000000000010000101011100000001000000000000

.logic_tile 4 30
000000000000000111000110100000000000000000000000000000
000001001110000000100000000000000000000000000000000000
111000000000000000000000000101100000000000000000100001
100000000000000000000000000001100000101001010000000010
010000000000000000000010101000011010101000000100000001
110000000000000000000000000011000000010100000000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011100110000000100000000
000000000000001001000000000000001001110000000000000010
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100111
000000000000000000000000001101000000000010000000100110
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001001100000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000111110000000000000000000000000000
110000000000000000000111110000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000000
100010100001010000000000000000001011000000000010000010

.logic_tile 8 30
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000110000000000000000111001010000011100000000000
000010100000000000000000000111101000110100000000000000
000000000000000111000000000001001110001010000000000000
000000000000000000000000001111001010000010100000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000010100000000000000000001000000000010110100000000000
000001100000000000000000000001000000101001010000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001110001111000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000001000000000001000000000000110000010000000
000000000000000101000000001111001011001001000000000000
001000000000000000000000000000000000000000000000000000
001001000000001111000000000000000000000000000000000000
000010000000000000000110001000000000100000010000000000
000001000000000000000000001111001011010000100010000010
000000000000000000000000000000001100000011110110000100
000000000001010000000000000000000000000011110000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000101011110000001010000000000
000000000000010000000000000000110000000001010000000000
000000000000000000000000000000000001010000100000000000
000000000000000000000000001101001111100000010000100000
010000001000000000000110011000000000010110100100000010
010000000001000000000010001111000000101001010000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000111101100001001010000000000
000010100000000000000000000111001101001101000010000000
000000000001001000000110100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000010101011000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000001000000000010000100010000000
000000000000000000000000001001001010100000010000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000010
000000100000000000000000000000000000000000000001000000

.logic_tile 14 30
000000000001000001000010101111011100110100000000000000
000001000000001001000010001011111110111100000000000000
111000000000001101100111100111100001100000010000000000
100000000000001001000011110000101001100000010000100000
010000000000000001000011111111111001110000110110100000
110000000000000000100010011101001110111000110001100000
000000000000000001100111100001011001100000000000000000
000000000001010101100110010001001011010000100000000000
000000000000001111100110100001011010101111110100000000
000000000000000001000010001001101100101111010001000000
000000000000000011100110110101101010001111010100000001
000000000000000000100010000000001101001111010001000001
000000000000001101100110000011001011000000010000000000
000001000000000101000010001011011010000110100000000000
000000001000001111100111101111011000111011110100000000
000010100000000101100000000011111110110110110001000000

.logic_tile 15 30
000000000000000000000000010111011100010100000000000000
000000000000000000000011100000100000010100000000000000
111000000000000101000010101000001110000001010000000000
100000000000000000000011100001010000000010100000000000
010000000000000101100000010101000001101001010110100000
010000000000000111000011110101101100111001110001100000
000000000000001111000010001000011001010110000000000000
000000100000001001000000001001011010101001000000000000
000000000000000000000010001111100001000110000000000000
000000000000000000000010001011001110000000000000000000
000000000000001001000000000011000000111111110000000000
000000000000010001100010001011100000010110100010000000
000000000000000000000010001000011111000001000000000000
000000000000000000000110011011001110000010000000000000
110000000000000011100000001101111010010111100000000000
100000000000000001000000000101101010000111010000000000

.logic_tile 16 30
000000000000000101000010100001000001010110100000000000
000000000000000111000000001111101000000110000000000000
111000000000001101000010110001101100101111000100000000
100000000001010101000011011101011000001111000011100000
010000000000000101100111000111011100101000000000000000
110000000000000000000110001011100000000000000000000000
000000000000100000000110010001000000000000000000000000
000000000000010000000110100011001011100000010000000000
000000000000100001000110010001111001000010100000000000
000000000001010000000010100111101001000001000000000000
000000000000000001000000000101101011100001010100100000
000000000000000000100000001011101011010001110001000110
000001000000000001100110010000000000000000000000000000
000010100000000000100010010000000000000000000000000000
000000000010000000000000001011000000100000010100000010
000010000000000000000000001101101011000000000011000100

.logic_tile 17 30
000001000000000011100110001101011001000010100000000000
000000100000000000000000000001101100000010000000000000
111000001000000111100000000000011110101000000000000000
100000000010010111100010100101010000010100000000000000
000001000000000000000000001001000000010110100000000000
000000100000001001000010000101000000000000000000000000
000000000000001011100111000001111001010000000000000000
000000000000000001000100000000011100010000000000000000
000000000000101000000000000001000000010000100000000000
000000000001000001000010001011101100010110100000000000
000000000000001001100000011011111011011110100100000000
000000000000001011000010000111111010001110100000100010
000000000000000000000010001011100000110110110000000000
000000000000000111000000000001001101010000100000000000
000000000010001000000110000111001100000010100000000000
000000000000001011000100000111110000000000000010000000

.logic_tile 18 30
000000000000000000000000011011011111010111110100000100
000000000000000000000010101001001010001001010010000000
111000001000000011100110110000000000000000000000000000
100000100000000000100010000000000000000000000000000000
000000000000001000000000000001100001000000000000000000
000000000000000101000000000011001101010000100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001011100000010101000000001001000000000000
000000000000000001100010000111001101001111000000000000
000001000010000000000000010000001001110000000000000000
000000000000000000000010010000011001110000000010000000
000000000000000011000000000001100000110110110000000000
000000000000000000000000000011001110100000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 19 30
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000111100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001101000111111101111010000110100000000000
000000000000001011000011011001011011000000000000000000
000010100000000001100010101001011000001000000000000000
000001000000000111000010101111011101001001000000000000
000000000000000111100111000001001011010110000000000000
000000000000001001000100001111001000111111000000000000
000000000000000000000000010101000001000000000000000000
000000000000000000000011101111001110000110000000000000
000000000000000111100000000000001011100011010000000000
000010000000000000000000000111011010010011100000000000
000010100000001000000111010000000000000000000000000000
000001100000001011000111000000000000000000000000000000
000000000000001111100110101001111001001001010000000000
000000000000000001100000000111011100000010100000000000

.logic_tile 21 30
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000110100000001011000100000000000000
000000000000000000000000001001011001001000000000000000
000010000000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001100000010000000000
000000000000000000000000000000101010100000010000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000011000000010
000100001000000000
000010000000000000
000010010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000001010000000100
000000000000000001
000000000000000010
000001010000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000000100
000011110000000001
000000011000000010
000000001000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
100111110000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_sr
.sym 6 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 7 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 9 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 clk$SB_IO_IN_$glb_clk
.sym 13 iomem_wdata[25]
.sym 16 iomem_wdata[23]
.sym 18 iomem_wdata[30]
.sym 19 iomem_wdata[27]
.sym 21 iomem_wdata[18]
.sym 24 iomem_wdata[23]
.sym 26 iomem_wdata[31]
.sym 27 iomem_wdata[16]
.sym 29 iomem_wdata[22]
.sym 30 iomem_wdata[20]
.sym 31 iomem_wdata[29]
.sym 32 iomem_wdata[26]
.sym 33 iomem_wdata[21]
.sym 34 iomem_wdata[17]
.sym 35 iomem_wdata[19]
.sym 36 iomem_wdata[24]
.sym 37 iomem_wdata[19]
.sym 38 iomem_wdata[20]
.sym 39 iomem_wdata[22]
.sym 40 iomem_wdata[16]
.sym 41 iomem_wdata[21]
.sym 42 iomem_wdata[18]
.sym 43 iomem_wdata[28]
.sym 44 iomem_wdata[17]
.sym 45 iomem_wdata[16]
.sym 46 iomem_wdata[24]
.sym 47 iomem_wdata[16]
.sym 48 iomem_wdata[17]
.sym 49 iomem_wdata[25]
.sym 50 iomem_wdata[17]
.sym 51 iomem_wdata[18]
.sym 52 iomem_wdata[26]
.sym 53 iomem_wdata[18]
.sym 54 iomem_wdata[19]
.sym 55 iomem_wdata[27]
.sym 56 iomem_wdata[19]
.sym 57 iomem_wdata[20]
.sym 58 iomem_wdata[28]
.sym 59 iomem_wdata[20]
.sym 60 iomem_wdata[21]
.sym 61 iomem_wdata[29]
.sym 62 iomem_wdata[21]
.sym 63 iomem_wdata[22]
.sym 64 iomem_wdata[30]
.sym 65 iomem_wdata[22]
.sym 66 iomem_wdata[23]
.sym 67 iomem_wdata[31]
.sym 68 iomem_wdata[23]
.sym 101 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 102 soc.memory.ram01_WREN
.sym 103 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 104 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 105 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 106 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 107 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 108 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 121 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 123 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 131 soc.memory.rdata_0[16]
.sym 132 soc.memory.rdata_0[17]
.sym 133 soc.memory.rdata_0[18]
.sym 134 soc.memory.rdata_0[19]
.sym 135 soc.memory.rdata_0[20]
.sym 136 soc.memory.rdata_0[21]
.sym 137 soc.memory.rdata_0[22]
.sym 138 soc.memory.rdata_0[23]
.sym 163 soc.memory.rdata_0[16]
.sym 170 iomem_wdata[17]
.sym 205 soc.memory.rdata_0[21]
.sym 206 iomem_wdata[23]
.sym 209 soc.memory.rdata_0[23]
.sym 211 iomem_wdata[25]
.sym 213 soc.memory.rdata_0[17]
.sym 216 soc.memory.rdata_0[18]
.sym 217 iomem_wdata[30]
.sym 218 iomem_wdata[27]
.sym 223 iomem_wdata[26]
.sym 226 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 232 iomem_wdata[16]
.sym 234 iomem_wdata[18]
.sym 235 iomem_wdata[28]
.sym 240 iomem_wdata[29]
.sym 245 iomem_wdata[24]
.sym 246 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 247 soc.memory.rdata_0[19]
.sym 248 flash_clk_SB_LUT4_I1_I2[3]
.sym 249 soc.memory.rdata_0[20]
.sym 251 iomem_wdata[18]
.sym 259 soc.memory.rdata_0[26]
.sym 262 soc.memory.rdata_1[29]
.sym 264 soc.memory.rdata_0[28]
.sym 266 soc.memory.rdata_0[29]
.sym 268 soc.memory.rdata_0[30]
.sym 269 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 270 soc.memory.rdata_0[31]
.sym 271 iomem_addr[5]
.sym 272 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 273 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 275 iomem_wdata[16]
.sym 276 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 278 soc.memory.rdata_1[22]
.sym 279 soc.memory.ram01_WREN
.sym 280 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 281 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 282 iomem_addr[6]
.sym 284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 286 soc.memory.rdata_1[26]
.sym 287 iomem_addr[3]
.sym 288 iomem_addr[4]
.sym 289 soc.memory.rdata_1[17]
.sym 290 soc.memory.rdata_1[28]
.sym 291 soc.memory.rdata_0[22]
.sym 292 soc.memory.rdata_1[31]
.sym 293 iomem_addr[16]
.sym 304 iomem_wdata[31]
.sym 316 iomem_wdata[22]
.sym 318 iomem_wdata[22]
.sym 320 iomem_wdata[21]
.sym 323 iomem_wdata[19]
.sym 324 iomem_wdata[17]
.sym 325 iomem_wdata[19]
.sym 327 soc.memory.rdata_1[21]
.sym 328 soc.memory.rdata_0[27]
.sym 329 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 331 iomem_wdata[26]
.sym 332 soc.memory.rdata_1[25]
.sym 334 flash_clk_SB_LUT4_I1_I2[3]
.sym 335 iomem_wdata[20]
.sym 337 iomem_addr[15]
.sym 339 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 341 soc.memory.rdata_1[29]
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 365 iomem_addr[6]
.sym 367 iomem_addr[11]
.sym 368 iomem_addr[3]
.sym 370 iomem_addr[7]
.sym 371 iomem_addr[4]
.sym 372 iomem_wdata[30]
.sym 376 iomem_addr[3]
.sym 377 iomem_wdata[25]
.sym 378 iomem_addr[15]
.sym 379 iomem_wdata[27]
.sym 380 iomem_addr[12]
.sym 381 iomem_wdata[28]
.sym 382 iomem_addr[10]
.sym 383 iomem_wdata[26]
.sym 384 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 386 iomem_addr[5]
.sym 388 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 389 iomem_wdata[29]
.sym 390 iomem_addr[13]
.sym 391 iomem_addr[9]
.sym 392 iomem_wdata[24]
.sym 393 iomem_addr[14]
.sym 394 iomem_addr[8]
.sym 395 iomem_wdata[31]
.sym 396 iomem_addr[10]
.sym 397 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 398 iomem_wdata[24]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[25]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[26]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[27]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[28]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[29]
.sym 414 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[30]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[31]
.sym 451 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 452 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 453 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 454 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 455 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 456 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 457 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 458 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 466 soc.memory.rdata_0[24]
.sym 467 soc.memory.rdata_0[25]
.sym 468 soc.memory.rdata_0[26]
.sym 469 soc.memory.rdata_0[27]
.sym 470 soc.memory.rdata_0[28]
.sym 471 soc.memory.rdata_0[29]
.sym 472 soc.memory.rdata_0[30]
.sym 473 soc.memory.rdata_0[31]
.sym 477 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 487 iomem_addr[11]
.sym 515 iomem_addr[6]
.sym 519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 520 iomem_addr[7]
.sym 521 iomem_wdata[27]
.sym 526 soc.memory.rdata_0[25]
.sym 528 iomem_wdata[25]
.sym 529 iomem_addr[15]
.sym 532 iomem_wdata[28]
.sym 535 iomem_wdata[24]
.sym 536 iomem_addr[14]
.sym 537 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 539 iomem_wdata[31]
.sym 540 soc.memory.rdata_0[24]
.sym 542 iomem_addr[13]
.sym 549 iomem_addr[12]
.sym 550 iomem_wdata[29]
.sym 551 iomem_addr[10]
.sym 559 iomem_wdata[31]
.sym 560 iomem_wdata[30]
.sym 562 soc.memory.rdata_1[20]
.sym 563 soc.memory.rdata_1[30]
.sym 564 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 565 soc.cpu.mem_la_wdata[5]
.sym 566 iomem_addr[7]
.sym 567 soc.memory.rdata_1[24]
.sym 568 soc.memory.rdata_1[23]
.sym 569 iomem_addr[9]
.sym 570 soc.memory.rdata_1[16]
.sym 571 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 572 iomem_addr[8]
.sym 573 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 584 soc.cpu.pcpi_rs2[21]
.sym 585 $PACKER_VCC_NET
.sym 593 soc.memory.wen[3]
.sym 596 soc.memory.wen[2]
.sym 597 iomem_addr[9]
.sym 600 soc.memory.wen[2]
.sym 601 soc.memory.wen[3]
.sym 602 iomem_addr[15]
.sym 603 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 604 iomem_addr[7]
.sym 605 iomem_addr[12]
.sym 607 iomem_addr[13]
.sym 609 soc.memory.ram01_WREN
.sym 610 iomem_addr[8]
.sym 612 iomem_addr[6]
.sym 613 iomem_addr[5]
.sym 614 soc.memory.ram01_WREN
.sym 615 iomem_addr[14]
.sym 617 iomem_addr[4]
.sym 618 iomem_addr[11]
.sym 621 iomem_addr[10]
.sym 622 iomem_addr[16]
.sym 623 soc.memory.wen[2]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[2]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[3]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[3]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[2]
.sym 636 soc.memory.ram01_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[2]
.sym 639 soc.memory.ram01_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[3]
.sym 642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[3]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 693 soc.memory.rdata_1[16]
.sym 694 soc.memory.rdata_1[17]
.sym 695 soc.memory.rdata_1[18]
.sym 696 soc.memory.rdata_1[19]
.sym 697 soc.memory.rdata_1[20]
.sym 698 soc.memory.rdata_1[21]
.sym 699 soc.memory.rdata_1[22]
.sym 700 soc.memory.rdata_1[23]
.sym 709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 718 iomem_addr[12]
.sym 727 soc.cpu.pcpi_rs2[21]
.sym 741 iomem_wdata[22]
.sym 742 iomem_wdata[19]
.sym 743 soc.memory.wen[3]
.sym 744 iomem_wdata[21]
.sym 745 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 746 soc.memory.wen[2]
.sym 750 soc.memory.wen[2]
.sym 753 iomem_wdata[17]
.sym 754 soc.memory.rdata_1[18]
.sym 756 soc.memory.rdata_1[19]
.sym 757 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 761 iomem_addr[11]
.sym 764 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 768 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 773 iomem_addr[5]
.sym 776 iomem_addr[13]
.sym 780 soc.memory.rdata_1[22]
.sym 783 soc.memory.ram01_WREN
.sym 784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 788 iomem_wdata[22]
.sym 789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 790 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 792 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 793 iomem_addr[14]
.sym 794 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 796 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 797 $PACKER_GND_NET
.sym 799 iomem_addr[10]
.sym 803 soc.memory.rdata_1[27]
.sym 804 soc.memory.rdata_0[27]
.sym 805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 820 $PACKER_GND_NET
.sym 835 $PACKER_GND_NET
.sym 836 $PACKER_VCC_NET
.sym 844 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 soc.memory.rdata_1[24]
.sym 921 soc.memory.rdata_1[25]
.sym 922 soc.memory.rdata_1[26]
.sym 923 soc.memory.rdata_1[27]
.sym 924 soc.memory.rdata_1[28]
.sym 925 soc.memory.rdata_1[29]
.sym 926 soc.memory.rdata_1[30]
.sym 927 soc.memory.rdata_1[31]
.sym 933 soc.cpu.mem_la_wdata[7]
.sym 942 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 968 flash_clk_SB_LUT4_I1_I2[3]
.sym 969 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 970 iomem_wdata[26]
.sym 997 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 1002 iomem_wdata[20]
.sym 1009 soc.memory.rdata_1[31]
.sym 1012 iomem_addr[15]
.sym 1013 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 1014 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 1017 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 1018 iomem_addr[5]
.sym 1019 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 1020 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 1021 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 1022 soc.cpu.pcpi_rs2[23]
.sym 1025 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 1026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 1027 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 1039 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 1160 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1164 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 1184 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 1200 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 1225 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 1226 iomem_addr[3]
.sym 1227 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 1228 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 1229 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 1231 iomem_addr[6]
.sym 1233 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 1234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 1236 UART_RX_SB_LUT4_I1_I0[3]
.sym 1237 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 1343 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 1348 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 1387 soc.cpu.pcpi_rs2[21]
.sym 1392 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1396 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 1398 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 1429 soc.cpu.pcpi_rs2[21]
.sym 1431 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 1432 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 1433 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 1434 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1435 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 1436 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 1437 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 1438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 1439 soc.cpu.mem_la_wdata[5]
.sym 1440 iomem_addr[7]
.sym 1441 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 1442 $PACKER_VCC_NET
.sym 1443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 1447 soc.cpu.pcpi_rs2[21]
.sym 1450 $PACKER_VCC_NET
.sym 1452 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 1545 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 1546 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 1547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 1548 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 1549 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 1550 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 1551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 1555 iomem_wdata[17]
.sym 1557 soc.cpu.pcpi_rs2[30]
.sym 1572 soc.cpu.cpuregs_rs1[6]
.sym 1574 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 1576 soc.cpu.pcpi_rs2[23]
.sym 1595 soc.cpu.pcpi_rs2[25]
.sym 1599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 1603 soc.cpu.pcpi_rs2[24]
.sym 1604 soc.memory.rdata_0[27]
.sym 1607 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 1613 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 1626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 1637 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 1638 soc.cpu.pcpi_rs2[25]
.sym 1639 soc.memory.rdata_1[27]
.sym 1640 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 1641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 1642 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 1643 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 1644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 1647 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 1648 iomem_addr[14]
.sym 1649 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 1655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 1656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 1755 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 1758 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 1760 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 1766 soc.cpu.count_cycle[30]
.sym 1826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 1849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 1850 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 1851 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 1852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 1853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 1854 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 1856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 1857 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 1858 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 1859 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 1867 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 1965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 1966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 1967 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 1968 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 1969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 1970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 1971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 1972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 2007 soc.cpu.instr_maskirq
.sym 2031 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2040 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 2043 soc.cpu.irq_pending[0]
.sym 2051 soc.cpu.instr_maskirq
.sym 2071 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 2072 soc.cpu.irq_pending[0]
.sym 2077 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 2078 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 2079 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2080 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 2083 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 2084 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 2085 UART_RX_SB_LUT4_I1_I0[3]
.sym 2086 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 2092 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 2190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 2191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 2192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 2193 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 2194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 2195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 2196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 2197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 2209 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 2212 soc.cpu.instr_rdcycleh
.sym 2238 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2239 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 2241 soc.cpu.pcpi_rs2[21]
.sym 2242 soc.cpu.alu_out_q[14]
.sym 2244 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 2245 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 2246 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 2250 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 2251 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 2261 $PACKER_VCC_NET
.sym 2267 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 2272 $PACKER_VCC_NET
.sym 2281 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 2286 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 2287 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 2288 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2289 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 2290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 2292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 2293 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2294 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 2295 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 2296 $PACKER_VCC_NET
.sym 2297 soc.cpu.mem_la_wdata[5]
.sym 2303 $PACKER_VCC_NET
.sym 2308 soc.cpu.pcpi_rs2[21]
.sym 2309 $PACKER_VCC_NET
.sym 2397 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 2398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 2399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 2400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 2401 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 2402 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 2403 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 2444 soc.cpu.cpuregs_rs1[12]
.sym 2447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 2450 soc.cpu.mem_la_wdata[7]
.sym 2452 soc.cpu.mem_la_wdata[5]
.sym 2453 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 2455 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 2463 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 2466 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 2468 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 2496 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 2497 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 2498 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 2499 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 2500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 2502 soc.cpu.timer[20]
.sym 2507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 2604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 2605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 2606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 2607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 2608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 2609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 2610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 2611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 2652 soc.cpu.alu_out_q[4]
.sym 2655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 2656 soc.cpu.alu_out_q[1]
.sym 2664 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 2666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 2667 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 2695 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 2700 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 2701 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 2703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 2704 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 2705 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 2706 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 2707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 2708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 2709 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 2710 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 2711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 2813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 2814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 2815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 2816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 2817 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 2818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 2819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 2820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 2823 soc.cpu.alu_out_q[10]
.sym 2867 soc.cpu.alu_out_q[11]
.sym 2875 soc.cpu.instr_sub
.sym 2879 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 2904 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 2907 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 2911 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 2912 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 2913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 2914 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 2917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 2918 UART_RX_SB_LUT4_I1_I0[3]
.sym 2919 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2920 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 2922 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 2929 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3025 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 3026 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 3027 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 3028 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 3029 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 3030 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 3031 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 3032 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 3057 soc.cpu.pcpi_rs2[16]
.sym 3069 soc.cpu.reg_pc[9]
.sym 3095 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 3099 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3101 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 3103 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 3136 UART_RX_SB_LUT4_I1_I0[3]
.sym 3138 $PACKER_VCC_NET
.sym 3139 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3140 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 3141 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 3142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 3143 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3145 $PACKER_VCC_NET
.sym 3146 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 3147 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 3153 $PACKER_VCC_NET
.sym 3154 $PACKER_VCC_NET
.sym 3158 soc.cpu.pcpi_rs2[21]
.sym 3250 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 3251 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 3252 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 3253 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 3254 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 3255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 3256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 3257 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 3261 soc.cpu.decoded_imm[0]
.sym 3282 soc.cpu.pcpi_rs2[25]
.sym 3284 soc.cpu.pcpi_rs2[21]
.sym 3298 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 3308 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 3346 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 3348 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 3354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 3356 soc.cpu.timer[20]
.sym 3365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 3458 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 3459 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 3460 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 3461 soc.cpu.reg_sh[3]
.sym 3462 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 3463 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 3484 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 3506 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3508 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 3510 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 3514 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 3552 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3554 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 3555 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3556 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 3557 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 3558 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 3559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 3560 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 3562 soc.cpu.pcpi_rs2[25]
.sym 3563 soc.cpu.pcpi_rs2[30]
.sym 3666 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3668 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3670 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 3671 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3698 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 3746 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 3757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 3759 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 3761 UART_RX_SB_LUT4_I1_I0[3]
.sym 3762 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3763 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 3766 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3767 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3769 soc.cpu.pcpi_rs2[18]
.sym 3777 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 3878 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 3880 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3883 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 3884 soc.cpu.decoded_imm[27]
.sym 3885 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 3924 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 3948 soc.cpu.reg_sh[0]
.sym 3964 soc.cpu.irq_state[1]
.sym 3965 UART_RX_SB_LUT4_I1_I0[3]
.sym 3966 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 3967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 3969 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3970 $PACKER_VCC_NET
.sym 3971 $PACKER_VCC_NET
.sym 3972 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 3973 UART_RX_SB_LUT4_I1_I0[3]
.sym 3974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 3976 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3978 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 3979 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3981 UART_RX_SB_LUT4_I1_I0[3]
.sym 3986 $PACKER_VCC_NET
.sym 4085 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 4088 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 4089 soc.cpu.reg_sh[2]
.sym 4090 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 4091 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 4128 soc.cpu.alu_out_q[29]
.sym 4131 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 4149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 4154 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 4158 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 4159 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4162 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 4171 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4173 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 4175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 4204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 4206 soc.cpu.reg_pc[19]
.sym 4315 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 4316 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 4317 soc.cpu.resetn_SB_LUT4_I3_O
.sym 4318 reset_cnt[0]
.sym 4358 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 4375 soc.cpu.alu_out_q[16]
.sym 4376 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 4378 soc.cpu.irq_mask[2]
.sym 4386 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4389 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 4390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 4420 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 4423 UART_RX_SB_LUT4_I1_I0[3]
.sym 4425 soc.cpu.pcpi_rs2[25]
.sym 4426 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 4427 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 4430 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 4540 reset_cnt[1]
.sym 4541 reset_cnt[2]
.sym 4542 reset_cnt[3]
.sym 4543 reset_cnt[4]
.sym 4544 reset_cnt[5]
.sym 4545 UART_RX_SB_LUT4_I1_I0[3]
.sym 4546 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 4586 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 4587 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 4604 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 4607 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 4608 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 4649 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 4655 UART_RX_SB_LUT4_I1_I0[3]
.sym 4660 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 4667 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 4767 display.second_timer_state_SB_LUT4_O_14_I3
.sym 4768 display.second_timer_state_SB_LUT4_O_13_I3
.sym 4769 display.second_timer_state_SB_LUT4_O_12_I3
.sym 4770 display.second_timer_state_SB_LUT4_O_11_I3
.sym 4771 display.second_timer_state_SB_LUT4_O_10_I3
.sym 4772 display.second_timer_state_SB_LUT4_O_9_I3
.sym 4773 display.second_timer_state_SB_LUT4_O_8_I3
.sym 4791 soc.cpu.alu_out_q[20]
.sym 4808 UART_RX_SB_LUT4_I1_I0[3]
.sym 4830 UART_RX_SB_LUT4_I1_I0[3]
.sym 4838 UART_RX_SB_LUT4_I1_I0[3]
.sym 4843 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 4851 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 4874 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 4876 soc.cpu.cpu_state[3]
.sym 4878 $PACKER_VCC_NET
.sym 4880 $PACKER_VCC_NET
.sym 4885 UART_RX_SB_LUT4_I1_I0[3]
.sym 4887 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 4898 $PACKER_VCC_NET
.sym 4991 display.second_timer_state[8]
.sym 4992 display.second_timer_state_SB_LUT4_O_7_I3
.sym 4993 display.second_timer_state[10]
.sym 4994 display.second_timer_state_SB_LUT4_O_6_I3
.sym 4995 display.second_timer_state_SB_LUT4_O_5_I3
.sym 4996 display.second_timer_state[13]
.sym 4997 display.second_timer_state[14]
.sym 4998 display.second_timer_state[15]
.sym 5018 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5062 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 5094 display.second_timer_state[15]
.sym 5098 display.second_timer_state_SB_LUT4_O_7_I3
.sym 5197 display.second_timer_state_SB_LUT4_O_4_I3
.sym 5198 display.second_timer_state_SB_LUT4_O_3_I3
.sym 5199 display.second_timer_state_SB_LUT4_O_2_I3
.sym 5200 display.second_timer_state[19]
.sym 5201 display.second_timer_state_SB_LUT4_O_1_I3
.sym 5202 display.second_timer_state_SB_LUT4_O_I3
.sym 5203 display.second_timer_state[22]
.sym 5204 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5219 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 5225 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 5248 soc.cpu.is_slli_srli_srai
.sym 5279 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 5292 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 5293 display.second_timer_state[10]
.sym 5295 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 5296 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 5297 display.second_timer_state_SB_LUT4_O_5_I3
.sym 5302 display.second_timer_state[21]
.sym 5405 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 5406 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 5407 display.second_timer_state[17]
.sym 5408 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 5409 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 5410 display.second_timer_state[16]
.sym 5411 display.second_timer_state[20]
.sym 5412 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 5415 soc.cpu.next_pc[28]
.sym 5423 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 5433 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 5487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 5497 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 5499 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5500 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 5501 display.second_timer_state[11]
.sym 5503 display.second_timer_state[18]
.sym 5510 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 5614 display.refresh_timer_state[8]
.sym 5618 display.second_timer_state[21]
.sym 5620 display.second_timer_state[11]
.sym 5621 display.second_timer_state[18]
.sym 5643 soc.cpu.cpu_state[3]
.sym 5662 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 5665 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5685 $PACKER_VCC_NET
.sym 5705 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 5711 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 5719 display.refresh_timer_state[8]
.sym 5720 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 5827 display.refresh_timer_state[1]
.sym 5828 display.refresh_timer_state[2]
.sym 5829 display.refresh_timer_state[3]
.sym 5830 display.refresh_timer_state[4]
.sym 5831 display.refresh_timer_state[5]
.sym 5832 display.refresh_timer_state[6]
.sym 5833 display.refresh_timer_state[7]
.sym 5852 soc.cpu.pcpi_rs2[21]
.sym 5863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5869 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 5870 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 6053 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 6054 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 6055 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 6056 display.refresh_timer_state_SB_LUT4_O_I3
.sym 6057 display.refresh_timer_state[12]
.sym 6058 display.refresh_timer_state[13]
.sym 6059 display.refresh_timer_state[14]
.sym 6060 display.refresh_timer_state[15]
.sym 6082 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 6090 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 6142 display.refresh_timer_state[0]
.sym 6280 display.refresh_timer_state[16]
.sym 6281 display.refresh_timer_state[17]
.sym 6282 display.refresh_timer_state[18]
.sym 6283 display.refresh_timer_state[19]
.sym 6284 display.refresh_timer_state[20]
.sym 6285 display.refresh_timer_state[21]
.sym 6286 display.refresh_timer_state[22]
.sym 6287 display.refresh_timer_state[23]
.sym 6306 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 6322 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 6353 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6367 $PACKER_VCC_NET
.sym 6387 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6555 soc.cpu.is_lui_auipc_jal
.sym 6615 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 6674 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 6675 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 6676 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 6677 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 6683 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 6715 soc.memory.wen[2]
.sym 6717 flash_clk_SB_LUT4_I1_I2[3]
.sym 6718 soc.memory.rdata_1[29]
.sym 6719 soc.memory.rdata_0[28]
.sym 6721 soc.memory.rdata_0[29]
.sym 6722 soc.memory.rdata_1[23]
.sym 6723 soc.memory.rdata_0[26]
.sym 6728 soc.memory.rdata_1[30]
.sym 6731 soc.memory.rdata_1[26]
.sym 6733 soc.memory.rdata_0[31]
.sym 6734 soc.memory.rdata_1[17]
.sym 6736 iomem_addr[16]
.sym 6739 soc.memory.rdata_0[30]
.sym 6740 soc.memory.wen[3]
.sym 6742 soc.memory.rdata_0[23]
.sym 6743 soc.memory.rdata_1[28]
.sym 6745 soc.memory.rdata_1[31]
.sym 6746 soc.memory.rdata_0[17]
.sym 6748 flash_clk_SB_LUT4_I1_I2[3]
.sym 6749 soc.memory.rdata_1[17]
.sym 6750 soc.memory.rdata_0[17]
.sym 6751 iomem_addr[16]
.sym 6755 soc.memory.wen[2]
.sym 6757 soc.memory.wen[3]
.sym 6760 flash_clk_SB_LUT4_I1_I2[3]
.sym 6761 iomem_addr[16]
.sym 6762 soc.memory.rdata_0[23]
.sym 6763 soc.memory.rdata_1[23]
.sym 6766 iomem_addr[16]
.sym 6767 flash_clk_SB_LUT4_I1_I2[3]
.sym 6768 soc.memory.rdata_0[26]
.sym 6769 soc.memory.rdata_1[26]
.sym 6772 soc.memory.rdata_1[30]
.sym 6773 iomem_addr[16]
.sym 6774 flash_clk_SB_LUT4_I1_I2[3]
.sym 6775 soc.memory.rdata_0[30]
.sym 6778 soc.memory.rdata_1[31]
.sym 6779 soc.memory.rdata_0[31]
.sym 6780 iomem_addr[16]
.sym 6781 flash_clk_SB_LUT4_I1_I2[3]
.sym 6784 flash_clk_SB_LUT4_I1_I2[3]
.sym 6785 iomem_addr[16]
.sym 6786 soc.memory.rdata_0[28]
.sym 6787 soc.memory.rdata_1[28]
.sym 6790 soc.memory.rdata_1[29]
.sym 6791 flash_clk_SB_LUT4_I1_I2[3]
.sym 6792 iomem_addr[16]
.sym 6793 soc.memory.rdata_0[29]
.sym 6825 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 6826 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 6827 soc.cpu.alu_out_q[2]
.sym 6828 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 6829 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 6830 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 6831 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 6832 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 6833 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 6835 $PACKER_GND_NET
.sym 6837 iomem_wdata[18]
.sym 6838 soc.memory.rdata_1[20]
.sym 6839 iomem_wdata[24]
.sym 6840 iomem_wdata[29]
.sym 6841 soc.memory.rdata_1[16]
.sym 6842 iomem_wdata[28]
.sym 6843 soc.memory.rdata_1[24]
.sym 6844 soc.memory.rdata_1[30]
.sym 6845 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 6846 soc.memory.rdata_1[23]
.sym 6847 soc.memory.wen[2]
.sym 6848 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 6856 soc.memory.rdata_0[24]
.sym 6858 soc.memory.wen[3]
.sym 6867 flash_clk_SB_LUT4_I1_I2[3]
.sym 6874 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 6875 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 6876 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 6879 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 6880 iomem_addr[16]
.sym 6882 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 6884 iomem_addr[16]
.sym 6887 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 6888 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 6889 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 6891 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 6907 iomem_addr[16]
.sym 6911 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 6912 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 6914 soc.memory.rdata_1[22]
.sym 6918 soc.memory.rdata_0[22]
.sym 6922 flash_clk_SB_LUT4_I1_I2[3]
.sym 6924 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 6928 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 6965 soc.memory.rdata_1[22]
.sym 6966 flash_clk_SB_LUT4_I1_I2[3]
.sym 6967 iomem_addr[16]
.sym 6968 soc.memory.rdata_0[22]
.sym 6977 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 6978 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 6979 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 6980 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7008 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7009 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7010 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7011 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7012 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7013 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 7014 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7015 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7016 iomem_addr[6]
.sym 7021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7022 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7027 iomem_addr[12]
.sym 7029 iomem_addr[10]
.sym 7030 iomem_wdata[29]
.sym 7033 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 7036 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7037 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 7038 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7040 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 7042 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7043 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7052 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7053 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 7055 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 7057 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 7060 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 7061 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 7063 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7064 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 7067 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7069 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 7070 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 7075 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7076 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7077 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7078 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 7091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 7094 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 7095 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7096 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 7097 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7100 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 7101 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7102 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7103 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7106 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7107 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7108 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 7109 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7114 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 7118 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7124 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7125 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 7126 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7127 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 7163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 7164 iomem_addr[12]
.sym 7166 soc.cpu.pcpi_rs2[24]
.sym 7168 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7169 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 7170 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 7172 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 7173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 7174 iomem_addr[13]
.sym 7175 iomem_wdata[16]
.sym 7177 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 7178 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 7180 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 7184 iomem_addr[13]
.sym 7185 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 7186 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 7189 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 7196 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7198 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7199 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7200 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7201 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7202 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7203 soc.cpu.mem_la_wdata[5]
.sym 7204 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7206 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7207 soc.cpu.mem_la_wdata[3]
.sym 7208 soc.cpu.mem_la_wdata[7]
.sym 7209 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 7211 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7220 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 7226 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 7227 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 7228 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 7230 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 7231 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7234 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 7236 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7237 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7240 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 7242 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 7243 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7246 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 7248 soc.cpu.mem_la_wdata[3]
.sym 7249 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7252 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 7254 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7255 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 7258 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 7260 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7261 soc.cpu.mem_la_wdata[5]
.sym 7264 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 7266 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7267 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 7270 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 7272 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7273 soc.cpu.mem_la_wdata[7]
.sym 7314 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 7315 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 7317 soc.cpu.mem_la_wdata[3]
.sym 7318 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 7319 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 7320 UART_RX_SB_LUT4_I1_I0[3]
.sym 7321 iomem_addr[16]
.sym 7322 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 7323 iomem_addr[4]
.sym 7325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 7328 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7330 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 7332 soc.cpu.pcpi_rs2[23]
.sym 7333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 7334 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 7335 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 7336 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 7337 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 7338 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 7343 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7344 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7345 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7346 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7347 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7348 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7350 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 7351 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7353 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7354 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7356 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7359 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7361 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7366 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 7370 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7371 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7375 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 7377 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7378 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7381 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 7383 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7384 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 7387 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 7389 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7390 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7393 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 7395 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7396 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7399 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 7401 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7402 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7405 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 7407 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7408 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7411 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 7413 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 7414 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7417 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 7419 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7420 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7460 soc.cpu.pcpi_rs2[30]
.sym 7461 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7464 iomem_addr[8]
.sym 7465 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7466 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7469 iomem_addr[9]
.sym 7471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 7473 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7477 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 7478 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7479 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 7480 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7483 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 7484 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 7485 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 7490 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7491 soc.cpu.pcpi_rs2[18]
.sym 7493 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7495 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 7496 soc.cpu.pcpi_rs2[21]
.sym 7498 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7499 soc.cpu.pcpi_rs2[16]
.sym 7500 soc.cpu.pcpi_rs2[23]
.sym 7502 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7505 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7509 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 7511 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 7515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7517 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7521 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7522 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 7524 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7525 soc.cpu.pcpi_rs2[16]
.sym 7528 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 7530 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7534 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 7536 soc.cpu.pcpi_rs2[18]
.sym 7537 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7540 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 7542 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7543 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 7546 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 7548 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 7549 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7552 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 7554 soc.cpu.pcpi_rs2[21]
.sym 7555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7558 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 7560 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 7561 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7564 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 7566 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7567 soc.cpu.pcpi_rs2[23]
.sym 7606 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 7607 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 7609 soc.cpu.pcpi_rs2[16]
.sym 7611 iomem_addr[10]
.sym 7612 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7613 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 7617 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7618 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7619 soc.cpu.pcpi_rs2[18]
.sym 7620 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 7621 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 7622 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 7623 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 7624 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7625 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 7626 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7627 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7628 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 7629 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7630 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 7632 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 7638 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 7639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 7641 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 7642 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7645 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 7648 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 7651 soc.cpu.pcpi_rs2[25]
.sym 7652 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 7656 $PACKER_VCC_NET
.sym 7659 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7661 soc.cpu.pcpi_rs2[24]
.sym 7662 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7664 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 7665 soc.cpu.pcpi_rs2[30]
.sym 7667 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 7669 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 7671 soc.cpu.pcpi_rs2[24]
.sym 7672 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7675 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 7677 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7678 soc.cpu.pcpi_rs2[25]
.sym 7681 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 7683 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 7684 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 7687 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 7689 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 7690 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 7693 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 7695 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 7696 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 7699 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 7701 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 7702 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7705 $nextpnr_ICESTORM_LC_5$I3
.sym 7707 soc.cpu.pcpi_rs2[30]
.sym 7708 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 7711 $nextpnr_ICESTORM_LC_5$COUT
.sym 7714 $PACKER_VCC_NET
.sym 7715 $nextpnr_ICESTORM_LC_5$I3
.sym 7743 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 7744 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 7745 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 7747 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 7748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 7749 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7750 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 7753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 7755 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7756 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 7759 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7760 iomem_addr[5]
.sym 7764 soc.cpu.pcpi_rs2[23]
.sym 7765 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 7767 soc.cpu.irq_mask[0]
.sym 7768 soc.cpu.instr_bgeu
.sym 7769 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 7770 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 7771 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 7772 iomem_addr[13]
.sym 7774 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 7776 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 7777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 7778 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 7779 $nextpnr_ICESTORM_LC_5$COUT
.sym 7786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 7788 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 7789 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 7791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 7798 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 7804 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 7806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 7816 $nextpnr_ICESTORM_LC_6$I3
.sym 7818 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 7819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7826 $nextpnr_ICESTORM_LC_6$I3
.sym 7829 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 7835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 7841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 7848 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 7854 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 7861 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 7890 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 7891 soc.cpu.alu_out_SB_LUT4_O_23_I1[3]
.sym 7892 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 7893 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7894 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7895 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 7896 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 7897 soc.cpu.irq_pending[0]
.sym 7903 iomem_addr[3]
.sym 7904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7907 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 7908 iomem_addr[6]
.sym 7911 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 7914 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 7915 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7916 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 7919 soc.cpu.instr_bne
.sym 7920 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 7921 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 7923 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 7924 soc.cpu.pcpi_rs2[23]
.sym 7925 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 7952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 7958 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 7977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 7997 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 8008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 8037 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[3]
.sym 8038 soc.cpu.alu_out_SB_LUT4_O_23_I1[1]
.sym 8039 soc.cpu.alu_out_q[14]
.sym 8040 soc.cpu.alu_out_SB_LUT4_O_24_I1[3]
.sym 8041 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 8042 soc.cpu.alu_out_q[8]
.sym 8043 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 8044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 8052 $PACKER_VCC_NET
.sym 8054 soc.cpu.irq_pending[0]
.sym 8055 $PACKER_VCC_NET
.sym 8057 soc.cpu.timer[13]
.sym 8060 iomem_addr[7]
.sym 8061 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 8064 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 8065 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8066 UART_RX_SB_LUT4_I1_I0[3]
.sym 8067 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8068 soc.cpu.alu_out_SB_LUT4_O_23_I1[2]
.sym 8069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 8071 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 8072 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8081 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 8083 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8086 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8090 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8092 soc.cpu.pcpi_rs2[21]
.sym 8094 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8096 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8099 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8103 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8104 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 8107 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 8108 $PACKER_VCC_NET
.sym 8114 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8119 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8123 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8125 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 8126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8129 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 8130 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8132 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8136 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 8141 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8142 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8143 $PACKER_VCC_NET
.sym 8150 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8155 soc.cpu.pcpi_rs2[21]
.sym 8184 soc.cpu.alu_out_q[7]
.sym 8185 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 8186 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 8187 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 8188 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 8189 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 8190 soc.cpu.alu_out_q[5]
.sym 8191 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 8193 soc.cpu.alu_out_q[8]
.sym 8197 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 8198 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 8199 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 8200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 8202 soc.cpu.timer[20]
.sym 8205 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 8207 iomem_addr[14]
.sym 8208 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 8209 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 8210 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8212 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 8213 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 8214 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 8215 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 8216 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 8217 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 8218 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 8236 soc.cpu.mem_la_wdata[3]
.sym 8243 soc.cpu.mem_la_wdata[5]
.sym 8244 soc.cpu.mem_la_wdata[7]
.sym 8247 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 8249 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 8251 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 8252 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8256 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 8260 soc.cpu.mem_la_wdata[5]
.sym 8265 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8273 soc.cpu.mem_la_wdata[7]
.sym 8278 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 8285 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 8289 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 8296 soc.cpu.mem_la_wdata[3]
.sym 8301 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 8331 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 8332 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 8333 soc.cpu.alu_out_q[1]
.sym 8334 soc.cpu.alu_out_SB_LUT4_O_23_I1[2]
.sym 8335 soc.cpu.alu_out_q[4]
.sym 8336 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 8337 soc.cpu.alu_out_q[12]
.sym 8338 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 8344 soc.cpu.alu_out_q[5]
.sym 8346 soc.cpu.mem_la_wdata[3]
.sym 8347 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 8348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 8351 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 8353 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 8354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 8355 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 8356 soc.cpu.instr_bgeu
.sym 8357 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 8358 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 8359 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 8360 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8361 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 8362 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8363 soc.cpu.alu_out_q[15]
.sym 8364 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 8365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 8366 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8372 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8375 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 8376 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 8377 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 8378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 8380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 8381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 8382 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 8383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 8385 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8386 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 8387 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 8389 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8391 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 8396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 8403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 8404 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8406 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8407 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 8412 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8413 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 8414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 8416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 8418 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 8419 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 8420 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 8422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 8424 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 8425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 8426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 8428 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 8430 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 8431 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 8432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 8434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 8436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 8437 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 8438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 8440 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 8442 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 8443 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 8444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 8446 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 8449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 8450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 8478 soc.cpu.alu_out_q[13]
.sym 8479 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 8480 soc.cpu.alu_out_q[15]
.sym 8481 soc.cpu.alu_out_q[11]
.sym 8482 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 8483 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 8484 soc.cpu.alu_out_q[10]
.sym 8485 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 8490 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 8496 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 8497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 8499 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 8501 soc.cpu.alu_out_q[1]
.sym 8502 soc.cpu.instr_bne
.sym 8503 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8505 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 8506 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 8507 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 8508 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 8509 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8510 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 8511 soc.cpu.pcpi_rs2[23]
.sym 8514 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8520 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8524 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 8527 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 8528 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 8530 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8532 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8533 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 8537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 8538 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8539 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 8540 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 8543 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 8544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8546 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 8553 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 8555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 8559 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 8561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 8563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 8565 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8566 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 8567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 8569 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 8571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 8572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 8575 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 8577 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 8578 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8579 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 8581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 8583 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 8584 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 8585 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 8587 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 8589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8590 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8591 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 8593 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8595 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 8597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 8625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8626 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 8627 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 8628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8629 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 8630 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 8631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8635 $PACKER_GND_NET
.sym 8638 $PACKER_VCC_NET
.sym 8639 soc.cpu.mem_la_wdata[5]
.sym 8640 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8643 soc.cpu.reg_pc[10]
.sym 8644 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 8645 UART_RX_SB_LUT4_I1_I0[3]
.sym 8648 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 8649 UART_RX_SB_LUT4_I1_I0[3]
.sym 8652 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 8655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 8657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 8658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 8659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8660 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8661 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 8667 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8668 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8674 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8680 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 8681 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 8684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 8686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8687 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8692 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 8696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 8700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 8702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 8706 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8707 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 8710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 8712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 8714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 8716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 8718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8719 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 8722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 8724 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8725 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 8728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 8730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 8731 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 8734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 8736 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 8737 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 8740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 8743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 8772 soc.cpu.alu_out_SB_LUT4_O_10_I1[2]
.sym 8773 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 8774 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 8775 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 8776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8777 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 8778 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 8779 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 8784 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8785 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8786 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8789 soc.cpu.is_lui_auipc_jal
.sym 8792 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 8794 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8795 soc.cpu.is_lui_auipc_jal
.sym 8796 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 8797 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8800 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 8802 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 8803 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 8804 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 8805 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 8806 soc.cpu.resetn_SB_LUT4_I3_O
.sym 8807 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 8808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8814 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 8815 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 8816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8821 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8822 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8838 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 8839 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 8841 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 8843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 8845 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 8847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 8849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 8853 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 8854 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 8857 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 8859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8860 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 8863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 8865 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8866 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 8867 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 8869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 8871 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 8872 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8873 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 8875 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 8877 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8878 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 8879 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 8881 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 8883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 8885 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 8888 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8889 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8891 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 8919 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 8920 soc.cpu.alu_out_q[0]
.sym 8921 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 8922 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 8923 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 8924 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8925 soc.cpu.alu_out_SB_LUT4_O_7_I1[2]
.sym 8926 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 8928 soc.cpu.decoded_imm[2]
.sym 8930 soc.cpu.pcpi_rs2[24]
.sym 8932 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 8935 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 8938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 8944 soc.cpu.instr_bgeu
.sym 8945 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 8946 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8947 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8948 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 8949 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 8950 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 8951 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 8953 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 8960 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 8967 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 8973 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8982 soc.cpu.pcpi_rs2[25]
.sym 8983 soc.cpu.pcpi_rs2[30]
.sym 8986 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 8988 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 8991 soc.cpu.pcpi_rs2[24]
.sym 8993 soc.cpu.pcpi_rs2[24]
.sym 9001 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 9005 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 9012 soc.cpu.pcpi_rs2[25]
.sym 9018 soc.cpu.pcpi_rs2[30]
.sym 9025 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 9030 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 9036 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 9066 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 9068 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9069 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 9070 soc.cpu.alu_out_q[24]
.sym 9071 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 9072 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 9073 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 9078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 9082 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9086 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9087 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 9088 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9090 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 9091 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9092 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 9093 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 9094 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9096 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 9097 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9099 soc.cpu.pcpi_rs2[23]
.sym 9100 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 9101 soc.cpu.instr_bne
.sym 9110 $PACKER_VCC_NET
.sym 9111 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9115 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9119 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9120 soc.cpu.reg_sh[3]
.sym 9121 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9128 soc.cpu.pcpi_rs2[18]
.sym 9132 soc.cpu.pcpi_rs2[16]
.sym 9133 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9135 soc.cpu.reg_sh[2]
.sym 9136 soc.cpu.reg_sh[4]
.sym 9139 $nextpnr_ICESTORM_LC_42$O
.sym 9141 soc.cpu.reg_sh[2]
.sym 9145 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9147 soc.cpu.reg_sh[3]
.sym 9148 $PACKER_VCC_NET
.sym 9152 soc.cpu.reg_sh[4]
.sym 9153 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9154 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9155 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 9159 soc.cpu.reg_sh[3]
.sym 9164 soc.cpu.reg_sh[3]
.sym 9165 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9167 soc.cpu.reg_sh[2]
.sym 9170 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9171 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9172 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9178 soc.cpu.pcpi_rs2[16]
.sym 9182 soc.cpu.pcpi_rs2[18]
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9213 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 9214 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 9215 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 9216 soc.cpu.alu_out_q[30]
.sym 9217 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 9218 soc.cpu.reg_sh[4]
.sym 9219 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 9220 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 9224 soc.cpu.pcpi_rs2[30]
.sym 9226 soc.cpu.reg_pc[18]
.sym 9228 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 9229 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 9230 $PACKER_VCC_NET
.sym 9232 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 9234 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 9236 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 9238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9240 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 9241 UART_RX_SB_LUT4_I1_I0[3]
.sym 9242 soc.cpu.pcpi_rs2[16]
.sym 9243 soc.cpu.instr_bge
.sym 9244 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 9245 soc.cpu.reg_sh[2]
.sym 9246 soc.cpu.is_sltiu_bltu_sltu
.sym 9248 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9256 soc.cpu.reg_sh[2]
.sym 9259 soc.cpu.reg_sh[3]
.sym 9267 soc.cpu.reg_sh[3]
.sym 9275 $PACKER_VCC_NET
.sym 9276 $PACKER_VCC_NET
.sym 9277 soc.cpu.reg_sh[1]
.sym 9282 soc.cpu.reg_sh[0]
.sym 9283 soc.cpu.reg_sh[4]
.sym 9286 $nextpnr_ICESTORM_LC_36$O
.sym 9288 soc.cpu.reg_sh[0]
.sym 9292 $nextpnr_ICESTORM_LC_37$I3
.sym 9294 $PACKER_VCC_NET
.sym 9295 soc.cpu.reg_sh[1]
.sym 9298 $nextpnr_ICESTORM_LC_37$COUT
.sym 9300 $PACKER_VCC_NET
.sym 9302 $nextpnr_ICESTORM_LC_37$I3
.sym 9304 $nextpnr_ICESTORM_LC_38$I3
.sym 9306 soc.cpu.reg_sh[2]
.sym 9307 $PACKER_VCC_NET
.sym 9310 $nextpnr_ICESTORM_LC_38$COUT
.sym 9313 $PACKER_VCC_NET
.sym 9314 $nextpnr_ICESTORM_LC_38$I3
.sym 9316 $nextpnr_ICESTORM_LC_39$I3
.sym 9318 $PACKER_VCC_NET
.sym 9319 soc.cpu.reg_sh[3]
.sym 9326 $nextpnr_ICESTORM_LC_39$I3
.sym 9329 soc.cpu.reg_sh[0]
.sym 9330 soc.cpu.reg_sh[4]
.sym 9331 soc.cpu.reg_sh[1]
.sym 9332 soc.cpu.reg_sh[3]
.sym 9360 soc.cpu.alu_out_q[29]
.sym 9361 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 9362 soc.cpu.alu_out_q[26]
.sym 9363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9364 soc.cpu.alu_out_q[22]
.sym 9365 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 9366 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 9367 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 9368 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 9369 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 9374 soc.cpu.reg_pc[21]
.sym 9375 soc.cpu.timer[20]
.sym 9378 soc.cpu.reg_pc[19]
.sym 9380 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9384 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 9385 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 9386 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 9387 soc.cpu.reg_sh[1]
.sym 9388 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 9389 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 9390 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 9391 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 9392 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 9394 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9395 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 9402 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 9405 soc.cpu.reg_sh[2]
.sym 9410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9412 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 9414 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 9415 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9416 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9419 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 9420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9424 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 9425 $PACKER_VCC_NET
.sym 9428 $PACKER_VCC_NET
.sym 9429 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9433 $nextpnr_ICESTORM_LC_40$O
.sym 9435 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9439 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9441 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 9445 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9447 $PACKER_VCC_NET
.sym 9448 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 9451 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9454 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 9457 $nextpnr_ICESTORM_LC_41$I3
.sym 9459 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 9463 $nextpnr_ICESTORM_LC_41$COUT
.sym 9465 $PACKER_VCC_NET
.sym 9467 $nextpnr_ICESTORM_LC_41$I3
.sym 9470 soc.cpu.reg_sh[2]
.sym 9472 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9473 $nextpnr_ICESTORM_LC_41$COUT
.sym 9476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9478 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9480 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9507 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 9508 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 9509 soc.cpu.alu_out_q[17]
.sym 9510 soc.cpu.alu_out_q[18]
.sym 9511 soc.cpu.alu_out_q[16]
.sym 9512 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 9513 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 9514 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 9516 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 9519 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 9520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9522 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 9524 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 9527 UART_RX_SB_LUT4_I1_I0[3]
.sym 9529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 9530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9532 soc.cpu.instr_bgeu
.sym 9533 soc.cpu.reg_sh[0]
.sym 9535 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 9536 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9537 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 9538 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 9539 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9542 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9552 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9553 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 9554 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9560 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9562 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9564 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 9571 soc.cpu.reg_sh[0]
.sym 9573 soc.cpu.reg_sh[1]
.sym 9576 soc.cpu.reg_sh[2]
.sym 9581 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9582 soc.cpu.reg_sh[2]
.sym 9583 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9584 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 9602 soc.cpu.reg_sh[1]
.sym 9606 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9607 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 9608 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9611 soc.cpu.reg_sh[2]
.sym 9618 soc.cpu.reg_sh[0]
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9654 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 9655 soc.cpu.reg_sh[1]
.sym 9656 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 9657 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 9658 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 9659 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 9660 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 9661 soc.cpu.reg_sh[0]
.sym 9667 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 9670 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9671 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 9672 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 9674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9676 soc.cpu.pcpi_rs2[18]
.sym 9677 soc.cpu.alu_out_q[17]
.sym 9679 UART_RX_SB_LUT4_I1_I0[3]
.sym 9680 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 9682 soc.cpu.pcpi_rs2[23]
.sym 9683 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9684 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 9685 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9687 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9688 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 9689 soc.cpu.instr_bne
.sym 9698 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9699 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9707 soc.cpu.reg_sh[2]
.sym 9708 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9709 UART_RX_SB_LUT4_I1_I0[3]
.sym 9725 reset_cnt[0]
.sym 9746 soc.cpu.reg_sh[2]
.sym 9748 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9749 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9752 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9753 soc.cpu.reg_sh[2]
.sym 9755 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9758 UART_RX_SB_LUT4_I1_I0[3]
.sym 9766 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9767 reset_cnt[0]
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.alu_out_q[31]
.sym 9802 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 9803 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 9804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 9805 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 9806 soc.cpu.alu_out_q[27]
.sym 9807 soc.cpu.alu_out_q[20]
.sym 9809 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 9814 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 9818 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 9821 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9825 soc.cpu.pcpi_rs2[16]
.sym 9827 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 9828 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 9829 UART_RX_SB_LUT4_I1_I0[3]
.sym 9830 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 9833 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9834 soc.cpu.is_sltiu_bltu_sltu
.sym 9835 soc.cpu.instr_bge
.sym 9836 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9843 reset_cnt[1]
.sym 9845 reset_cnt[3]
.sym 9848 reset_cnt[0]
.sym 9855 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9856 reset_cnt[0]
.sym 9860 reset_cnt[2]
.sym 9862 reset_cnt[4]
.sym 9863 reset_cnt[5]
.sym 9865 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 9874 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 9876 reset_cnt[0]
.sym 9877 soc.cpu.resetn_SB_LUT4_I3_O
.sym 9880 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 9883 reset_cnt[1]
.sym 9884 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 9886 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 9889 reset_cnt[2]
.sym 9890 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 9892 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 9895 reset_cnt[3]
.sym 9896 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 9898 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 9901 reset_cnt[4]
.sym 9902 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 9905 reset_cnt[5]
.sym 9908 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 9911 reset_cnt[0]
.sym 9912 reset_cnt[1]
.sym 9914 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 9917 reset_cnt[3]
.sym 9918 reset_cnt[2]
.sym 9919 reset_cnt[5]
.sym 9920 reset_cnt[4]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9948 display.second_timer_state[2]
.sym 9949 display.second_timer_state[3]
.sym 9950 display.second_timer_state[5]
.sym 9951 display.second_timer_state[1]
.sym 9952 display.second_timer_state[0]
.sym 9953 display.second_timer_state[7]
.sym 9954 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 9955 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 9957 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 9964 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9967 soc.cpu.alu_out_q[31]
.sym 9968 soc.cpu.reg_pc[19]
.sym 9971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9972 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 9974 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 9979 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 9980 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 9981 UART_RX_SB_LUT4_I1_I0[3]
.sym 9982 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 10005 $PACKER_VCC_NET
.sym 10006 display.second_timer_state[6]
.sym 10007 display.second_timer_state[5]
.sym 10008 display.second_timer_state[1]
.sym 10009 display.second_timer_state[0]
.sym 10010 display.second_timer_state[7]
.sym 10013 display.second_timer_state[2]
.sym 10014 display.second_timer_state[3]
.sym 10015 $PACKER_VCC_NET
.sym 10018 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10019 display.second_timer_state[4]
.sym 10021 $nextpnr_ICESTORM_LC_2$O
.sym 10024 display.second_timer_state[0]
.sym 10027 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10029 $PACKER_VCC_NET
.sym 10030 display.second_timer_state[1]
.sym 10031 display.second_timer_state[0]
.sym 10033 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10035 display.second_timer_state[2]
.sym 10036 $PACKER_VCC_NET
.sym 10037 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10039 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10041 display.second_timer_state[3]
.sym 10042 $PACKER_VCC_NET
.sym 10043 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10045 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10047 display.second_timer_state[4]
.sym 10048 $PACKER_VCC_NET
.sym 10049 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10051 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10053 display.second_timer_state[5]
.sym 10054 $PACKER_VCC_NET
.sym 10055 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10057 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10059 display.second_timer_state[6]
.sym 10060 $PACKER_VCC_NET
.sym 10061 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10063 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10065 $PACKER_VCC_NET
.sym 10066 display.second_timer_state[7]
.sym 10067 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10095 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 10096 display.second_timer_state[6]
.sym 10097 display.second_timer_state[9]
.sym 10098 display.second_timer_state[12]
.sym 10099 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 10100 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10101 display.second_timer_state[4]
.sym 10102 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 10109 soc.cpu.pcpi_rs2[25]
.sym 10116 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 10117 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 10118 soc.cpu.latched_store
.sym 10119 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 10120 soc.cpu.instr_bgeu
.sym 10121 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 10122 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 10123 display.second_timer_state[14]
.sym 10125 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 10127 display.second_timer_state[8]
.sym 10128 soc.cpu.instr_sltu
.sym 10129 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 10131 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10136 display.second_timer_state[8]
.sym 10141 $PACKER_VCC_NET
.sym 10143 display.second_timer_state[15]
.sym 10145 display.second_timer_state[11]
.sym 10149 display.second_timer_state[13]
.sym 10151 $PACKER_VCC_NET
.sym 10154 display.second_timer_state[10]
.sym 10158 display.second_timer_state[14]
.sym 10162 display.second_timer_state[9]
.sym 10163 display.second_timer_state[12]
.sym 10165 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10168 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10170 $PACKER_VCC_NET
.sym 10171 display.second_timer_state[8]
.sym 10172 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10174 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10176 $PACKER_VCC_NET
.sym 10177 display.second_timer_state[9]
.sym 10178 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10180 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10182 $PACKER_VCC_NET
.sym 10183 display.second_timer_state[10]
.sym 10184 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10186 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10188 display.second_timer_state[11]
.sym 10189 $PACKER_VCC_NET
.sym 10190 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10192 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10194 $PACKER_VCC_NET
.sym 10195 display.second_timer_state[12]
.sym 10196 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10198 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10200 display.second_timer_state[13]
.sym 10201 $PACKER_VCC_NET
.sym 10202 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10204 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10206 $PACKER_VCC_NET
.sym 10207 display.second_timer_state[14]
.sym 10208 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10210 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10212 $PACKER_VCC_NET
.sym 10213 display.second_timer_state[15]
.sym 10214 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10242 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 10243 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 10245 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 10246 soc.cpu.is_sltiu_bltu_sltu
.sym 10248 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 10249 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 10255 display.second_timer_state[11]
.sym 10260 UART_RX_SB_LUT4_I1_I0[3]
.sym 10268 UART_RX_SB_LUT4_I1_I0[3]
.sym 10269 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10270 soc.cpu.pcpi_rs2[23]
.sym 10271 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 10273 display.second_timer_state[13]
.sym 10275 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 10277 soc.cpu.instr_bne
.sym 10278 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10283 $PACKER_VCC_NET
.sym 10284 $PACKER_VCC_NET
.sym 10285 display.second_timer_state[17]
.sym 10288 display.second_timer_state[16]
.sym 10289 display.second_timer_state[20]
.sym 10296 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10305 display.second_timer_state[22]
.sym 10306 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10307 display.second_timer_state[21]
.sym 10310 display.second_timer_state[19]
.sym 10313 display.second_timer_state[18]
.sym 10315 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10317 display.second_timer_state[16]
.sym 10318 $PACKER_VCC_NET
.sym 10319 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10321 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10323 display.second_timer_state[17]
.sym 10324 $PACKER_VCC_NET
.sym 10325 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10327 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10329 display.second_timer_state[18]
.sym 10330 $PACKER_VCC_NET
.sym 10331 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10333 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10335 display.second_timer_state[19]
.sym 10336 $PACKER_VCC_NET
.sym 10337 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10339 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10341 $PACKER_VCC_NET
.sym 10342 display.second_timer_state[20]
.sym 10343 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10345 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10347 $PACKER_VCC_NET
.sym 10348 display.second_timer_state[21]
.sym 10349 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10351 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10353 $PACKER_VCC_NET
.sym 10354 display.second_timer_state[22]
.sym 10355 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10358 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10360 $PACKER_VCC_NET
.sym 10361 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10389 soc.cpu.instr_bgeu
.sym 10390 soc.cpu.instr_slti
.sym 10391 soc.cpu.instr_bltu
.sym 10392 soc.cpu.instr_sltiu
.sym 10393 soc.cpu.instr_sltu
.sym 10394 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 10395 soc.cpu.instr_slt
.sym 10396 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 10398 $PACKER_GND_NET
.sym 10401 $PACKER_VCC_NET
.sym 10402 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 10404 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 10406 UART_RX_SB_LUT4_I1_I0[3]
.sym 10408 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 10409 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 10412 $PACKER_VCC_NET
.sym 10413 soc.cpu.instr_blt
.sym 10414 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10415 soc.cpu.instr_bge
.sym 10416 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 10417 soc.cpu.is_sltiu_bltu_sltu
.sym 10420 display.second_timer_state_SB_LUT4_O_I3
.sym 10421 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 10423 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 10430 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10431 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10432 display.second_timer_state_SB_LUT4_O_7_I3
.sym 10433 display.second_timer_state[19]
.sym 10434 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10435 display.second_timer_state_SB_LUT4_O_I3
.sym 10436 display.second_timer_state[22]
.sym 10438 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10439 display.second_timer_state_SB_LUT4_O_3_I3
.sym 10440 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10442 display.second_timer_state[10]
.sym 10443 display.second_timer_state[14]
.sym 10444 display.second_timer_state[15]
.sym 10445 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10447 display.second_timer_state[8]
.sym 10450 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10453 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10454 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10457 display.second_timer_state[13]
.sym 10461 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10463 display.second_timer_state_SB_LUT4_O_7_I3
.sym 10464 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10465 display.second_timer_state_SB_LUT4_O_5_I3
.sym 10466 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10469 display.second_timer_state[8]
.sym 10470 display.second_timer_state[13]
.sym 10471 display.second_timer_state[10]
.sym 10472 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10475 display.second_timer_state_SB_LUT4_O_3_I3
.sym 10481 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10482 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10483 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10484 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10487 display.second_timer_state_SB_LUT4_O_3_I3
.sym 10488 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10489 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10490 display.second_timer_state_SB_LUT4_O_I3
.sym 10495 display.second_timer_state_SB_LUT4_O_4_I3
.sym 10499 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10505 display.second_timer_state[19]
.sym 10506 display.second_timer_state[14]
.sym 10507 display.second_timer_state[15]
.sym 10508 display.second_timer_state[22]
.sym 10536 soc.cpu.instr_andi
.sym 10537 soc.cpu.instr_and
.sym 10538 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 10539 soc.cpu.instr_sll
.sym 10540 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 10541 soc.cpu.instr_bne
.sym 10542 soc.cpu.instr_blt
.sym 10543 soc.cpu.instr_bge
.sym 10548 soc.cpu.cpu_state[1]
.sym 10550 soc.cpu.cpu_state[3]
.sym 10553 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 10559 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 10560 $PACKER_VCC_NET
.sym 10562 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 10567 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 10569 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10570 $PACKER_VCC_NET
.sym 10587 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10593 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 10598 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10604 display.second_timer_state_SB_LUT4_O_I3
.sym 10610 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 10636 display.second_timer_state_SB_LUT4_O_I3
.sym 10647 display.second_timer_state_SB_LUT4_O_6_I3
.sym 10654 display.second_timer_state_SB_LUT4_O_2_I3
.sym 10683 soc.cpu.instr_or_SB_LUT4_I0_O[1]
.sym 10684 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 10685 soc.cpu.instr_ori
.sym 10686 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10687 soc.cpu.instr_srl
.sym 10688 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10689 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 10690 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 10691 soc.cpu.pcpi_rs2[24]
.sym 10695 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10697 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 10706 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 10707 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 10709 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 10714 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 10717 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 10725 display.refresh_timer_state[1]
.sym 10726 display.refresh_timer_state[2]
.sym 10737 display.refresh_timer_state[5]
.sym 10744 $PACKER_VCC_NET
.sym 10746 display.refresh_timer_state[6]
.sym 10747 display.refresh_timer_state[7]
.sym 10751 display.refresh_timer_state[3]
.sym 10752 display.refresh_timer_state[4]
.sym 10753 display.refresh_timer_state[0]
.sym 10754 $PACKER_VCC_NET
.sym 10756 $nextpnr_ICESTORM_LC_1$O
.sym 10759 display.refresh_timer_state[0]
.sym 10762 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10764 $PACKER_VCC_NET
.sym 10765 display.refresh_timer_state[1]
.sym 10766 display.refresh_timer_state[0]
.sym 10768 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10770 $PACKER_VCC_NET
.sym 10771 display.refresh_timer_state[2]
.sym 10772 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10774 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10776 display.refresh_timer_state[3]
.sym 10777 $PACKER_VCC_NET
.sym 10778 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10780 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10782 display.refresh_timer_state[4]
.sym 10783 $PACKER_VCC_NET
.sym 10784 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10786 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10788 display.refresh_timer_state[5]
.sym 10789 $PACKER_VCC_NET
.sym 10790 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10792 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10794 $PACKER_VCC_NET
.sym 10795 display.refresh_timer_state[6]
.sym 10796 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10798 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10800 $PACKER_VCC_NET
.sym 10801 display.refresh_timer_state[7]
.sym 10802 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10830 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10831 display.refresh_timer_state[9]
.sym 10832 soc.cpu.instr_or
.sym 10833 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 10834 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10835 display.refresh_timer_state[10]
.sym 10836 display.refresh_timer_state[11]
.sym 10837 soc.cpu.instr_xor
.sym 10839 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 10845 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10847 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 10856 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10866 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10876 display.refresh_timer_state[13]
.sym 10877 display.refresh_timer_state[14]
.sym 10879 display.refresh_timer_state[8]
.sym 10888 display.refresh_timer_state[9]
.sym 10890 $PACKER_VCC_NET
.sym 10891 display.refresh_timer_state[12]
.sym 10892 display.refresh_timer_state[10]
.sym 10894 display.refresh_timer_state[15]
.sym 10898 $PACKER_VCC_NET
.sym 10901 display.refresh_timer_state[11]
.sym 10903 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10905 display.refresh_timer_state[8]
.sym 10906 $PACKER_VCC_NET
.sym 10907 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10909 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10911 $PACKER_VCC_NET
.sym 10912 display.refresh_timer_state[9]
.sym 10913 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10915 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10917 display.refresh_timer_state[10]
.sym 10918 $PACKER_VCC_NET
.sym 10919 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10921 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10923 $PACKER_VCC_NET
.sym 10924 display.refresh_timer_state[11]
.sym 10925 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10927 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10929 $PACKER_VCC_NET
.sym 10930 display.refresh_timer_state[12]
.sym 10931 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10933 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10935 $PACKER_VCC_NET
.sym 10936 display.refresh_timer_state[13]
.sym 10937 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10939 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10941 $PACKER_VCC_NET
.sym 10942 display.refresh_timer_state[14]
.sym 10943 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10945 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10947 $PACKER_VCC_NET
.sym 10948 display.refresh_timer_state[15]
.sym 10949 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10977 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10979 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10982 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10983 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10985 soc.cpu.pcpi_rs2[30]
.sym 10992 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 10997 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10999 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 11013 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11020 display.refresh_timer_state[18]
.sym 11025 display.refresh_timer_state[23]
.sym 11039 display.refresh_timer_state[21]
.sym 11042 display.refresh_timer_state[16]
.sym 11043 display.refresh_timer_state[17]
.sym 11044 $PACKER_VCC_NET
.sym 11045 display.refresh_timer_state[19]
.sym 11046 display.refresh_timer_state[20]
.sym 11048 display.refresh_timer_state[22]
.sym 11049 $PACKER_VCC_NET
.sym 11050 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11052 display.refresh_timer_state[16]
.sym 11053 $PACKER_VCC_NET
.sym 11054 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11056 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11058 display.refresh_timer_state[17]
.sym 11059 $PACKER_VCC_NET
.sym 11060 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11062 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11064 $PACKER_VCC_NET
.sym 11065 display.refresh_timer_state[18]
.sym 11066 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11068 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11070 display.refresh_timer_state[19]
.sym 11071 $PACKER_VCC_NET
.sym 11072 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11074 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11076 display.refresh_timer_state[20]
.sym 11077 $PACKER_VCC_NET
.sym 11078 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11080 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11082 $PACKER_VCC_NET
.sym 11083 display.refresh_timer_state[21]
.sym 11084 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11086 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11088 display.refresh_timer_state[22]
.sym 11089 $PACKER_VCC_NET
.sym 11090 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11094 $PACKER_VCC_NET
.sym 11095 display.refresh_timer_state[23]
.sym 11096 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 11136 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 11154 $PACKER_VCC_NET
.sym 11159 $PACKER_VCC_NET
.sym 11243 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 11246 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 11247 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 11252 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 11271 soc.memory.rdata_1[19]
.sym 11273 soc.memory.rdata_1[18]
.sym 11275 soc.memory.rdata_1[20]
.sym 11280 soc.memory.rdata_1[24]
.sym 11286 soc.memory.rdata_0[24]
.sym 11287 soc.memory.rdata_0[20]
.sym 11291 soc.memory.rdata_0[18]
.sym 11293 soc.memory.rdata_0[19]
.sym 11295 iomem_addr[16]
.sym 11301 flash_clk_SB_LUT4_I1_I2[3]
.sym 11310 flash_clk_SB_LUT4_I1_I2[3]
.sym 11311 soc.memory.rdata_1[20]
.sym 11312 iomem_addr[16]
.sym 11313 soc.memory.rdata_0[20]
.sym 11316 soc.memory.rdata_1[18]
.sym 11317 flash_clk_SB_LUT4_I1_I2[3]
.sym 11318 soc.memory.rdata_0[18]
.sym 11319 iomem_addr[16]
.sym 11322 flash_clk_SB_LUT4_I1_I2[3]
.sym 11323 soc.memory.rdata_0[24]
.sym 11324 iomem_addr[16]
.sym 11325 soc.memory.rdata_1[24]
.sym 11328 soc.memory.rdata_0[19]
.sym 11329 iomem_addr[16]
.sym 11330 soc.memory.rdata_1[19]
.sym 11331 flash_clk_SB_LUT4_I1_I2[3]
.sym 11357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 11360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 11361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 11374 iomem_wdata[16]
.sym 11378 iomem_wdata[26]
.sym 11386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 11388 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11397 iomem_addr[7]
.sym 11405 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11407 soc.cpu.alu_out_q[2]
.sym 11408 soc.memory.rdata_1[18]
.sym 11409 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11410 soc.memory.rdata_1[19]
.sym 11411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 11416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 11417 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 11419 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11420 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11421 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11422 flash_clk_SB_LUT4_I1_I2[3]
.sym 11423 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11435 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11436 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11438 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 11440 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 11441 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 11444 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11445 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 11446 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11447 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 11449 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11450 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11451 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11452 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11453 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11455 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 11459 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 11460 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 11461 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11465 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11467 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 11468 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11469 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11470 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11473 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11474 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11475 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 11476 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 11480 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 11481 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 11485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11486 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 11487 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11488 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 11491 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11492 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11493 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11494 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 11497 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 11498 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11499 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11500 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11503 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11504 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11505 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11506 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11509 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 11510 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 11511 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11512 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 11517 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 11518 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 11519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 11520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 11521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 11522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 11523 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 11527 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 11528 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 11529 iomem_wdata[24]
.sym 11530 iomem_wdata[28]
.sym 11531 soc.memory.wen[3]
.sym 11534 iomem_wdata[31]
.sym 11539 iomem_addr[14]
.sym 11540 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 11541 soc.cpu.mem_la_wdata[5]
.sym 11545 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11546 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 11547 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 11550 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11561 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11566 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11569 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11571 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 11573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 11574 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 11579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 11582 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 11584 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11592 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 11604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 11610 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 11617 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11620 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 11621 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 11622 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 11623 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11633 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11639 soc.cpu.alu_out_q[9]
.sym 11640 soc.cpu.alu_out_SB_LUT4_O_28_I1[1]
.sym 11641 soc.cpu.alu_out_q[6]
.sym 11642 soc.cpu.alu_out_q[3]
.sym 11643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 11644 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 11645 soc.cpu.alu_out_SB_LUT4_O_22_I1[1]
.sym 11646 soc.cpu.alu_out_SB_LUT4_O_22_I1[2]
.sym 11649 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 11652 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 11654 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 11655 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11657 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 11659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11660 iomem_addr[11]
.sym 11661 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 11662 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11663 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 11664 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 11665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 11666 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 11667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 11668 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 11669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 11670 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 11672 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11673 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 11674 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11680 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11682 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11684 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11686 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11687 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11690 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11691 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11692 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 11694 soc.cpu.mem_la_wdata[3]
.sym 11695 soc.cpu.mem_la_wdata[7]
.sym 11696 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 11697 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11701 soc.cpu.mem_la_wdata[5]
.sym 11703 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 11704 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11709 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11712 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[0]
.sym 11714 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11715 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11718 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[1]
.sym 11720 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11721 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11724 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[2]
.sym 11726 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11727 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 11730 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[3]
.sym 11732 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11733 soc.cpu.mem_la_wdata[3]
.sym 11736 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[4]
.sym 11738 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 11739 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11742 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[5]
.sym 11744 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11745 soc.cpu.mem_la_wdata[5]
.sym 11748 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[6]
.sym 11750 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 11751 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11754 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 11756 soc.cpu.mem_la_wdata[7]
.sym 11757 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11762 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11763 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11764 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11765 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 11766 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11767 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 11768 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 11771 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 11772 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 11773 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 11774 iomem_addr[16]
.sym 11775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11776 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11777 soc.cpu.alu_out_q[3]
.sym 11780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 11781 soc.cpu.alu_out_q[9]
.sym 11782 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11786 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 11790 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 11791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 11792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 11793 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 11794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11795 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 11796 soc.cpu.alu_out_q[2]
.sym 11797 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 11798 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 11804 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 11808 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 11814 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11816 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11820 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11821 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11822 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11823 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11824 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 11825 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11827 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11828 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 11830 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 11831 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11832 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11833 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11835 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[8]
.sym 11837 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11838 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11841 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[9]
.sym 11843 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11844 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 11847 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[10]
.sym 11849 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11850 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11853 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[11]
.sym 11855 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11856 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11859 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[12]
.sym 11861 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11862 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 11865 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[13]
.sym 11867 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11868 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 11871 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[14]
.sym 11873 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 11874 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11877 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 11879 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 11880 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11885 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 11887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 11888 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 11889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 11890 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 11892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 11895 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 11896 soc.cpu.is_sltiu_bltu_sltu
.sym 11899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 11900 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 11901 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 11906 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 11907 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 11908 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11909 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11910 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 11911 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 11912 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 11915 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 11916 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 11918 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11919 iomem_addr[16]
.sym 11920 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 11921 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 11930 soc.cpu.pcpi_rs2[16]
.sym 11932 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 11936 soc.cpu.pcpi_rs2[23]
.sym 11938 soc.cpu.pcpi_rs2[18]
.sym 11939 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 11942 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 11944 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 11945 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 11946 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 11947 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 11949 soc.cpu.pcpi_rs2[21]
.sym 11950 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11951 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 11953 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 11954 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 11956 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 11958 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[16]
.sym 11960 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 11961 soc.cpu.pcpi_rs2[16]
.sym 11964 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[17]
.sym 11966 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 11967 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11970 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[18]
.sym 11972 soc.cpu.pcpi_rs2[18]
.sym 11973 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 11976 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[19]
.sym 11978 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 11979 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 11982 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[20]
.sym 11984 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 11985 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 11988 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[21]
.sym 11990 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 11991 soc.cpu.pcpi_rs2[21]
.sym 11994 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[22]
.sym 11996 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 11997 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 12000 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 12002 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12003 soc.cpu.pcpi_rs2[23]
.sym 12008 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12009 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12010 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12011 soc.cpu.timer[0]
.sym 12012 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12014 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 12015 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12019 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 12021 soc.cpu.irq_mask[0]
.sym 12023 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 12031 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 12032 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 12034 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12035 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12036 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12037 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 12038 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12039 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 12040 soc.cpu.mem_la_wdata[5]
.sym 12042 soc.cpu.irq_pending[0]
.sym 12043 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12044 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 12055 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12056 soc.cpu.pcpi_rs2[30]
.sym 12057 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12059 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12061 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 12062 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 12063 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 12067 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12068 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12069 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12071 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12073 soc.cpu.pcpi_rs2[25]
.sym 12076 soc.cpu.pcpi_rs2[24]
.sym 12078 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12079 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 12080 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12081 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[24]
.sym 12083 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12084 soc.cpu.pcpi_rs2[24]
.sym 12087 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[25]
.sym 12089 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12090 soc.cpu.pcpi_rs2[25]
.sym 12093 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[26]
.sym 12095 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12096 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 12099 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[27]
.sym 12101 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12102 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 12105 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[28]
.sym 12107 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 12108 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12111 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[29]
.sym 12113 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 12114 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 12117 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[30]
.sym 12119 soc.cpu.pcpi_rs2[30]
.sym 12120 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12123 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 12125 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12126 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12131 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12132 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12133 soc.cpu.timer[10]
.sym 12134 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12135 soc.cpu.timer[14]
.sym 12136 soc.cpu.timer[3]
.sym 12137 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12138 soc.cpu.timer[2]
.sym 12143 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 12145 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12147 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 12149 soc.cpu.timer[7]
.sym 12150 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 12153 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12155 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 12156 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 12157 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12158 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12159 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12160 soc.cpu.cpuregs_rs1[14]
.sym 12161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 12162 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12164 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12165 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12166 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12167 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 12172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 12173 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 12177 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12178 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 12181 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 12182 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 12185 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 12186 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12188 soc.cpu.instr_bgeu
.sym 12189 soc.cpu.instr_bne
.sym 12190 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 12192 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 12195 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 12197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12199 soc.cpu.is_sltiu_bltu_sltu
.sym 12200 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 12202 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12203 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 12205 soc.cpu.instr_bgeu
.sym 12206 soc.cpu.instr_bne
.sym 12207 soc.cpu.is_sltiu_bltu_sltu
.sym 12208 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 12211 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 12212 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 12213 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 12214 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 12219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 12223 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 12224 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 12226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12229 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12231 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 12232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12235 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 12237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12242 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12247 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 12249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 12250 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 12251 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12252 clk$SB_IO_IN_$glb_clk
.sym 12254 soc.cpu.timer[15]
.sym 12255 soc.cpu.timer[8]
.sym 12256 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12257 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12258 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12259 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12260 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12261 soc.cpu.timer[13]
.sym 12264 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12267 soc.cpu.count_cycle[26]
.sym 12269 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 12277 soc.cpu.timer[10]
.sym 12278 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12279 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12280 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 12281 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12282 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 12285 soc.cpu.pcpi_rs2[24]
.sym 12286 soc.cpu.pcpi_rs2[21]
.sym 12287 soc.cpu.mem_la_wdata[7]
.sym 12288 soc.cpu.cpuregs_rs1[2]
.sym 12289 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12295 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12297 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 12298 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12299 soc.cpu.irq_mask[0]
.sym 12302 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12303 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12308 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12309 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 12311 soc.cpu.mem_la_wdata[7]
.sym 12312 UART_RX_SB_LUT4_I1_I0[3]
.sym 12313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 12315 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 12316 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12317 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12318 soc.cpu.irq_pending[0]
.sym 12319 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 12322 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 12323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12324 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12326 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12328 soc.cpu.mem_la_wdata[7]
.sym 12330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 12334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12335 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12336 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12337 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12340 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12341 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12342 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12343 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 12353 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12358 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12359 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 12360 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12361 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12364 soc.cpu.irq_mask[0]
.sym 12365 soc.cpu.irq_pending[0]
.sym 12366 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12367 UART_RX_SB_LUT4_I1_I0[3]
.sym 12370 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 12371 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 12372 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12373 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 12375 clk$SB_IO_IN_$glb_clk
.sym 12377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 12378 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12379 soc.cpu.timer[9]
.sym 12380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 12381 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 12382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 12383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 12384 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 12386 soc.cpu.count_cycle[39]
.sym 12387 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 12391 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 12392 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12396 soc.cpu.timer[15]
.sym 12399 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12401 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12402 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12403 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12404 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12405 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 12407 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12408 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 12409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 12411 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 12412 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12418 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 12419 soc.cpu.alu_out_SB_LUT4_O_23_I1[3]
.sym 12420 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 12421 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 12423 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 12425 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 12426 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[3]
.sym 12428 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12429 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12432 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12433 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12434 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12435 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 12436 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 12438 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12439 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12440 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 12441 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12442 soc.cpu.instr_sub
.sym 12443 soc.cpu.alu_out_SB_LUT4_O_23_I1[1]
.sym 12444 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 12445 soc.cpu.alu_out_SB_LUT4_O_24_I1[3]
.sym 12447 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12448 soc.cpu.alu_out_SB_LUT4_O_23_I1[2]
.sym 12449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 12451 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 12452 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 12453 soc.cpu.alu_out_SB_LUT4_O_24_I1[3]
.sym 12454 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 12458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12460 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12464 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 12465 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 12466 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 12469 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12470 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12471 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12472 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 12475 soc.cpu.alu_out_SB_LUT4_O_23_I1[1]
.sym 12476 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[3]
.sym 12477 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 12478 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 12481 soc.cpu.alu_out_SB_LUT4_O_23_I1[3]
.sym 12482 soc.cpu.alu_out_SB_LUT4_O_23_I1[1]
.sym 12483 soc.cpu.alu_out_SB_LUT4_O_23_I1[2]
.sym 12484 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12487 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 12488 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12489 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12490 soc.cpu.instr_sub
.sym 12495 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12496 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12498 clk$SB_IO_IN_$glb_clk
.sym 12500 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12501 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[3]
.sym 12502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12503 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 12504 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12505 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 12506 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 12507 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 12509 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 12512 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12513 soc.cpu.count_cycle[42]
.sym 12514 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12515 iomem_addr[13]
.sym 12517 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12518 soc.cpu.alu_out_q[14]
.sym 12521 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12523 soc.cpu.count_cycle[46]
.sym 12524 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12525 soc.cpu.instr_rdcycleh
.sym 12526 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12527 soc.cpu.instr_sub
.sym 12528 soc.cpu.instr_sub
.sym 12529 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 12530 soc.cpu.cpuregs_rs1[11]
.sym 12531 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 12532 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12533 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12534 soc.cpu.cpuregs_rs1[9]
.sym 12535 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 12542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 12543 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12545 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 12546 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12548 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 12549 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 12550 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 12551 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12552 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 12553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 12554 soc.cpu.instr_sub
.sym 12555 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12556 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12558 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12559 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12562 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12563 soc.cpu.mem_la_wdata[7]
.sym 12564 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12565 soc.cpu.mem_la_wdata[5]
.sym 12566 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 12570 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12571 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12574 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 12575 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 12576 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 12577 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12580 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12581 soc.cpu.mem_la_wdata[7]
.sym 12582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 12583 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12586 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12587 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12588 soc.cpu.instr_sub
.sym 12589 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12592 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12593 soc.cpu.instr_sub
.sym 12594 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 12595 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12598 soc.cpu.instr_sub
.sym 12599 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12601 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12604 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12605 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12607 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12610 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 12611 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 12612 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12613 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 12617 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12618 soc.cpu.mem_la_wdata[5]
.sym 12619 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12633 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 12635 soc.cpu.alu_out_q[7]
.sym 12636 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 12638 soc.cpu.timer[27]
.sym 12639 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 12642 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12643 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 12644 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12645 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12647 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12649 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 12650 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12651 soc.cpu.alu_out_q[12]
.sym 12652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 12653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 12654 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12655 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 12656 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12657 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12658 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 12665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 12668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12669 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12671 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 12672 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 12673 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 12674 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 12677 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 12680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12681 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 12682 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 12687 soc.cpu.instr_sub
.sym 12688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 12697 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12699 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12700 soc.cpu.instr_sub
.sym 12703 soc.cpu.instr_sub
.sym 12704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12705 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 12706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 12709 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 12712 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 12715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12716 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12717 soc.cpu.instr_sub
.sym 12718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12722 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 12724 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 12727 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 12728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12729 soc.cpu.instr_sub
.sym 12730 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12734 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 12735 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 12739 soc.cpu.instr_sub
.sym 12740 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12741 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 12749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 12753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12755 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 12757 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 12762 soc.cpu.timer[21]
.sym 12766 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 12767 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12770 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 12771 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 12772 soc.cpu.pcpi_rs2[24]
.sym 12773 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 12775 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 12776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12777 soc.cpu.pcpi_rs2[21]
.sym 12778 soc.cpu.alu_out_q[13]
.sym 12779 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 12780 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12781 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12789 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 12790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12791 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 12792 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 12793 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12794 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 12797 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 12799 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 12804 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 12805 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 12808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12809 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12813 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12815 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 12816 soc.cpu.instr_sub
.sym 12818 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 12821 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 12822 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12826 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12827 soc.cpu.instr_sub
.sym 12828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 12829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 12832 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 12834 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 12838 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 12839 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 12840 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12841 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 12844 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12845 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12846 soc.cpu.instr_sub
.sym 12847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12851 soc.cpu.instr_sub
.sym 12852 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12857 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 12859 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 12862 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 12864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12865 soc.cpu.instr_sub
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12870 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12871 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12872 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 12873 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 12874 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12875 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12876 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 12880 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 12881 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 12883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12884 soc.cpu.resetn_SB_LUT4_I3_O
.sym 12887 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 12893 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12894 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 12895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 12896 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12897 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12898 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12899 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12900 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 12901 soc.cpu.pcpi_rs2[18]
.sym 12902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 12903 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 12904 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12912 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 12915 soc.cpu.pcpi_rs2[23]
.sym 12918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12919 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12924 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12926 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12927 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12928 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 12930 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12932 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12933 soc.cpu.instr_sub
.sym 12936 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12937 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12940 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12946 soc.cpu.pcpi_rs2[23]
.sym 12949 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12950 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12951 soc.cpu.instr_sub
.sym 12952 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12955 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12956 soc.cpu.instr_sub
.sym 12957 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12958 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12964 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12967 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12969 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12970 soc.cpu.instr_sub
.sym 12973 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12974 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12975 soc.cpu.instr_sub
.sym 12976 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 12982 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12988 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 12992 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12993 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12994 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12995 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12996 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12997 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 12998 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 12999 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 13000 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 13002 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 13004 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 13005 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 13007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 13009 soc.cpu.alu_out_q[15]
.sym 13011 soc.cpu.cpuregs_rs1[11]
.sym 13014 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13015 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13016 soc.cpu.irq_pending[2]
.sym 13017 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13018 soc.cpu.pcpi_rs2[30]
.sym 13019 soc.cpu.instr_sub
.sym 13020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13022 soc.cpu.cpuregs_rs1[11]
.sym 13023 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13024 soc.cpu.alu_out_SB_LUT4_O_10_I1[2]
.sym 13027 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13035 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 13036 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 13037 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13038 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 13039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 13043 soc.cpu.instr_sub
.sym 13044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 13045 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 13046 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13048 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13052 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 13053 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 13059 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 13060 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 13062 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 13063 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 13066 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 13067 soc.cpu.instr_sub
.sym 13068 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 13075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13078 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13079 soc.cpu.instr_sub
.sym 13080 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 13081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 13084 soc.cpu.instr_sub
.sym 13085 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 13086 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 13087 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13092 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13096 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 13097 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13098 soc.cpu.instr_sub
.sym 13099 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 13102 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13103 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 13104 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 13105 soc.cpu.instr_sub
.sym 13108 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 13109 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 13110 soc.cpu.instr_sub
.sym 13111 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 13117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 13118 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 13119 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13120 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 13121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 13122 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 13125 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 13128 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 13130 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13131 soc.cpu.decoded_imm[5]
.sym 13133 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 13136 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13137 soc.cpu.timer[27]
.sym 13139 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13140 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13141 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13142 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 13143 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13144 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13145 soc.cpu.alu_out_q[23]
.sym 13146 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13147 soc.cpu.alu_out_q[28]
.sym 13148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13149 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13150 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 13158 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13160 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 13161 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13162 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 13163 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 13165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 13167 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13168 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 13169 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 13171 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 13172 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 13173 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13174 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13175 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 13176 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 13177 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 13178 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13179 soc.cpu.instr_sub
.sym 13180 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 13181 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 13182 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 13184 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13185 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13187 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 13189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 13190 soc.cpu.instr_sub
.sym 13191 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 13195 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 13196 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13197 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 13198 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13201 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 13202 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 13203 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 13204 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 13207 soc.cpu.instr_sub
.sym 13208 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 13209 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 13213 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 13214 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13215 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 13216 soc.cpu.instr_sub
.sym 13219 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13220 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13221 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13222 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13225 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 13226 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13227 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 13228 soc.cpu.instr_sub
.sym 13231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 13232 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13233 soc.cpu.instr_sub
.sym 13234 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 13239 soc.cpu.alu_out_q[23]
.sym 13240 soc.cpu.alu_out_q[28]
.sym 13241 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 13242 soc.cpu.alu_out_SB_LUT4_O_10_I1[3]
.sym 13243 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 13244 soc.cpu.alu_out_q[21]
.sym 13245 soc.cpu.alu_out_q[25]
.sym 13248 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13251 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 13252 UART_RX_SB_LUT4_I1_I0[3]
.sym 13254 soc.cpu.alu_out_q[0]
.sym 13255 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13258 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 13261 soc.cpu.decoded_imm[8]
.sym 13262 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 13263 soc.cpu.pcpi_rs2[24]
.sym 13264 soc.cpu.pcpi_rs2[21]
.sym 13265 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13266 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13267 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 13268 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 13269 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13271 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13272 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 13273 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13279 soc.cpu.pcpi_rs2[24]
.sym 13281 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13282 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13284 soc.cpu.instr_bgeu
.sym 13285 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 13286 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 13287 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 13288 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 13289 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 13291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13292 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 13293 soc.cpu.alu_out_SB_LUT4_O_7_I1[2]
.sym 13294 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 13295 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13297 soc.cpu.instr_bne
.sym 13299 soc.cpu.pcpi_rs2[18]
.sym 13301 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13302 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13303 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 13304 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13305 soc.cpu.instr_bge
.sym 13306 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 13307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13308 soc.cpu.is_sltiu_bltu_sltu
.sym 13309 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13310 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13312 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 13313 soc.cpu.instr_bgeu
.sym 13314 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 13315 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 13324 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13325 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13326 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13327 soc.cpu.instr_bge
.sym 13330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13331 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13332 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13333 soc.cpu.pcpi_rs2[18]
.sym 13336 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 13337 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 13338 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13339 soc.cpu.alu_out_SB_LUT4_O_7_I1[2]
.sym 13342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13343 soc.cpu.pcpi_rs2[24]
.sym 13344 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13345 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13348 soc.cpu.instr_bne
.sym 13349 soc.cpu.instr_bge
.sym 13350 soc.cpu.is_sltiu_bltu_sltu
.sym 13351 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13354 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 13355 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 13356 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 13357 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 13363 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13364 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 13365 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 13366 soc.cpu.irq_pending[1]
.sym 13367 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 13368 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13370 soc.cpu.cpuregs_wrdata[11]
.sym 13372 soc.cpu.is_sltiu_bltu_sltu
.sym 13373 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13374 soc.cpu.alu_out_q[21]
.sym 13377 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13378 soc.cpu.alu_out_q[25]
.sym 13379 soc.cpu.decoded_imm[19]
.sym 13383 soc.cpu.alu_out_q[24]
.sym 13384 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13385 soc.cpu.pcpi_rs2[18]
.sym 13386 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13387 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13388 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13389 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 13390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13391 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13393 soc.cpu.alu_out_q[21]
.sym 13394 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 13395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13396 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13404 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 13405 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 13407 soc.cpu.reg_sh[4]
.sym 13408 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 13409 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13410 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13411 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13414 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 13418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13419 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 13420 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 13421 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 13422 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 13423 soc.cpu.pcpi_rs2[24]
.sym 13424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13425 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13426 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 13427 soc.cpu.pcpi_rs2[30]
.sym 13428 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13433 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13435 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 13436 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 13437 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 13438 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 13441 soc.cpu.reg_sh[4]
.sym 13447 soc.cpu.pcpi_rs2[30]
.sym 13449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13453 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 13454 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13455 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 13456 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 13459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13460 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13461 soc.cpu.pcpi_rs2[30]
.sym 13462 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13465 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13467 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13468 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 13473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13474 soc.cpu.pcpi_rs2[24]
.sym 13477 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 13478 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13479 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13480 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 13485 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13486 soc.cpu.irq_active
.sym 13487 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 13488 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 13490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 13491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 13496 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 13497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13498 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13501 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13503 soc.cpu.cpuregs_rs1[31]
.sym 13504 soc.cpu.alu_out_q[30]
.sym 13505 soc.cpu.is_lui_auipc_jal
.sym 13507 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13508 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13509 soc.cpu.pcpi_rs2[30]
.sym 13510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13511 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13512 soc.cpu.irq_pending[2]
.sym 13513 soc.cpu.pcpi_rs2[30]
.sym 13514 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13515 soc.cpu.instr_sub
.sym 13516 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13518 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 13519 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13528 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13532 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13535 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13538 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 13539 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 13540 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 13541 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 13542 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 13543 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 13544 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13547 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13549 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13550 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 13552 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 13554 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 13555 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 13556 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 13558 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 13561 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 13564 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13565 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13566 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13570 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 13571 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 13572 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 13576 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13577 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 13578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 13582 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 13585 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 13588 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13589 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 13590 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13591 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 13594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13596 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 13597 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13600 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13601 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 13602 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 13603 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13607 soc.cpu.irq_pending[2]
.sym 13608 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 13609 soc.cpu.alu_out_q[19]
.sym 13610 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 13612 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 13614 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13619 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13620 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 13621 soc.cpu.irq_state[1]
.sym 13624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 13625 soc.cpu.alu_out_q[26]
.sym 13626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13627 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13628 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13629 soc.cpu.alu_out_q[22]
.sym 13630 soc.cpu.irq_active
.sym 13631 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13632 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13633 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13634 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13635 soc.cpu.alu_out_q[28]
.sym 13637 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13638 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13639 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13640 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13641 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 13642 soc.cpu.alu_out_q[23]
.sym 13648 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 13650 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 13651 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13652 soc.cpu.pcpi_rs2[16]
.sym 13654 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 13656 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13658 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 13659 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 13660 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13661 soc.cpu.pcpi_rs2[18]
.sym 13662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13663 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13665 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 13667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13669 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13670 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13671 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13672 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13675 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13677 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13678 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13679 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13681 soc.cpu.pcpi_rs2[18]
.sym 13682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13683 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13687 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13688 soc.cpu.pcpi_rs2[18]
.sym 13689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 13690 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13693 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 13694 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13699 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 13700 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 13701 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 13705 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13706 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13707 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 13711 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13712 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 13713 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13714 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13719 soc.cpu.pcpi_rs2[16]
.sym 13720 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13723 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13724 soc.cpu.pcpi_rs2[16]
.sym 13725 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 13726 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 13731 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13732 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]
.sym 13734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 13735 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 13736 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 13737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 13740 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13743 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 13744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13745 soc.cpu.cpuregs.wen
.sym 13746 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13747 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13749 soc.cpu.irq_pending[2]
.sym 13750 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 13754 soc.cpu.alu_out_q[19]
.sym 13755 soc.cpu.pcpi_rs2[21]
.sym 13756 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 13757 soc.cpu.alu_out_q[18]
.sym 13758 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13759 soc.cpu.pcpi_rs2[24]
.sym 13760 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13761 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 13762 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13763 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13765 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13772 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13773 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13774 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13775 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 13776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13777 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 13779 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13780 soc.cpu.reg_sh[1]
.sym 13783 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13784 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 13786 soc.cpu.reg_sh[0]
.sym 13787 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13790 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13791 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 13793 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13794 soc.cpu.reg_sh[0]
.sym 13796 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13800 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13801 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13802 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13806 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13810 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13811 soc.cpu.reg_sh[1]
.sym 13812 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13813 soc.cpu.reg_sh[0]
.sym 13816 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13817 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13818 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 13819 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13823 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 13825 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13828 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13829 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13830 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13831 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13834 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13835 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 13836 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13837 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13840 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13841 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13842 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13843 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13846 soc.cpu.reg_sh[0]
.sym 13848 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13849 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 13850 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13853 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13854 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 13855 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 13856 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13857 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 13860 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 13865 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13866 UART_RX_SB_LUT4_I1_I0[3]
.sym 13867 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13869 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 13870 soc.cpu.cpuregs_rs1[29]
.sym 13871 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 13872 soc.cpu.decoded_imm[11]
.sym 13873 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 13874 soc.cpu.decoded_imm[19]
.sym 13875 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 13877 soc.cpu.cpu_state[3]
.sym 13878 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 13879 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 13880 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13881 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13883 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13884 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13885 soc.cpu.alu_out_q[31]
.sym 13886 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13887 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13888 soc.cpu.pcpi_rs2[18]
.sym 13896 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 13898 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 13899 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 13900 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13904 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13907 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13908 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13911 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 13913 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13914 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13915 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13917 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13919 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 13920 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13923 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13925 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 13927 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 13930 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13933 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13934 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13935 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13939 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13940 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13941 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13942 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13945 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13946 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 13947 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13948 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13951 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 13952 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13953 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 13954 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 13957 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 13958 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 13960 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 13963 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 13964 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13976 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13977 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 13978 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13979 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 13980 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13981 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13982 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 13983 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 13984 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13990 soc.cpu.alu_out_q[27]
.sym 13994 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13995 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13996 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13997 soc.cpu.is_lui_auipc_jal
.sym 13999 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 14000 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14001 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 14003 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14004 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14005 soc.cpu.pcpi_rs2[30]
.sym 14006 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14007 soc.cpu.instr_sub
.sym 14008 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14009 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 14010 soc.cpu.cpu_state[0]
.sym 14011 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 14020 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14022 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14024 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14026 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14027 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14030 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14037 display.second_timer_state[0]
.sym 14039 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14053 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14056 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14065 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14069 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14076 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14082 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14086 display.second_timer_state[0]
.sym 14092 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14093 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14094 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14095 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14099 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 14100 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 14101 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 14102 soc.cpu.cpu_state[0]
.sym 14103 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 14104 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 14105 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 14106 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 14107 soc.cpu.instr_jalr
.sym 14111 UART_RX_SB_LUT4_I1_I0[3]
.sym 14114 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 14121 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 14123 soc.cpu.alu_out_q[28]
.sym 14124 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14125 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 14126 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14127 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 14128 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14129 soc.cpu.mem_do_rinst
.sym 14130 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14131 UART_RX_SB_LUT4_I1_I0[3]
.sym 14133 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14134 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14141 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14142 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 14144 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14145 UART_RX_SB_LUT4_I1_I0[3]
.sym 14147 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14149 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 14152 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 14156 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14160 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 14163 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14164 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 14167 soc.cpu.is_slli_srli_srai
.sym 14168 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14169 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14170 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14171 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14173 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14174 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14175 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14176 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14179 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14186 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14192 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14197 soc.cpu.is_slli_srli_srai
.sym 14198 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 14199 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 14200 UART_RX_SB_LUT4_I1_I0[3]
.sym 14203 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14205 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14206 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14210 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14215 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 14216 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 14217 UART_RX_SB_LUT4_I1_I0[3]
.sym 14218 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 14222 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14223 soc.cpu.mem_do_rinst
.sym 14224 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14225 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 14226 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 14227 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 14228 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 14229 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14235 soc.cpu.pcpi_rs2[16]
.sym 14237 soc.cpu.cpu_state[0]
.sym 14238 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14240 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 14241 UART_RX_SB_LUT4_I1_I0[3]
.sym 14244 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 14246 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14247 soc.cpu.is_sll_srl_sra
.sym 14248 soc.cpu.cpu_state[5]
.sym 14250 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14252 soc.cpu.instr_sll
.sym 14253 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14254 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 14257 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 14263 soc.cpu.is_sll_srl_sra
.sym 14264 soc.cpu.instr_slti
.sym 14265 soc.cpu.instr_bltu
.sym 14266 soc.cpu.instr_sltiu
.sym 14267 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 14270 soc.cpu.instr_sll
.sym 14274 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 14275 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 14276 soc.cpu.instr_sltu
.sym 14277 soc.cpu.instr_slt
.sym 14279 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14283 soc.cpu.instr_blt
.sym 14284 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 14285 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 14286 soc.cpu.cpu_state[5]
.sym 14289 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 14292 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 14293 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 14296 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14298 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 14299 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 14302 soc.cpu.instr_sll
.sym 14303 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 14304 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 14305 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 14315 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14316 soc.cpu.cpu_state[5]
.sym 14320 soc.cpu.instr_sltu
.sym 14322 soc.cpu.instr_bltu
.sym 14323 soc.cpu.instr_sltiu
.sym 14332 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 14333 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 14334 soc.cpu.is_sll_srl_sra
.sym 14335 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 14338 soc.cpu.instr_slti
.sym 14340 soc.cpu.instr_slt
.sym 14341 soc.cpu.instr_blt
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14345 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 14346 soc.cpu.cpu_state[3]
.sym 14347 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 14348 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 14349 soc.cpu.cpu_state[1]
.sym 14350 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14351 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 14352 soc.cpu.cpu_state[5]
.sym 14354 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14357 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14358 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 14361 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 14362 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 14365 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14366 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14367 UART_RX_SB_LUT4_I1_I0[3]
.sym 14370 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 14371 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14372 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14375 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14376 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 14378 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 14379 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 14380 soc.cpu.cpu_state[3]
.sym 14387 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14390 soc.cpu.instr_sltu
.sym 14392 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14396 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14397 soc.cpu.instr_sltiu
.sym 14400 soc.cpu.instr_slt
.sym 14403 soc.cpu.instr_slti
.sym 14404 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 14405 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14406 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14407 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14410 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14413 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14419 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14420 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14421 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14422 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14425 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14426 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14427 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14428 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14431 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14432 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14433 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14434 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14437 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14438 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14439 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14440 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14443 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14444 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14445 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14446 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14449 soc.cpu.instr_slti
.sym 14450 soc.cpu.instr_sltiu
.sym 14451 soc.cpu.instr_slt
.sym 14452 soc.cpu.instr_sltu
.sym 14455 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14456 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14457 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14458 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14461 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14464 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 14465 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14467 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14468 soc.cpu.instr_sh_SB_LUT4_I0_O[0]
.sym 14469 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 14470 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 14471 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 14472 soc.cpu.instr_or_SB_LUT4_I0_O[0]
.sym 14473 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 14474 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 14475 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 14480 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 14483 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14484 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 14485 soc.cpu.cpu_state[5]
.sym 14486 $PACKER_GND_NET
.sym 14487 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14489 soc.cpu.cpu_state[3]
.sym 14491 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14494 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14495 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14498 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 14499 soc.cpu.instr_sw
.sym 14500 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14502 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 14503 soc.cpu.instr_sub
.sym 14509 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14514 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14516 soc.cpu.instr_bge
.sym 14517 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14520 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14525 soc.cpu.instr_andi
.sym 14529 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14530 soc.cpu.instr_sb
.sym 14531 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14533 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14534 soc.cpu.instr_and
.sym 14535 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14536 soc.cpu.instr_sh
.sym 14538 soc.cpu.instr_bne
.sym 14540 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14542 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14543 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14544 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14545 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14548 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14549 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14550 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14551 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14554 soc.cpu.instr_sh
.sym 14555 soc.cpu.instr_sb
.sym 14556 soc.cpu.instr_bne
.sym 14557 soc.cpu.instr_bge
.sym 14560 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14561 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14562 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14566 soc.cpu.instr_and
.sym 14568 soc.cpu.instr_andi
.sym 14572 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14574 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14575 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14578 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14579 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14580 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14581 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14584 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14585 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14588 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14591 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 14592 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14593 soc.cpu.instr_srli
.sym 14594 soc.cpu.instr_sh
.sym 14595 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 14596 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 14597 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14598 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14599 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14600 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 14602 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14603 soc.cpu.pcpi_rs2[23]
.sym 14605 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14608 UART_RX_SB_LUT4_I1_I0[3]
.sym 14614 soc.cpu.instr_jalr
.sym 14616 soc.cpu.instr_sb
.sym 14617 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14618 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14619 UART_RX_SB_LUT4_I1_I0[3]
.sym 14620 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14621 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 14622 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14623 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14626 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14632 soc.cpu.instr_andi
.sym 14633 display.refresh_timer_state[1]
.sym 14634 display.refresh_timer_state[2]
.sym 14636 soc.cpu.instr_srl
.sym 14637 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14639 soc.cpu.instr_xor
.sym 14640 display.refresh_timer_state[0]
.sym 14641 soc.cpu.instr_srli
.sym 14642 soc.cpu.instr_or
.sym 14643 display.refresh_timer_state[3]
.sym 14644 display.refresh_timer_state[4]
.sym 14645 display.refresh_timer_state[5]
.sym 14646 display.refresh_timer_state[6]
.sym 14647 display.refresh_timer_state[7]
.sym 14649 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14650 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14652 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14653 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14656 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 14657 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14658 soc.cpu.instr_ori
.sym 14659 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14660 soc.cpu.instr_srl
.sym 14661 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14663 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14665 soc.cpu.instr_srl
.sym 14666 soc.cpu.instr_xor
.sym 14667 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14668 soc.cpu.instr_or
.sym 14671 soc.cpu.instr_ori
.sym 14673 soc.cpu.instr_or
.sym 14677 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14678 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14679 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14680 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14683 display.refresh_timer_state[0]
.sym 14684 display.refresh_timer_state[3]
.sym 14685 display.refresh_timer_state[1]
.sym 14686 display.refresh_timer_state[2]
.sym 14689 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14691 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14695 display.refresh_timer_state[4]
.sym 14696 display.refresh_timer_state[5]
.sym 14697 display.refresh_timer_state[6]
.sym 14698 display.refresh_timer_state[7]
.sym 14701 soc.cpu.instr_andi
.sym 14702 soc.cpu.instr_ori
.sym 14703 soc.cpu.instr_srli
.sym 14704 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 14707 soc.cpu.instr_srl
.sym 14708 soc.cpu.instr_srli
.sym 14709 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14710 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14711 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14714 soc.cpu.instr_xori
.sym 14715 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14716 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 14717 soc.cpu.instr_add
.sym 14718 soc.cpu.instr_addi
.sym 14719 soc.cpu.instr_sub
.sym 14720 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 14721 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 14722 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 14726 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 14731 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 14736 display.refresh_timer_state[0]
.sym 14737 soc.cpu.instr_srli
.sym 14738 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14745 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14747 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14755 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14756 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14757 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14758 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14759 display.refresh_timer_state[12]
.sym 14760 display.refresh_timer_state[13]
.sym 14761 display.refresh_timer_state[14]
.sym 14762 display.refresh_timer_state[15]
.sym 14763 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14766 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14767 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14770 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14771 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14773 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14778 soc.cpu.instr_xor
.sym 14779 soc.cpu.instr_xori
.sym 14783 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14788 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14789 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14790 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14791 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14796 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14800 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14801 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14802 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14803 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14806 soc.cpu.instr_xori
.sym 14808 soc.cpu.instr_xor
.sym 14812 display.refresh_timer_state[12]
.sym 14813 display.refresh_timer_state[13]
.sym 14814 display.refresh_timer_state[14]
.sym 14815 display.refresh_timer_state[15]
.sym 14821 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14825 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14830 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14831 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14832 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 14833 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14834 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14836 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14837 soc.cpu.instr_sb
.sym 14839 soc.cpu.instr_lhu
.sym 14840 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 14841 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 14842 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14843 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14844 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14845 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14849 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14850 $PACKER_VCC_NET
.sym 14851 $PACKER_VCC_NET
.sym 14852 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14854 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 14855 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14857 $PACKER_VCC_NET
.sym 14858 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14859 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14866 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 14878 display.refresh_timer_state[16]
.sym 14881 display.refresh_timer_state[19]
.sym 14882 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14883 display.refresh_timer_state[21]
.sym 14884 display.refresh_timer_state[22]
.sym 14886 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14887 display.refresh_timer_state[17]
.sym 14888 display.refresh_timer_state[18]
.sym 14890 display.refresh_timer_state[20]
.sym 14892 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14893 display.refresh_timer_state[23]
.sym 14894 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14899 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14905 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14908 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14911 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14912 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14913 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14914 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14924 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14925 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14926 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14941 display.refresh_timer_state[18]
.sym 14942 display.refresh_timer_state[16]
.sym 14943 display.refresh_timer_state[19]
.sym 14944 display.refresh_timer_state[17]
.sym 14947 display.refresh_timer_state[23]
.sym 14948 display.refresh_timer_state[21]
.sym 14949 display.refresh_timer_state[22]
.sym 14950 display.refresh_timer_state[20]
.sym 14969 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14970 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14971 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 14974 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14975 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14976 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14981 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14986 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 15081 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15084 iomem_addr[7]
.sym 15095 soc.memory.rdata_1[25]
.sym 15188 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 15191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 15194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 15198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15205 iomem_wdata[27]
.sym 15207 iomem_wdata[25]
.sym 15210 iomem_wdata[30]
.sym 15230 iomem_wdata[19]
.sym 15231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15240 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15250 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 15271 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15276 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15279 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15282 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15284 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 15285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15300 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15316 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15318 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 15319 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 15324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15325 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 15348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 15349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 15350 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 15351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 15352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 15353 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 15358 iomem_addr[11]
.sym 15359 iomem_wdata[25]
.sym 15362 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15363 iomem_wdata[27]
.sym 15364 iomem_addr[15]
.sym 15367 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15373 soc.cpu.instr_maskirq
.sym 15375 iomem_wdata[23]
.sym 15376 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15377 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15380 soc.cpu.alu_out_q[6]
.sym 15381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 15390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 15391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15392 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 15395 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 15396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 15398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15399 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 15401 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15403 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15405 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 15406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15407 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 15408 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15411 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15412 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15413 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 15414 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 15418 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15419 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 15423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 15424 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15427 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 15428 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15429 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 15430 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 15433 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 15434 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15435 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15436 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 15439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15440 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15446 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 15447 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15448 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15451 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 15452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15453 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15458 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 15460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15463 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 15464 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 15466 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15467 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15468 clk$SB_IO_IN_$glb_clk
.sym 15470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[2]
.sym 15471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[1]
.sym 15472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 15473 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 15474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 15475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 15476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15477 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15483 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 15486 soc.cpu.trap_SB_LUT4_I2_O
.sym 15487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15488 soc.memory.wen[2]
.sym 15489 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 15493 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 15495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 15496 soc.cpu.cpu_state[3]
.sym 15498 soc.cpu.decoded_imm[0]
.sym 15499 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 15500 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15502 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 15504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 15512 soc.cpu.alu_out_SB_LUT4_O_28_I1[1]
.sym 15513 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 15514 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15515 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 15516 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 15517 soc.cpu.alu_out_SB_LUT4_O_22_I1[1]
.sym 15519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 15521 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 15523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15526 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 15530 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 15533 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15534 soc.cpu.alu_out_SB_LUT4_O_22_I1[2]
.sym 15535 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15536 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15538 soc.cpu.mem_la_wdata[3]
.sym 15540 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 15541 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 15542 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15544 soc.cpu.alu_out_SB_LUT4_O_22_I1[1]
.sym 15545 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 15547 soc.cpu.alu_out_SB_LUT4_O_22_I1[2]
.sym 15550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 15551 soc.cpu.mem_la_wdata[3]
.sym 15553 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 15557 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 15558 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 15559 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 15562 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 15563 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 15564 soc.cpu.alu_out_SB_LUT4_O_28_I1[1]
.sym 15568 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15569 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15570 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 15575 soc.cpu.mem_la_wdata[3]
.sym 15576 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15577 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 15580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15581 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15582 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 15586 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15588 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15589 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 15591 clk$SB_IO_IN_$glb_clk
.sym 15593 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 15594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15596 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15597 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 15598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 15599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 15600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 15601 iomem_addr[15]
.sym 15603 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 15605 soc.cpu.irq_mask[0]
.sym 15606 soc.cpu.reg_pc[3]
.sym 15607 soc.cpu.cpuregs_rs1[3]
.sym 15608 flash_clk_SB_LUT4_I1_I2[3]
.sym 15610 soc.cpu.reg_pc[2]
.sym 15611 soc.cpu.alu_out_q[6]
.sym 15612 soc.cpu.cpuregs_rs1[5]
.sym 15613 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15616 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15618 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 15619 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15621 soc.cpu.cpuregs_rs1[0]
.sym 15622 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15623 soc.cpu.timer[0]
.sym 15626 iomem_wdata[17]
.sym 15627 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 15628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 15635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15636 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 15640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 15641 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15647 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15649 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15654 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 15659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15661 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15662 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 15669 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15676 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15685 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15686 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 15687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 15691 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 15698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 15699 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 15703 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15709 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15710 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 15713 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15714 clk$SB_IO_IN_$glb_clk
.sym 15716 soc.cpu.irq_mask[1]
.sym 15717 soc.cpu.irq_mask[2]
.sym 15718 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 15719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 15720 soc.cpu.irq_mask[4]
.sym 15721 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15722 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 15723 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15726 $PACKER_VCC_NET
.sym 15728 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15729 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 15730 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15731 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15732 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15734 soc.cpu.irq_pending[0]
.sym 15736 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15740 soc.cpu.cpuregs_rs1[1]
.sym 15741 flash_clk_SB_LUT4_I1_I2[3]
.sym 15742 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15743 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 15745 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15747 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15748 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15749 soc.cpu.irq_mask[1]
.sym 15750 soc.cpu.timer[3]
.sym 15751 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15759 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15760 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15761 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 15762 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15763 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 15765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 15766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15767 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 15770 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 15774 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15775 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 15783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 15784 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 15785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 15786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 15788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 15793 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15797 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 15802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 15803 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 15804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 15810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 15811 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 15814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 15815 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15816 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 15821 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 15822 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15823 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 15826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15828 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 15832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 15833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 15834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 15835 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15836 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15837 clk$SB_IO_IN_$glb_clk
.sym 15839 soc.cpu.timer[6]
.sym 15840 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15841 soc.cpu.timer[5]
.sym 15842 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 15843 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 15844 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 15845 soc.cpu.timer[7]
.sym 15846 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15851 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 15852 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 15853 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15855 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15857 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 15858 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 15859 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 15861 soc.cpu.count_cycle[8]
.sym 15862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 15863 soc.cpu.cpuregs_rs1[4]
.sym 15864 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15865 soc.cpu.instr_maskirq
.sym 15866 soc.cpu.reg_pc[1]
.sym 15867 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 15868 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 15872 soc.cpu.cpuregs_rs1[4]
.sym 15873 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 15874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 15880 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15885 soc.cpu.timer[3]
.sym 15886 iomem_addr[16]
.sym 15887 soc.cpu.timer[2]
.sym 15889 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15892 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15893 soc.cpu.cpuregs_rs1[0]
.sym 15895 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15896 soc.cpu.timer[6]
.sym 15898 soc.cpu.timer[5]
.sym 15899 soc.cpu.timer[0]
.sym 15900 soc.cpu.cpuregs_rs1[1]
.sym 15901 flash_clk_SB_LUT4_I1_I2[3]
.sym 15903 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15904 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 15905 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15907 soc.cpu.timer[0]
.sym 15908 soc.memory.rdata_1[27]
.sym 15909 $PACKER_VCC_NET
.sym 15910 soc.cpu.timer[7]
.sym 15911 soc.memory.rdata_0[27]
.sym 15913 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15914 soc.cpu.timer[3]
.sym 15915 soc.cpu.timer[0]
.sym 15916 soc.cpu.timer[2]
.sym 15919 soc.cpu.timer[0]
.sym 15920 $PACKER_VCC_NET
.sym 15922 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15925 soc.cpu.timer[6]
.sym 15926 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15927 soc.cpu.timer[5]
.sym 15928 soc.cpu.timer[7]
.sym 15931 soc.cpu.timer[0]
.sym 15932 soc.cpu.cpuregs_rs1[0]
.sym 15933 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 15934 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15937 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15949 soc.memory.rdata_0[27]
.sym 15950 flash_clk_SB_LUT4_I1_I2[3]
.sym 15951 iomem_addr[16]
.sym 15952 soc.memory.rdata_1[27]
.sym 15955 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15956 soc.cpu.cpuregs_rs1[1]
.sym 15957 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 15958 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15960 clk$SB_IO_IN_$glb_clk
.sym 15961 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15964 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15965 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 15966 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 15967 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 15968 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 15969 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 15973 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15974 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 15976 soc.cpu.count_cycle[17]
.sym 15978 soc.cpu.pcpi_rs2[21]
.sym 15979 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 15980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15981 soc.cpu.alu_out_q[2]
.sym 15982 soc.cpu.instr_maskirq
.sym 15984 soc.cpu.cpuregs_rs1[5]
.sym 15985 soc.cpu.timer[5]
.sym 15987 soc.cpu.cpu_state[3]
.sym 15990 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15991 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 15994 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 15995 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 16003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16004 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 16005 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16006 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16011 soc.cpu.timer[15]
.sym 16012 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16013 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16014 soc.cpu.timer[0]
.sym 16015 soc.cpu.cpuregs_rs1[3]
.sym 16016 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16017 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16018 soc.cpu.timer[13]
.sym 16019 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 16020 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 16021 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16022 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16023 soc.cpu.timer[14]
.sym 16025 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16026 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16027 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16028 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16029 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16030 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16031 soc.cpu.cpuregs_rs1[14]
.sym 16033 soc.cpu.cpuregs_rs1[2]
.sym 16036 soc.cpu.timer[13]
.sym 16037 soc.cpu.timer[15]
.sym 16038 soc.cpu.timer[14]
.sym 16039 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16042 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 16043 soc.cpu.timer[0]
.sym 16044 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16045 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16048 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16049 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16050 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 16051 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16054 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 16055 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16056 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16057 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16060 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16061 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16062 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16063 soc.cpu.cpuregs_rs1[14]
.sym 16066 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16067 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16068 soc.cpu.cpuregs_rs1[3]
.sym 16069 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16072 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16073 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16074 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16075 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16078 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16079 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16080 soc.cpu.cpuregs_rs1[2]
.sym 16081 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16083 clk$SB_IO_IN_$glb_clk
.sym 16084 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16085 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16086 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16087 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16089 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16090 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16091 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16092 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 16097 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 16100 iomem_addr[16]
.sym 16101 soc.cpu.count_cycle[29]
.sym 16103 soc.cpu.cpuregs_rs1[3]
.sym 16107 soc.cpu.timer[14]
.sym 16109 soc.cpu.timer[18]
.sym 16110 soc.cpu.cpuregs_rs1[12]
.sym 16111 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16112 soc.cpu.cpuregs_rs1[0]
.sym 16113 soc.cpu.count_cycle[16]
.sym 16114 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16117 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 16118 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16119 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 16120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 16126 soc.cpu.cpuregs_rs1[11]
.sym 16128 soc.cpu.timer[10]
.sym 16130 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16132 soc.cpu.cpuregs_rs1[15]
.sym 16134 soc.cpu.cpuregs_rs1[12]
.sym 16135 soc.cpu.timer[8]
.sym 16136 soc.cpu.timer[9]
.sym 16138 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16139 soc.cpu.cpuregs_rs1[8]
.sym 16141 soc.cpu.cpuregs_rs1[13]
.sym 16142 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16145 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16147 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16149 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16150 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16151 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16153 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16154 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16155 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16156 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16157 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16159 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16160 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16161 soc.cpu.cpuregs_rs1[15]
.sym 16162 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16165 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16166 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16167 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16168 soc.cpu.cpuregs_rs1[8]
.sym 16171 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16172 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 16173 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16174 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 16177 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16178 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16179 soc.cpu.cpuregs_rs1[12]
.sym 16180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 16183 soc.cpu.cpuregs_rs1[11]
.sym 16184 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16185 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16186 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16190 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 16191 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 16192 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16195 soc.cpu.timer[8]
.sym 16196 soc.cpu.timer[9]
.sym 16197 soc.cpu.timer[10]
.sym 16198 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16201 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16202 soc.cpu.cpuregs_rs1[13]
.sym 16203 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16204 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16206 clk$SB_IO_IN_$glb_clk
.sym 16207 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16208 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 16209 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 16210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 16211 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16212 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16214 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 16215 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 16219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16220 soc.cpu.cpuregs_rs1[11]
.sym 16224 soc.cpu.timer[8]
.sym 16226 soc.cpu.mem_la_wdata[5]
.sym 16227 soc.cpu.cpuregs_rs1[8]
.sym 16228 soc.cpu.cpuregs_rs1[15]
.sym 16229 soc.cpu.cpuregs_rs1[13]
.sym 16230 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16232 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16233 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16234 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16235 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 16236 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 16237 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 16238 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 16239 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16240 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16242 soc.cpu.irq_mask[1]
.sym 16243 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16250 soc.cpu.instr_sub
.sym 16251 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16252 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 16255 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 16258 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16259 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 16261 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 16263 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16264 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16265 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 16266 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16267 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16268 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 16271 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16272 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16273 soc.cpu.count_cycle[16]
.sym 16274 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 16278 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 16279 soc.cpu.cpuregs_rs1[9]
.sym 16280 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16282 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16283 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 16284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16288 soc.cpu.count_cycle[16]
.sym 16289 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 16290 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 16295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16296 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16297 soc.cpu.cpuregs_rs1[9]
.sym 16300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 16302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16303 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16306 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 16307 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 16309 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 16313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16314 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 16315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 16318 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16319 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 16320 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16324 soc.cpu.instr_sub
.sym 16325 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16326 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16327 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16329 clk$SB_IO_IN_$glb_clk
.sym 16330 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 16331 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 16332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 16333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 16334 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 16335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 16336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 16337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 16338 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 16340 soc.cpu.instr_sub
.sym 16341 soc.cpu.instr_sub
.sym 16342 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16344 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16345 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16346 soc.cpu.cpuregs_rs1[14]
.sym 16347 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 16348 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 16349 soc.cpu.timer[9]
.sym 16352 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16353 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 16354 soc.cpu.alu_out_q[14]
.sym 16355 soc.cpu.cpuregs_rs1[22]
.sym 16356 soc.cpu.mem_la_wdata[5]
.sym 16357 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 16358 soc.cpu.cpuregs_rs1[18]
.sym 16359 soc.cpu.cpuregs_rs1[4]
.sym 16360 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16361 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 16364 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 16365 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 16372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 16373 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16374 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16375 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 16376 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16377 soc.cpu.count_instr[48]
.sym 16378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 16379 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 16380 soc.cpu.count_cycle[48]
.sym 16381 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16382 soc.cpu.mem_la_wdata[5]
.sym 16383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 16384 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 16385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 16386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16388 soc.cpu.instr_rdcycleh
.sym 16390 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 16391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 16392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16393 soc.cpu.instr_sub
.sym 16394 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16395 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16396 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 16397 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[3]
.sym 16398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 16399 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16400 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 16406 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 16408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 16411 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16412 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16413 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16414 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16419 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 16423 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 16424 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[3]
.sym 16425 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 16426 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 16429 soc.cpu.instr_rdcycleh
.sym 16430 soc.cpu.count_cycle[48]
.sym 16431 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16432 soc.cpu.count_instr[48]
.sym 16435 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 16436 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 16437 soc.cpu.instr_sub
.sym 16438 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16441 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 16442 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 16443 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16444 soc.cpu.instr_sub
.sym 16447 soc.cpu.mem_la_wdata[5]
.sym 16448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16451 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16452 clk$SB_IO_IN_$glb_clk
.sym 16454 soc.cpu.timer[22]
.sym 16455 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 16456 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 16457 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16458 soc.cpu.timer[18]
.sym 16459 soc.cpu.timer[21]
.sym 16460 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 16461 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 16465 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16466 soc.cpu.count_cycle[52]
.sym 16467 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16468 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16469 soc.cpu.cpuregs_rs1[2]
.sym 16470 soc.cpu.mem_la_wdata[5]
.sym 16471 soc.cpu.mem_la_wdata[7]
.sym 16472 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16473 soc.cpu.count_instr[48]
.sym 16474 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16476 soc.cpu.count_cycle[48]
.sym 16478 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 16479 soc.cpu.cpu_state[3]
.sym 16480 soc.cpu.timer[31]
.sym 16481 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 16482 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 16483 soc.cpu.mem_la_wdata[3]
.sym 16484 soc.cpu.irq_pending[1]
.sym 16485 soc.cpu.mem_la_wdata[7]
.sym 16486 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16487 soc.cpu.timer[24]
.sym 16488 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 16489 soc.cpu.timer[23]
.sym 16497 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16499 soc.cpu.mem_la_wdata[3]
.sym 16501 soc.cpu.mem_la_wdata[7]
.sym 16503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 16506 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 16507 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 16511 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16514 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 16516 soc.cpu.mem_la_wdata[5]
.sym 16517 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 16518 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 16520 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 16521 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 16525 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 16527 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16529 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16530 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16533 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16535 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16536 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 16537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16539 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16541 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 16542 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 16543 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16545 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 16547 soc.cpu.mem_la_wdata[3]
.sym 16548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 16549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 16553 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 16554 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 16555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 16557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 16559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16560 soc.cpu.mem_la_wdata[5]
.sym 16561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 16563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 16565 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 16566 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 16567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 16569 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16571 soc.cpu.mem_la_wdata[7]
.sym 16572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 16573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 16577 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 16578 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 16580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 16581 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 16582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 16583 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 16584 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 16585 iomem_addr[7]
.sym 16590 soc.cpu.alu_out_q[1]
.sym 16593 soc.cpu.count_cycle[61]
.sym 16595 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 16596 soc.cpu.timer[22]
.sym 16600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 16601 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 16602 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 16603 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16605 soc.cpu.timer[18]
.sym 16607 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 16608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 16609 soc.cpu.pcpi_rs2[23]
.sym 16610 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16611 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 16613 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16618 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 16619 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16621 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16622 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16627 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16630 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 16634 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 16636 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16637 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16638 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16642 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 16646 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 16652 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 16653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 16654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 16658 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 16660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 16662 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 16664 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16665 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 16668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 16670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16671 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 16674 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 16676 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16677 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 16678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 16680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 16682 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16683 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 16686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 16688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16689 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 16692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16694 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16695 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 16700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 16701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 16702 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 16704 soc.cpu.timer[24]
.sym 16705 soc.cpu.timer[23]
.sym 16706 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 16707 soc.cpu.timer[19]
.sym 16712 soc.cpu.instr_rdcycleh
.sym 16713 soc.cpu.irq_pending[2]
.sym 16714 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 16715 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16717 soc.cpu.alu_out_q[11]
.sym 16719 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16720 soc.cpu.cpuregs_rs1[9]
.sym 16723 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16724 soc.cpu.cpuregs_rs1[21]
.sym 16725 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 16726 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 16727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 16728 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 16729 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 16730 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16731 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16732 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16734 soc.cpu.irq_mask[1]
.sym 16735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16742 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16744 soc.cpu.pcpi_rs2[21]
.sym 16745 soc.cpu.pcpi_rs2[16]
.sym 16747 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16749 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 16753 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 16754 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 16757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 16758 soc.cpu.pcpi_rs2[18]
.sym 16760 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16761 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 16768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 16769 soc.cpu.pcpi_rs2[23]
.sym 16770 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 16775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 16776 soc.cpu.pcpi_rs2[16]
.sym 16777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 16781 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16782 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 16785 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 16787 soc.cpu.pcpi_rs2[18]
.sym 16788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 16789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 16791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 16793 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16794 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 16797 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 16799 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 16800 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 16803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 16805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 16806 soc.cpu.pcpi_rs2[21]
.sym 16807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 16809 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 16811 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 16812 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 16813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 16815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16818 soc.cpu.pcpi_rs2[23]
.sym 16819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 16823 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16824 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16825 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16827 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16828 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 16829 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 16830 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16831 iomem_addr[11]
.sym 16835 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16836 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16837 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 16838 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 16841 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16842 soc.cpu.alu_out_q[12]
.sym 16843 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16846 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16847 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16848 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 16850 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 16851 soc.cpu.cpuregs_rs1[4]
.sym 16852 soc.cpu.cpuregs_rs1[19]
.sym 16853 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 16855 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 16856 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16857 soc.cpu.cpuregs_rs1[18]
.sym 16858 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16864 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 16871 soc.cpu.pcpi_rs2[25]
.sym 16872 soc.cpu.pcpi_rs2[24]
.sym 16874 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 16875 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16877 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 16879 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 16881 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 16883 soc.cpu.pcpi_rs2[30]
.sym 16884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 16885 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16886 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 16889 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 16892 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 16893 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 16896 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 16898 soc.cpu.pcpi_rs2[24]
.sym 16899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 16900 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16902 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 16904 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16905 soc.cpu.pcpi_rs2[25]
.sym 16906 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 16908 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 16910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 16911 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 16912 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 16914 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 16916 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 16917 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 16918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 16920 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 16922 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 16923 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 16924 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 16926 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 16928 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 16929 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 16930 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 16932 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 16934 soc.cpu.pcpi_rs2[30]
.sym 16935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 16936 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 16940 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16941 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16942 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 16946 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16947 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 16948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 16949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 16950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 16951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16952 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[3]
.sym 16953 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 16955 soc.cpu.cpu_state[3]
.sym 16956 soc.cpu.cpu_state[3]
.sym 16957 soc.cpu.alu_out_q[28]
.sym 16958 soc.cpu.pcpi_rs2[24]
.sym 16960 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 16961 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16963 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 16964 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 16965 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 16966 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16969 soc.cpu.alu_out_q[13]
.sym 16970 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16971 soc.cpu.timer[31]
.sym 16972 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 16973 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 16975 soc.cpu.timer[16]
.sym 16976 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 16977 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16978 soc.cpu.cpu_state[3]
.sym 16979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 16980 soc.cpu.irq_pending[1]
.sym 16988 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 16989 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 16990 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 16991 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 16992 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16993 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 16994 soc.cpu.instr_sub
.sym 16995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16996 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 16998 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 16999 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 17000 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17001 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 17002 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 17003 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 17005 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 17006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 17007 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17008 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17009 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17010 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17012 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17013 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 17016 soc.cpu.pcpi_rs2[25]
.sym 17017 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17018 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 17020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 17021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 17022 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 17023 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17027 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17028 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17029 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17032 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 17033 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17034 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 17035 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17038 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 17039 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17040 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17041 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 17044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 17045 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 17046 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17047 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 17050 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 17051 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 17052 soc.cpu.instr_sub
.sym 17053 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 17056 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 17059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 17064 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17065 soc.cpu.pcpi_rs2[25]
.sym 17066 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 17071 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 17072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 17073 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17074 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 17075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 17076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 17079 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 17081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17082 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 17085 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 17086 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17092 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 17093 soc.cpu.timer[18]
.sym 17094 soc.cpu.pcpi_rs2[23]
.sym 17095 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 17096 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 17097 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 17098 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 17099 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 17100 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17101 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 17102 soc.cpu.pcpi_rs2[25]
.sym 17103 soc.cpu.pcpi_rs2[21]
.sym 17104 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 17110 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 17111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 17113 soc.cpu.pcpi_rs2[25]
.sym 17114 soc.cpu.alu_out_SB_LUT4_O_10_I1[3]
.sym 17115 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 17116 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17117 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 17118 soc.cpu.pcpi_rs2[23]
.sym 17119 soc.cpu.alu_out_SB_LUT4_O_10_I1[2]
.sym 17121 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 17122 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17124 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 17125 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17126 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17128 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 17129 soc.cpu.pcpi_rs2[21]
.sym 17131 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 17133 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17134 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 17136 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17138 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 17139 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 17140 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17141 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17143 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17144 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17145 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17146 soc.cpu.pcpi_rs2[25]
.sym 17149 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17150 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 17151 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 17152 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 17156 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 17158 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 17161 soc.cpu.pcpi_rs2[23]
.sym 17162 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17164 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17167 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 17169 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17170 soc.cpu.pcpi_rs2[21]
.sym 17173 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17174 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17176 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 17179 soc.cpu.alu_out_SB_LUT4_O_10_I1[2]
.sym 17180 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 17181 soc.cpu.alu_out_SB_LUT4_O_10_I1[3]
.sym 17182 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17185 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 17186 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 17187 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 17188 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17192 soc.cpu.timer[31]
.sym 17193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 17194 soc.cpu.timer[16]
.sym 17195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 17196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 17197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 17198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 17199 soc.cpu.timer[20]
.sym 17202 $PACKER_VCC_NET
.sym 17203 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17204 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17206 soc.cpu.cpuregs_wrdata[14]
.sym 17207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17208 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17209 soc.cpu.cpuregs_rs1[18]
.sym 17211 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17213 soc.cpu.cpuregs_rs1[11]
.sym 17216 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 17217 soc.cpu.pcpi_rs2[16]
.sym 17218 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17219 soc.cpu.irq_mask[1]
.sym 17220 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17221 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17222 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 17223 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 17224 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 17225 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17226 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17227 soc.cpu.cpuregs_rs1[21]
.sym 17233 soc.cpu.pcpi_rs2[16]
.sym 17234 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17235 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 17236 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 17237 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17238 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17243 soc.cpu.irq_mask[1]
.sym 17246 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17248 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17249 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17251 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17252 UART_RX_SB_LUT4_I1_I0[3]
.sym 17254 soc.cpu.irq_pending[1]
.sym 17256 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17257 soc.cpu.irq_state[1]
.sym 17259 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17260 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17263 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 17266 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17267 UART_RX_SB_LUT4_I1_I0[3]
.sym 17269 soc.cpu.irq_state[1]
.sym 17279 soc.cpu.irq_mask[1]
.sym 17280 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17284 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 17285 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17286 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17287 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17290 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17291 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17292 soc.cpu.pcpi_rs2[16]
.sym 17293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17296 soc.cpu.irq_pending[1]
.sym 17298 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17299 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17302 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17303 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 17304 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17305 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 17308 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17310 UART_RX_SB_LUT4_I1_I0[3]
.sym 17312 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 17316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 17317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17318 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17319 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 17321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17322 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17326 soc.cpu.cpu_state[1]
.sym 17327 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17328 soc.cpu.decoded_imm[25]
.sym 17330 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17332 soc.cpu.timer[20]
.sym 17333 soc.cpu.cpuregs_rs1[21]
.sym 17337 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17338 soc.cpu.timer[16]
.sym 17339 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17340 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17341 soc.cpu.instr_timer
.sym 17342 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17343 soc.cpu.cpuregs_rs1[16]
.sym 17344 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17346 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17347 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17348 soc.cpu.cpuregs_rs1[19]
.sym 17349 soc.cpu.cpuregs_rs1[18]
.sym 17350 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17356 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17357 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17360 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17363 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17366 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 17368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 17371 soc.cpu.irq_state[1]
.sym 17373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17374 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17375 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 17378 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17382 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17383 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 17384 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 17386 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17387 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 17391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 17392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17396 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17398 soc.cpu.irq_state[1]
.sym 17402 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17407 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17408 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17409 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 17410 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17413 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17414 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 17415 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17416 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 17420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17421 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17425 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17426 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17428 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17431 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17432 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17435 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17437 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17440 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17441 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 17443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 17444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 17445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 17450 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 17451 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17452 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 17453 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 17455 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17456 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 17458 soc.cpu.cpuregs_raddr2[3]
.sym 17459 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17460 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 17461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17463 soc.cpu.irq_active
.sym 17464 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17466 soc.cpu.irq_state[1]
.sym 17468 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 17469 soc.cpu.cpu_state[3]
.sym 17470 soc.cpu.irq_pending[2]
.sym 17471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17472 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17479 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 17480 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 17481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17482 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17483 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17484 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 17485 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17486 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17487 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 17488 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17489 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17491 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17492 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17495 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17496 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 17498 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17499 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17501 soc.cpu.irq_mask[2]
.sym 17502 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17503 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17504 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 17505 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17506 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17510 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17512 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17513 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 17514 soc.cpu.irq_mask[2]
.sym 17515 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 17518 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 17519 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17520 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17521 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17526 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 17527 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 17530 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 17531 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 17532 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 17533 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17537 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17539 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17542 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17543 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17544 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17545 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 17548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17549 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 17550 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17551 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17555 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17556 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17557 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17561 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17562 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 17563 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17564 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17565 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 17567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 17568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 17569 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17574 soc.cpu.cpu_state[3]
.sym 17576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17577 soc.cpu.cpuregs_rs1[17]
.sym 17578 soc.cpu.alu_out_q[21]
.sym 17579 soc.cpu.alu_out_q[19]
.sym 17580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17581 soc.cpu.cpuregs_waddr[4]
.sym 17582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 17583 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 17585 soc.cpu.timer[18]
.sym 17586 soc.cpu.pcpi_rs2[25]
.sym 17587 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17588 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 17589 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 17590 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17591 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17593 soc.cpu.cpu_state[3]
.sym 17595 soc.cpu.pcpi_rs2[21]
.sym 17596 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 17602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17603 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17605 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]
.sym 17606 UART_RX_SB_LUT4_I1_I0[3]
.sym 17607 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17609 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 17610 soc.cpu.irq_pending[2]
.sym 17611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17612 soc.cpu.decoded_imm[19]
.sym 17613 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17614 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17615 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 17616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17620 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17621 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17625 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17626 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17627 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 17628 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17629 soc.cpu.cpu_state[1]
.sym 17632 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]
.sym 17637 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17638 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17641 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 17642 UART_RX_SB_LUT4_I1_I0[3]
.sym 17643 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17644 soc.cpu.cpu_state[1]
.sym 17648 soc.cpu.decoded_imm[19]
.sym 17649 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 17650 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17653 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 17654 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 17655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17656 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17660 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17661 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17667 soc.cpu.irq_pending[2]
.sym 17668 UART_RX_SB_LUT4_I1_I0[3]
.sym 17671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17672 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17674 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17677 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 17679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17681 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 17685 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 17686 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 17687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 17688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 17690 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 17691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 17696 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17697 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17699 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 17702 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17703 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17704 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17705 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17706 soc.cpu.cpuregs_rs1[19]
.sym 17707 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17709 soc.cpu.reg_pc[30]
.sym 17710 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 17711 soc.cpu.irq_mask[1]
.sym 17712 soc.cpu.irq_mask[2]
.sym 17713 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17714 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 17715 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 17716 soc.cpu.pcpi_rs2[16]
.sym 17717 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17718 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17719 soc.cpu.cpuregs_rs1[30]
.sym 17727 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 17728 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17729 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 17731 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 17733 soc.cpu.irq_active
.sym 17734 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17736 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17737 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17738 soc.cpu.irq_mask[2]
.sym 17739 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17740 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 17741 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 17742 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 17743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17745 UART_RX_SB_LUT4_I1_I0[3]
.sym 17747 soc.cpu.cpu_state[0]
.sym 17749 soc.cpu.cpu_state[1]
.sym 17750 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17753 soc.cpu.cpu_state[3]
.sym 17755 soc.cpu.latched_store
.sym 17756 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17758 soc.cpu.cpu_state[0]
.sym 17759 soc.cpu.cpu_state[3]
.sym 17760 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 17765 soc.cpu.irq_mask[2]
.sym 17766 soc.cpu.irq_active
.sym 17770 UART_RX_SB_LUT4_I1_I0[3]
.sym 17771 soc.cpu.cpu_state[1]
.sym 17772 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 17773 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 17777 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17778 soc.cpu.cpu_state[3]
.sym 17779 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 17782 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17783 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17784 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17788 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17790 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17791 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17800 soc.cpu.latched_store
.sym 17802 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 17803 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 17804 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17807 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17808 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17810 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17811 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 17812 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17813 soc.cpu.latched_store
.sym 17814 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 17815 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17817 soc.cpu.instr_sub
.sym 17819 soc.cpu.cpuregs_rs1[27]
.sym 17820 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 17821 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17824 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 17825 soc.cpu.alu_out_q[23]
.sym 17826 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17827 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17828 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 17829 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 17831 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 17832 soc.cpu.instr_timer
.sym 17833 soc.cpu.cpuregs_rs1[18]
.sym 17834 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17835 soc.cpu.cpuregs_rs1[19]
.sym 17836 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17837 soc.cpu.irq_pending[25]
.sym 17838 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17839 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17840 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17841 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 17842 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17853 UART_RX_SB_LUT4_I1_I0[3]
.sym 17854 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 17855 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 17856 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17857 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17861 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17862 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17863 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 17864 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17865 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17866 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17868 UART_RX_SB_LUT4_I1_I0[3]
.sym 17869 soc.cpu.irq_active
.sym 17871 soc.cpu.irq_mask[1]
.sym 17872 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17873 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17874 soc.cpu.mem_do_rinst
.sym 17876 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 17882 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17883 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 17884 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 17887 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17888 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17889 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17890 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17893 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 17894 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 17895 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17896 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17899 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17900 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17901 UART_RX_SB_LUT4_I1_I0[3]
.sym 17902 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17905 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 17906 soc.cpu.irq_active
.sym 17907 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 17908 soc.cpu.irq_mask[1]
.sym 17911 soc.cpu.irq_active
.sym 17912 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 17913 soc.cpu.irq_mask[1]
.sym 17914 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17918 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 17919 UART_RX_SB_LUT4_I1_I0[3]
.sym 17920 soc.cpu.mem_do_rinst
.sym 17923 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 17924 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 17925 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17926 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17930 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17931 soc.cpu.irq_pending[25]
.sym 17932 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 17933 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 17934 soc.cpu.irq_pending[26]
.sym 17935 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 17936 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 17937 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 17942 soc.cpu.pcpi_rs2[21]
.sym 17943 soc.cpu.alu_out_q[19]
.sym 17944 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17947 soc.cpu.irq_mask[31]
.sym 17948 soc.cpu.pcpi_rs2[24]
.sym 17952 soc.cpu.alu_out_q[18]
.sym 17953 soc.cpu.instr_jal
.sym 17954 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 17955 soc.cpu.irq_active
.sym 17956 soc.cpu.cpu_state[3]
.sym 17957 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 17958 soc.cpu.cpuregs_rs1[25]
.sym 17959 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17961 soc.cpu.mem_do_rinst
.sym 17962 soc.cpu.cpu_state[1]
.sym 17963 soc.cpu.decoder_trigger
.sym 17965 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 17971 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 17972 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 17974 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 17975 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 17976 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 17980 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 17982 soc.cpu.cpu_state[0]
.sym 17983 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17985 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17990 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17991 UART_RX_SB_LUT4_I1_I0[3]
.sym 17992 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17995 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 17996 UART_RX_SB_LUT4_I1_I0[3]
.sym 17998 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17999 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18000 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 18001 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18002 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 18004 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 18006 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 18007 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18010 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 18011 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 18013 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 18016 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 18017 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18018 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 18019 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 18022 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 18023 soc.cpu.cpu_state[0]
.sym 18024 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18025 UART_RX_SB_LUT4_I1_I0[3]
.sym 18028 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 18029 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 18030 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 18031 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 18034 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18036 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 18037 soc.cpu.cpu_state[0]
.sym 18040 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 18041 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 18042 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 18043 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 18046 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18048 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18049 UART_RX_SB_LUT4_I1_I0[3]
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 18054 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 18055 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 18056 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 18057 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 18058 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18059 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[3]
.sym 18060 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18066 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 18067 soc.cpu.pcpi_rs2[18]
.sym 18068 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 18069 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18070 soc.cpu.cpu_state[3]
.sym 18073 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18076 soc.cpu.alu_out_q[31]
.sym 18077 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 18078 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18079 soc.cpu.pcpi_rs2[21]
.sym 18080 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18081 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 18082 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18083 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18084 soc.cpu.cpu_state[3]
.sym 18085 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 18086 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 18087 soc.cpu.mem_do_rinst
.sym 18094 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18096 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18097 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18098 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18099 UART_RX_SB_LUT4_I1_I0[3]
.sym 18100 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18101 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 18102 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18103 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18104 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18106 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18108 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 18109 soc.cpu.cpu_state[5]
.sym 18110 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 18111 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 18112 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18113 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 18114 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 18115 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18116 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 18117 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 18119 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18120 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18121 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 18122 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18123 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18125 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18127 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18128 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 18129 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18130 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18133 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 18134 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18135 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18136 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18139 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18140 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18141 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 18145 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18146 soc.cpu.cpu_state[5]
.sym 18147 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 18148 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18151 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18152 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18157 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18158 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 18159 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18160 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18163 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18164 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 18165 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 18166 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 18169 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 18170 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18171 UART_RX_SB_LUT4_I1_I0[3]
.sym 18172 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 18173 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18176 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 18177 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18178 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18179 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18180 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18181 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 18182 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 18183 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 18188 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 18189 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 18190 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18192 soc.cpu.mem_do_rinst
.sym 18194 soc.cpu.pcpi_rs2[30]
.sym 18195 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18198 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 18199 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 18200 soc.cpu.cpu_state[1]
.sym 18201 soc.cpu.instr_sb
.sym 18203 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 18204 soc.cpu.is_slli_srli_srai
.sym 18205 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 18206 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18207 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 18208 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18209 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 18210 soc.cpu.cpu_state[3]
.sym 18211 soc.cpu.cpuregs_rs1[30]
.sym 18218 UART_RX_SB_LUT4_I1_I0[3]
.sym 18220 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 18222 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18223 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 18224 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18226 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18227 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 18228 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 18229 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18230 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 18231 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18232 soc.cpu.cpu_state[5]
.sym 18233 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18234 soc.cpu.cpu_state[3]
.sym 18236 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 18237 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18238 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 18240 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18241 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 18242 soc.cpu.cpu_state[3]
.sym 18243 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18244 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18246 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 18247 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18248 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 18250 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18251 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 18252 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 18253 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18256 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 18257 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 18258 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18259 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18262 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 18263 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18264 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18265 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18268 UART_RX_SB_LUT4_I1_I0[3]
.sym 18269 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18270 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18271 soc.cpu.cpu_state[3]
.sym 18274 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18275 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 18276 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18277 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 18280 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18281 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 18282 UART_RX_SB_LUT4_I1_I0[3]
.sym 18283 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18286 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18287 soc.cpu.cpu_state[3]
.sym 18288 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 18289 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18292 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 18293 soc.cpu.cpu_state[5]
.sym 18294 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 18295 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18299 soc.cpu.is_slli_srli_srai
.sym 18300 soc.cpu.is_sll_srl_sra
.sym 18301 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18302 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 18303 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 18304 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 18305 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18306 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 18312 soc.cpu.alu_out_q[28]
.sym 18315 soc.cpu.instr_waitirq
.sym 18316 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18317 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18318 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 18319 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18321 soc.cpu.cpu_state[1]
.sym 18322 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18323 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 18325 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18326 soc.cpu.instr_lw
.sym 18327 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18328 soc.cpu.cpu_state[1]
.sym 18330 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 18331 soc.cpu.instr_timer
.sym 18332 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18333 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18334 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18340 soc.cpu.instr_sh_SB_LUT4_I0_O[0]
.sym 18341 soc.cpu.instr_and
.sym 18342 soc.cpu.instr_lw
.sym 18343 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18344 soc.cpu.instr_jalr
.sym 18345 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18346 UART_RX_SB_LUT4_I1_I0[3]
.sym 18347 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18349 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 18350 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 18351 soc.cpu.instr_waitirq
.sym 18352 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 18353 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18354 soc.cpu.instr_blt
.sym 18356 soc.cpu.is_slli_srli_srai
.sym 18357 soc.cpu.is_sll_srl_sra
.sym 18358 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 18359 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18360 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18361 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18362 soc.cpu.instr_sw
.sym 18364 soc.cpu.instr_bgeu
.sym 18365 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18366 soc.cpu.instr_bltu
.sym 18368 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18369 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18373 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18374 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18375 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18376 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18379 soc.cpu.is_sll_srl_sra
.sym 18380 soc.cpu.is_slli_srli_srai
.sym 18381 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18382 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18385 soc.cpu.instr_lw
.sym 18386 soc.cpu.instr_bltu
.sym 18387 soc.cpu.instr_sw
.sym 18388 soc.cpu.instr_blt
.sym 18391 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18394 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18397 soc.cpu.instr_jalr
.sym 18398 soc.cpu.instr_and
.sym 18399 soc.cpu.instr_waitirq
.sym 18400 soc.cpu.instr_bgeu
.sym 18403 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 18404 soc.cpu.instr_sh_SB_LUT4_I0_O[0]
.sym 18405 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 18406 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 18410 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18411 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 18412 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18416 UART_RX_SB_LUT4_I1_I0[3]
.sym 18417 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18422 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 18423 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 18424 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18425 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 18426 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 18427 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 18428 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 18429 soc.cpu.instr_sw_SB_LUT4_I3_O[2]
.sym 18430 soc.cpu.alu_out_q[28]
.sym 18435 soc.cpu.cpuregs_wrdata[27]
.sym 18437 soc.cpu.instr_waitirq
.sym 18439 soc.cpu.cpu_state[5]
.sym 18442 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18443 soc.cpu.is_sll_srl_sra
.sym 18444 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18445 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18446 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18447 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18449 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18454 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18455 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18456 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18457 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18463 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18465 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18466 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18467 soc.cpu.instr_or_SB_LUT4_I0_O[0]
.sym 18469 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 18471 soc.cpu.instr_or_SB_LUT4_I0_O[1]
.sym 18474 soc.cpu.instr_add
.sym 18475 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18476 soc.cpu.instr_sub
.sym 18478 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18480 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18482 soc.cpu.instr_sll
.sym 18483 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18484 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 18485 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18489 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18490 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18493 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18494 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18496 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18497 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18498 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18499 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18502 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18503 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18504 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18505 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18509 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18510 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18511 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18515 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18516 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18517 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18520 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 18521 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 18522 soc.cpu.instr_or_SB_LUT4_I0_O[0]
.sym 18523 soc.cpu.instr_or_SB_LUT4_I0_O[1]
.sym 18526 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18527 soc.cpu.instr_sub
.sym 18528 soc.cpu.instr_sll
.sym 18529 soc.cpu.instr_add
.sym 18532 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18533 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18538 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18541 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18542 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18545 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 18546 soc.cpu.instr_lw
.sym 18547 soc.cpu.instr_lbu
.sym 18548 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 18549 soc.cpu.instr_lhu_SB_LUT4_I1_O[2]
.sym 18550 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 18551 soc.cpu.instr_sw
.sym 18552 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 18553 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18557 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18558 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18566 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 18567 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 18586 soc.cpu.instr_xori
.sym 18588 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18589 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18590 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18591 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18592 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 18593 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18594 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18596 soc.cpu.instr_lhu
.sym 18597 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18598 soc.cpu.instr_addi
.sym 18599 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18600 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18601 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18604 soc.cpu.instr_lbu
.sym 18607 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18609 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 18613 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18614 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18616 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18617 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18619 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18620 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18621 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18622 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18625 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18626 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18627 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18628 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18631 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 18632 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18633 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18634 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 18637 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18640 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18644 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18645 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18649 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18650 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18651 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18652 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18656 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18657 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18661 soc.cpu.instr_lhu
.sym 18662 soc.cpu.instr_xori
.sym 18663 soc.cpu.instr_addi
.sym 18664 soc.cpu.instr_lbu
.sym 18665 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18667 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18669 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18670 soc.cpu.latched_is_lh
.sym 18673 soc.cpu.latched_is_lb
.sym 18676 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18677 $PACKER_VCC_NET
.sym 18680 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18681 soc.cpu.instr_sw
.sym 18686 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18691 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18700 soc.cpu.instr_sb
.sym 18710 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18712 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18714 UART_RX_SB_LUT4_I1_I0[3]
.sym 18717 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18718 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18720 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18725 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18727 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18730 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18731 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18732 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18734 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18739 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18742 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18743 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18755 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18757 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18760 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18762 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18766 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18767 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18768 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18772 UART_RX_SB_LUT4_I1_I0[3]
.sym 18775 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18780 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18781 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18784 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18786 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18787 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18788 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18789 clk$SB_IO_IN_$glb_clk
.sym 18800 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18802 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18804 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18805 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18810 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18813 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18818 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18901 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18907 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 18910 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 18913 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 18915 soc.cpu.timer[22]
.sym 18925 soc.memory.rdata_1[21]
.sym 19024 soc.cpu.count_cycle[0]
.sym 19030 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19032 soc.memory.rdata_0[21]
.sym 19036 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 19037 flash_clk_SB_LUT4_I1_I2[3]
.sym 19038 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 19059 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19074 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19076 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19081 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19082 soc.cpu.is_lui_auipc_jal
.sym 19085 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19086 SEG[3]$SB_IO_OUT
.sym 19099 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19102 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 19105 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19107 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19110 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 19112 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19114 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19119 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19129 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19130 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19132 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19147 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19148 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19159 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 19161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19166 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19167 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 19168 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19171 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19173 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 19179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 19182 iomem_wdata[18]
.sym 19183 iomem_wdata[16]
.sym 19188 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 19190 iomem_wdata[30]
.sym 19193 iomem_wdata[31]
.sym 19194 soc.memory.rdata_0[25]
.sym 19203 iomem_wdata[18]
.sym 19205 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 19208 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19210 soc.cpu.cpuregs_rs1[2]
.sym 19219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[2]
.sym 19221 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19224 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 19226 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19227 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 19228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[1]
.sym 19229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19230 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 19235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 19238 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19242 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 19246 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19247 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 19249 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19250 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 19252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 19255 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19258 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 19260 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19264 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19265 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19266 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 19267 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 19272 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19276 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 19277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19279 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19282 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[2]
.sym 19284 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[1]
.sym 19288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 19289 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 19294 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 19296 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19298 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 19304 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 19305 soc.cpu.irq_mask[0]
.sym 19306 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 19311 soc.cpu.irq_mask[2]
.sym 19314 iomem_wdata[19]
.sym 19315 soc.memory.wen[3]
.sym 19318 iomem_wdata[21]
.sym 19319 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 19324 iomem_wdata[22]
.sym 19325 iomem_addr[10]
.sym 19326 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19328 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19330 soc.cpu.count_cycle[0]
.sym 19331 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19333 soc.cpu.pcpi_rs2[18]
.sym 19334 soc.cpu.pcpi_rs2[16]
.sym 19336 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19342 soc.cpu.decoded_imm[0]
.sym 19344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 19346 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 19348 soc.cpu.instr_maskirq
.sym 19349 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 19350 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19352 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 19353 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 19355 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19356 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19358 soc.cpu.cpuregs_rs1[0]
.sym 19359 soc.cpu.is_lui_auipc_jal
.sym 19360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 19361 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19363 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 19365 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19368 soc.cpu.timer[0]
.sym 19369 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 19370 soc.cpu.irq_mask[0]
.sym 19371 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 19373 soc.cpu.instr_timer
.sym 19377 soc.cpu.decoded_imm[0]
.sym 19378 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19381 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19382 soc.cpu.cpuregs_rs1[0]
.sym 19383 soc.cpu.is_lui_auipc_jal
.sym 19384 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 19387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 19389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19393 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19394 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19395 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 19396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 19399 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 19401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 19402 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19405 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 19406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19407 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 19411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19412 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 19414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 19417 soc.cpu.timer[0]
.sym 19418 soc.cpu.instr_timer
.sym 19419 soc.cpu.irq_mask[0]
.sym 19420 soc.cpu.instr_maskirq
.sym 19421 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19425 soc.cpu.count_cycle[1]
.sym 19426 soc.cpu.count_cycle[2]
.sym 19427 soc.cpu.count_cycle[3]
.sym 19428 soc.cpu.count_cycle[4]
.sym 19429 soc.cpu.count_cycle[5]
.sym 19430 soc.cpu.count_cycle[6]
.sym 19431 soc.cpu.count_cycle[7]
.sym 19434 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 19436 soc.cpu.decoded_imm[0]
.sym 19439 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19440 iomem_wdata[26]
.sym 19441 iomem_addr[15]
.sym 19442 soc.cpu.timer[3]
.sym 19443 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 19444 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19446 iomem_wdata[20]
.sym 19448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19449 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19450 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19451 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 19454 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 19455 soc.cpu.irq_mask[2]
.sym 19456 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 19458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 19459 soc.cpu.instr_timer
.sym 19465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 19467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 19469 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19471 soc.cpu.cpu_state[3]
.sym 19472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 19473 soc.cpu.decoded_imm[0]
.sym 19474 soc.cpu.irq_pending[0]
.sym 19475 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 19476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 19477 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 19480 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19481 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 19482 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 19483 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 19485 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 19486 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19488 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 19489 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19492 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 19495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19498 soc.cpu.irq_pending[0]
.sym 19499 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 19500 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 19501 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 19504 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 19507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 19510 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 19511 soc.cpu.decoded_imm[0]
.sym 19516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 19517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 19519 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19523 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19524 soc.cpu.cpu_state[3]
.sym 19525 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19529 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 19531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19534 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19535 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19536 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 19537 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 19540 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 19542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 19543 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19544 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19547 soc.cpu.count_cycle[8]
.sym 19548 soc.cpu.count_cycle[9]
.sym 19549 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 19550 soc.cpu.count_cycle[11]
.sym 19551 soc.cpu.count_cycle[12]
.sym 19552 soc.cpu.count_cycle[13]
.sym 19553 soc.cpu.count_cycle[14]
.sym 19554 soc.cpu.count_cycle[15]
.sym 19556 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19557 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19558 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 19559 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 19561 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19562 soc.cpu.count_cycle[3]
.sym 19563 soc.cpu.alu_out_q[6]
.sym 19564 soc.cpu.count_cycle[7]
.sym 19565 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19566 iomem_wdata[23]
.sym 19571 soc.cpu.irq_mask[4]
.sym 19572 soc.cpu.cpuregs_rs1[7]
.sym 19573 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19574 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19575 soc.cpu.is_lui_auipc_jal
.sym 19576 soc.cpu.timer[6]
.sym 19577 iomem_addr[4]
.sym 19579 soc.cpu.irq_mask[1]
.sym 19581 soc.cpu.mem_la_wdata[3]
.sym 19582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19588 soc.cpu.irq_mask[1]
.sym 19590 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19591 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19593 soc.cpu.is_lui_auipc_jal
.sym 19595 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19597 soc.cpu.count_cycle[1]
.sym 19598 soc.cpu.count_cycle[2]
.sym 19599 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19600 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 19601 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19603 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19606 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19608 soc.cpu.cpuregs_rs1[4]
.sym 19609 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19611 soc.cpu.reg_pc[1]
.sym 19613 soc.cpu.cpuregs_rs1[1]
.sym 19615 soc.cpu.cpuregs_rs1[2]
.sym 19617 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19618 soc.cpu.instr_maskirq
.sym 19623 soc.cpu.cpuregs_rs1[1]
.sym 19630 soc.cpu.cpuregs_rs1[2]
.sym 19633 soc.cpu.cpuregs_rs1[1]
.sym 19634 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 19635 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19636 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19639 soc.cpu.reg_pc[1]
.sym 19640 soc.cpu.cpuregs_rs1[1]
.sym 19641 soc.cpu.is_lui_auipc_jal
.sym 19642 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19647 soc.cpu.cpuregs_rs1[4]
.sym 19651 soc.cpu.instr_maskirq
.sym 19652 soc.cpu.irq_mask[1]
.sym 19657 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19658 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19659 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19660 soc.cpu.count_cycle[2]
.sym 19663 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19664 soc.cpu.count_cycle[1]
.sym 19665 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19666 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19667 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19670 soc.cpu.count_cycle[16]
.sym 19671 soc.cpu.count_cycle[17]
.sym 19672 soc.cpu.count_cycle[18]
.sym 19673 soc.cpu.count_cycle[19]
.sym 19674 soc.cpu.count_cycle[20]
.sym 19675 soc.cpu.count_cycle[21]
.sym 19676 soc.cpu.count_cycle[22]
.sym 19677 soc.cpu.count_cycle[23]
.sym 19679 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19680 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19681 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 19682 soc.cpu.decoded_imm[0]
.sym 19683 soc.cpu.count_cycle[14]
.sym 19687 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19689 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19691 soc.cpu.count_cycle[9]
.sym 19693 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19695 iomem_addr[9]
.sym 19697 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 19698 $PACKER_VCC_NET
.sym 19699 soc.cpu.irq_mask[4]
.sym 19700 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19701 soc.cpu.cpuregs_rs1[2]
.sym 19702 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 19703 soc.cpu.instr_timer
.sym 19704 soc.cpu.cpuregs_rs1[2]
.sym 19705 $PACKER_VCC_NET
.sym 19712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 19713 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19714 soc.cpu.instr_timer
.sym 19715 soc.cpu.cpuregs_rs1[6]
.sym 19716 soc.cpu.cpuregs_rs1[5]
.sym 19717 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 19718 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19720 soc.cpu.irq_mask[2]
.sym 19722 soc.cpu.instr_maskirq
.sym 19723 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19724 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19725 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19726 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19727 soc.cpu.cpuregs_rs1[4]
.sym 19729 soc.cpu.instr_timer
.sym 19730 soc.cpu.cpuregs_rs1[2]
.sym 19731 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 19732 soc.cpu.cpuregs_rs1[7]
.sym 19734 soc.cpu.timer[2]
.sym 19736 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 19737 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 19741 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 19745 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 19746 soc.cpu.cpuregs_rs1[6]
.sym 19747 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19750 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19751 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19752 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19753 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19756 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 19757 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 19758 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19759 soc.cpu.cpuregs_rs1[5]
.sym 19762 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19763 soc.cpu.instr_timer
.sym 19764 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 19765 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19768 soc.cpu.irq_mask[2]
.sym 19769 soc.cpu.instr_timer
.sym 19770 soc.cpu.instr_maskirq
.sym 19771 soc.cpu.timer[2]
.sym 19774 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 19775 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 19776 soc.cpu.cpuregs_rs1[2]
.sym 19777 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 19780 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 19781 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 19782 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19783 soc.cpu.cpuregs_rs1[7]
.sym 19786 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 19787 soc.cpu.cpuregs_rs1[4]
.sym 19788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19789 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19792 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19793 soc.cpu.count_cycle[24]
.sym 19794 soc.cpu.count_cycle[25]
.sym 19795 soc.cpu.count_cycle[26]
.sym 19796 soc.cpu.count_cycle[27]
.sym 19797 soc.cpu.count_cycle[28]
.sym 19798 soc.cpu.count_cycle[29]
.sym 19799 soc.cpu.count_cycle[30]
.sym 19800 soc.cpu.count_cycle[31]
.sym 19803 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 19804 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 19806 soc.cpu.count_cycle[22]
.sym 19807 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 19809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 19810 iomem_wdata[17]
.sym 19812 soc.cpu.count_cycle[16]
.sym 19815 soc.cpu.pcpi_rs2[25]
.sym 19816 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 19817 soc.cpu.count_cycle[38]
.sym 19818 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 19821 iomem_addr[10]
.sym 19822 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19823 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 19824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 19825 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19827 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19828 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19834 soc.cpu.timer[6]
.sym 19836 soc.cpu.timer[5]
.sym 19841 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19847 soc.cpu.timer[3]
.sym 19848 soc.cpu.timer[7]
.sym 19849 soc.cpu.timer[2]
.sym 19857 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19858 $PACKER_VCC_NET
.sym 19861 soc.cpu.timer[0]
.sym 19865 $PACKER_VCC_NET
.sym 19866 $nextpnr_ICESTORM_LC_43$O
.sym 19869 soc.cpu.timer[0]
.sym 19872 soc.cpu.timer_SB_CARRY_CI_CO[2]
.sym 19874 $PACKER_VCC_NET
.sym 19875 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19878 soc.cpu.timer_SB_CARRY_CI_CO[3]
.sym 19880 $PACKER_VCC_NET
.sym 19881 soc.cpu.timer[2]
.sym 19882 soc.cpu.timer_SB_CARRY_CI_CO[2]
.sym 19884 soc.cpu.timer_SB_CARRY_CI_CO[4]
.sym 19886 soc.cpu.timer[3]
.sym 19887 $PACKER_VCC_NET
.sym 19888 soc.cpu.timer_SB_CARRY_CI_CO[3]
.sym 19890 soc.cpu.timer_SB_CARRY_CI_CO[5]
.sym 19892 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19893 $PACKER_VCC_NET
.sym 19894 soc.cpu.timer_SB_CARRY_CI_CO[4]
.sym 19896 soc.cpu.timer_SB_CARRY_CI_CO[6]
.sym 19898 soc.cpu.timer[5]
.sym 19899 $PACKER_VCC_NET
.sym 19900 soc.cpu.timer_SB_CARRY_CI_CO[5]
.sym 19902 soc.cpu.timer_SB_CARRY_CI_CO[7]
.sym 19904 $PACKER_VCC_NET
.sym 19905 soc.cpu.timer[6]
.sym 19906 soc.cpu.timer_SB_CARRY_CI_CO[6]
.sym 19908 soc.cpu.timer_SB_CARRY_CI_CO[8]
.sym 19910 $PACKER_VCC_NET
.sym 19911 soc.cpu.timer[7]
.sym 19912 soc.cpu.timer_SB_CARRY_CI_CO[7]
.sym 19916 soc.cpu.count_cycle[32]
.sym 19917 soc.cpu.count_cycle[33]
.sym 19918 soc.cpu.count_cycle[34]
.sym 19919 soc.cpu.count_cycle[35]
.sym 19920 soc.cpu.count_cycle[36]
.sym 19921 soc.cpu.count_cycle[37]
.sym 19922 soc.cpu.count_cycle[38]
.sym 19923 soc.cpu.count_cycle[39]
.sym 19927 soc.cpu.timer[16]
.sym 19928 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 19930 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19931 soc.cpu.count_cycle[27]
.sym 19932 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 19933 soc.cpu.irq_mask[10]
.sym 19935 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19937 flash_clk_SB_LUT4_I1_I2[3]
.sym 19938 soc.cpu.cpuregs_rs1[1]
.sym 19939 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19941 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19943 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 19945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 19946 soc.cpu.mem_la_wdata[3]
.sym 19947 soc.cpu.timer[21]
.sym 19948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 19950 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 19951 soc.cpu.timer[30]
.sym 19952 soc.cpu.timer_SB_CARRY_CI_CO[8]
.sym 19958 soc.cpu.timer[8]
.sym 19965 soc.cpu.timer[15]
.sym 19968 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 19969 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 19972 soc.cpu.timer[13]
.sym 19974 $PACKER_VCC_NET
.sym 19975 soc.cpu.timer[10]
.sym 19977 soc.cpu.timer[14]
.sym 19979 $PACKER_VCC_NET
.sym 19982 $PACKER_VCC_NET
.sym 19983 soc.cpu.timer[9]
.sym 19987 $PACKER_VCC_NET
.sym 19989 soc.cpu.timer_SB_CARRY_CI_CO[9]
.sym 19991 soc.cpu.timer[8]
.sym 19992 $PACKER_VCC_NET
.sym 19993 soc.cpu.timer_SB_CARRY_CI_CO[8]
.sym 19995 soc.cpu.timer_SB_CARRY_CI_CO[10]
.sym 19997 $PACKER_VCC_NET
.sym 19998 soc.cpu.timer[9]
.sym 19999 soc.cpu.timer_SB_CARRY_CI_CO[9]
.sym 20001 soc.cpu.timer_SB_CARRY_CI_CO[11]
.sym 20003 $PACKER_VCC_NET
.sym 20004 soc.cpu.timer[10]
.sym 20005 soc.cpu.timer_SB_CARRY_CI_CO[10]
.sym 20007 soc.cpu.timer_SB_CARRY_CI_CO[12]
.sym 20009 $PACKER_VCC_NET
.sym 20010 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20011 soc.cpu.timer_SB_CARRY_CI_CO[11]
.sym 20013 soc.cpu.timer_SB_CARRY_CI_CO[13]
.sym 20015 $PACKER_VCC_NET
.sym 20016 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20017 soc.cpu.timer_SB_CARRY_CI_CO[12]
.sym 20019 soc.cpu.timer_SB_CARRY_CI_CO[14]
.sym 20021 soc.cpu.timer[13]
.sym 20022 $PACKER_VCC_NET
.sym 20023 soc.cpu.timer_SB_CARRY_CI_CO[13]
.sym 20025 soc.cpu.timer_SB_CARRY_CI_CO[15]
.sym 20027 $PACKER_VCC_NET
.sym 20028 soc.cpu.timer[14]
.sym 20029 soc.cpu.timer_SB_CARRY_CI_CO[14]
.sym 20031 soc.cpu.timer_SB_CARRY_CI_CO[16]
.sym 20033 $PACKER_VCC_NET
.sym 20034 soc.cpu.timer[15]
.sym 20035 soc.cpu.timer_SB_CARRY_CI_CO[15]
.sym 20039 soc.cpu.count_cycle[40]
.sym 20040 soc.cpu.count_cycle[41]
.sym 20041 soc.cpu.count_cycle[42]
.sym 20042 soc.cpu.count_cycle[43]
.sym 20043 soc.cpu.count_cycle[44]
.sym 20044 soc.cpu.count_cycle[45]
.sym 20045 soc.cpu.count_cycle[46]
.sym 20046 soc.cpu.count_cycle[47]
.sym 20047 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20048 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 20049 soc.cpu.timer[19]
.sym 20050 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20054 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 20055 soc.cpu.irq_pending[0]
.sym 20058 soc.cpu.count_cycle[32]
.sym 20059 soc.cpu.instr_timer
.sym 20060 soc.cpu.count_cycle[33]
.sym 20062 soc.cpu.reg_pc[1]
.sym 20063 soc.cpu.timer[22]
.sym 20064 soc.cpu.cpuregs_rs1[7]
.sym 20065 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20066 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20067 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20069 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20071 soc.cpu.irq_mask[1]
.sym 20072 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20073 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20074 soc.cpu.timer[17]
.sym 20075 soc.cpu.timer_SB_CARRY_CI_CO[16]
.sym 20081 soc.cpu.timer[17]
.sym 20083 $PACKER_VCC_NET
.sym 20084 $PACKER_VCC_NET
.sym 20090 soc.cpu.timer[23]
.sym 20092 soc.cpu.timer[18]
.sym 20100 soc.cpu.timer[22]
.sym 20102 soc.cpu.timer[19]
.sym 20105 soc.cpu.timer[20]
.sym 20107 soc.cpu.timer[21]
.sym 20108 soc.cpu.timer[16]
.sym 20112 soc.cpu.timer_SB_CARRY_CI_CO[17]
.sym 20114 soc.cpu.timer[16]
.sym 20115 $PACKER_VCC_NET
.sym 20116 soc.cpu.timer_SB_CARRY_CI_CO[16]
.sym 20118 soc.cpu.timer_SB_CARRY_CI_CO[18]
.sym 20120 $PACKER_VCC_NET
.sym 20121 soc.cpu.timer[17]
.sym 20122 soc.cpu.timer_SB_CARRY_CI_CO[17]
.sym 20124 soc.cpu.timer_SB_CARRY_CI_CO[19]
.sym 20126 soc.cpu.timer[18]
.sym 20127 $PACKER_VCC_NET
.sym 20128 soc.cpu.timer_SB_CARRY_CI_CO[18]
.sym 20130 soc.cpu.timer_SB_CARRY_CI_CO[20]
.sym 20132 soc.cpu.timer[19]
.sym 20133 $PACKER_VCC_NET
.sym 20134 soc.cpu.timer_SB_CARRY_CI_CO[19]
.sym 20136 soc.cpu.timer_SB_CARRY_CI_CO[21]
.sym 20138 $PACKER_VCC_NET
.sym 20139 soc.cpu.timer[20]
.sym 20140 soc.cpu.timer_SB_CARRY_CI_CO[20]
.sym 20142 soc.cpu.timer_SB_CARRY_CI_CO[22]
.sym 20144 soc.cpu.timer[21]
.sym 20145 $PACKER_VCC_NET
.sym 20146 soc.cpu.timer_SB_CARRY_CI_CO[21]
.sym 20148 soc.cpu.timer_SB_CARRY_CI_CO[23]
.sym 20150 $PACKER_VCC_NET
.sym 20151 soc.cpu.timer[22]
.sym 20152 soc.cpu.timer_SB_CARRY_CI_CO[22]
.sym 20154 soc.cpu.timer_SB_CARRY_CI_CO[24]
.sym 20156 $PACKER_VCC_NET
.sym 20157 soc.cpu.timer[23]
.sym 20158 soc.cpu.timer_SB_CARRY_CI_CO[23]
.sym 20162 soc.cpu.count_cycle[48]
.sym 20163 soc.cpu.count_cycle[49]
.sym 20164 soc.cpu.count_cycle[50]
.sym 20165 soc.cpu.count_cycle[51]
.sym 20166 soc.cpu.count_cycle[52]
.sym 20167 soc.cpu.count_cycle[53]
.sym 20168 soc.cpu.count_cycle[54]
.sym 20169 soc.cpu.count_cycle[55]
.sym 20171 soc.cpu.count_cycle[45]
.sym 20172 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 20173 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20174 soc.cpu.cpu_state[3]
.sym 20175 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 20176 soc.cpu.timer[23]
.sym 20177 $PACKER_VCC_NET
.sym 20179 soc.cpu.count_cycle[47]
.sym 20180 $PACKER_VCC_NET
.sym 20181 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20182 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 20183 soc.cpu.irq_pending[1]
.sym 20185 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20187 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20188 soc.cpu.cpuregs_rs1[2]
.sym 20189 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 20190 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20192 $PACKER_VCC_NET
.sym 20193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 20194 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20195 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20196 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20197 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 20198 soc.cpu.timer_SB_CARRY_CI_CO[24]
.sym 20206 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20210 $PACKER_VCC_NET
.sym 20218 $PACKER_VCC_NET
.sym 20219 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20221 soc.cpu.timer[30]
.sym 20224 soc.cpu.timer[24]
.sym 20225 soc.cpu.timer[31]
.sym 20226 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20230 soc.cpu.timer[27]
.sym 20233 soc.cpu.timer[25]
.sym 20235 soc.cpu.timer_SB_CARRY_CI_CO[25]
.sym 20237 soc.cpu.timer[24]
.sym 20238 $PACKER_VCC_NET
.sym 20239 soc.cpu.timer_SB_CARRY_CI_CO[24]
.sym 20241 soc.cpu.timer_SB_CARRY_CI_CO[26]
.sym 20243 $PACKER_VCC_NET
.sym 20244 soc.cpu.timer[25]
.sym 20245 soc.cpu.timer_SB_CARRY_CI_CO[25]
.sym 20247 soc.cpu.timer_SB_CARRY_CI_CO[27]
.sym 20249 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20250 $PACKER_VCC_NET
.sym 20251 soc.cpu.timer_SB_CARRY_CI_CO[26]
.sym 20253 soc.cpu.timer_SB_CARRY_CI_CO[28]
.sym 20255 soc.cpu.timer[27]
.sym 20256 $PACKER_VCC_NET
.sym 20257 soc.cpu.timer_SB_CARRY_CI_CO[27]
.sym 20259 soc.cpu.timer_SB_CARRY_CI_CO[29]
.sym 20261 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20262 $PACKER_VCC_NET
.sym 20263 soc.cpu.timer_SB_CARRY_CI_CO[28]
.sym 20265 soc.cpu.timer_SB_CARRY_CI_CO[30]
.sym 20267 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20268 $PACKER_VCC_NET
.sym 20269 soc.cpu.timer_SB_CARRY_CI_CO[29]
.sym 20271 soc.cpu.timer_SB_CARRY_CI_CO[31]
.sym 20273 $PACKER_VCC_NET
.sym 20274 soc.cpu.timer[30]
.sym 20275 soc.cpu.timer_SB_CARRY_CI_CO[30]
.sym 20279 soc.cpu.timer[31]
.sym 20280 $PACKER_VCC_NET
.sym 20281 soc.cpu.timer_SB_CARRY_CI_CO[31]
.sym 20285 soc.cpu.count_cycle[56]
.sym 20286 soc.cpu.count_cycle[57]
.sym 20287 soc.cpu.count_cycle[58]
.sym 20288 soc.cpu.count_cycle[59]
.sym 20289 soc.cpu.count_cycle[60]
.sym 20290 soc.cpu.count_cycle[61]
.sym 20291 soc.cpu.count_cycle[62]
.sym 20292 soc.cpu.count_cycle[63]
.sym 20295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20298 soc.cpu.count_cycle[54]
.sym 20301 soc.cpu.cpuregs_rs1[0]
.sym 20302 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 20303 soc.cpu.cpuregs_rs1[12]
.sym 20309 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20310 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 20311 soc.cpu.count_cycle[51]
.sym 20312 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 20313 soc.cpu.is_lui_auipc_jal
.sym 20314 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20315 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20316 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 20318 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20319 soc.cpu.timer[25]
.sym 20320 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 20326 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 20327 soc.cpu.cpuregs_rs1[21]
.sym 20329 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 20330 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20333 soc.cpu.cpuregs_rs1[18]
.sym 20334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20338 soc.cpu.cpuregs_rs1[22]
.sym 20339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20340 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 20341 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20343 soc.cpu.irq_mask[1]
.sym 20344 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 20345 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20348 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20350 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20351 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20355 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20356 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20357 soc.cpu.irq_pending[1]
.sym 20359 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20360 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20361 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20362 soc.cpu.cpuregs_rs1[22]
.sym 20365 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20366 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20367 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20368 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20371 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20372 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20373 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20377 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 20378 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 20379 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 20380 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 20383 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20385 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20386 soc.cpu.cpuregs_rs1[18]
.sym 20389 soc.cpu.cpuregs_rs1[21]
.sym 20390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20391 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20395 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20396 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20397 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20403 soc.cpu.irq_mask[1]
.sym 20404 soc.cpu.irq_pending[1]
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20407 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20408 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20409 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20410 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 20412 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20413 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20414 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 20415 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 20421 soc.cpu.cpuregs_rs1[21]
.sym 20423 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 20427 soc.cpu.count_cycle[56]
.sym 20430 soc.cpu.alu_out_q[4]
.sym 20431 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20432 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 20434 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20435 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 20437 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20438 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 20439 soc.cpu.timer[21]
.sym 20440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 20441 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20442 soc.cpu.mem_la_wdata[3]
.sym 20443 soc.cpu.decoded_imm[4]
.sym 20450 soc.cpu.decoded_imm[4]
.sym 20451 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20453 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20454 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20455 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 20456 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 20461 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20464 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 20466 soc.cpu.reg_pc[10]
.sym 20467 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 20469 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20472 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 20473 soc.cpu.is_lui_auipc_jal
.sym 20475 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20476 UART_RX_SB_LUT4_I1_I0[3]
.sym 20480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20483 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20489 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 20500 soc.cpu.reg_pc[10]
.sym 20501 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 20502 soc.cpu.is_lui_auipc_jal
.sym 20503 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20506 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 20508 UART_RX_SB_LUT4_I1_I0[3]
.sym 20512 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20514 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 20518 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20519 soc.cpu.decoded_imm[4]
.sym 20521 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 20524 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20528 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 20532 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 20533 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 20534 soc.cpu.mem_la_wdata[3]
.sym 20535 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 20536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 20537 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 20542 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20543 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 20544 soc.cpu.cpuregs_rs1[22]
.sym 20546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20547 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20549 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 20550 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20551 soc.cpu.count_instr[31]
.sym 20552 soc.cpu.mem_la_wdata[5]
.sym 20553 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20554 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20555 soc.cpu.timer[22]
.sym 20556 soc.cpu.cpuregs_rs1[7]
.sym 20557 soc.cpu.decoded_imm[3]
.sym 20558 soc.cpu.cpuregs_rs1[24]
.sym 20559 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20560 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20561 soc.cpu.timer[17]
.sym 20562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 20563 soc.cpu.cpuregs_rs1[13]
.sym 20564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 20565 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20574 soc.cpu.cpuregs_rs1[24]
.sym 20575 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 20576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20577 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 20580 soc.cpu.reg_pc[13]
.sym 20581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 20583 soc.cpu.cpuregs_rs1[23]
.sym 20584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20585 soc.cpu.is_lui_auipc_jal
.sym 20586 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20588 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20589 soc.cpu.cpuregs_rs1[13]
.sym 20590 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 20591 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 20592 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20593 soc.cpu.cpuregs_rs1[11]
.sym 20594 soc.cpu.reg_pc[11]
.sym 20595 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 20597 soc.cpu.cpuregs_rs1[19]
.sym 20598 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20599 soc.cpu.mem_la_wdata[3]
.sym 20602 soc.cpu.is_lui_auipc_jal
.sym 20603 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20605 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 20607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 20608 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20611 soc.cpu.reg_pc[13]
.sym 20612 soc.cpu.is_lui_auipc_jal
.sym 20613 soc.cpu.cpuregs_rs1[13]
.sym 20614 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 20618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20619 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20620 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20623 soc.cpu.cpuregs_rs1[11]
.sym 20624 soc.cpu.reg_pc[11]
.sym 20625 soc.cpu.is_lui_auipc_jal
.sym 20626 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20630 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20631 soc.cpu.cpuregs_rs1[24]
.sym 20632 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 20635 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20638 soc.cpu.cpuregs_rs1[23]
.sym 20641 soc.cpu.mem_la_wdata[3]
.sym 20642 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20643 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 20647 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20648 soc.cpu.cpuregs_rs1[19]
.sym 20649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 20650 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 20656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 20657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 20658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 20659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 20660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 20661 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 20663 soc.cpu.reg_out[12]
.sym 20666 soc.cpu.reg_pc[13]
.sym 20667 soc.cpu.mem_la_wdata[7]
.sym 20668 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 20669 soc.cpu.mem_la_wdata[3]
.sym 20670 soc.cpu.cpu_state[3]
.sym 20671 soc.cpu.cpuregs_rs1[23]
.sym 20672 soc.cpu.irq_pending[1]
.sym 20673 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 20675 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 20676 soc.cpu.timer[24]
.sym 20677 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20678 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20679 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20680 soc.cpu.reg_pc[11]
.sym 20681 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 20684 soc.cpu.cpuregs_rs1[2]
.sym 20685 soc.cpu.timer[23]
.sym 20686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20687 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20688 soc.cpu.decoded_imm[6]
.sym 20689 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 20696 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 20698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20699 soc.cpu.timer[24]
.sym 20700 soc.cpu.timer[18]
.sym 20701 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 20702 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 20703 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20705 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 20707 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20708 soc.cpu.timer[23]
.sym 20709 soc.cpu.timer[21]
.sym 20710 soc.cpu.timer[19]
.sym 20711 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20712 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20713 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 20714 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20715 soc.cpu.timer[22]
.sym 20716 soc.cpu.timer[31]
.sym 20717 soc.cpu.timer[25]
.sym 20718 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20719 soc.cpu.timer[27]
.sym 20720 soc.cpu.timer[16]
.sym 20721 soc.cpu.timer[17]
.sym 20722 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20724 soc.cpu.timer[30]
.sym 20725 soc.cpu.timer[20]
.sym 20728 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 20729 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20734 soc.cpu.timer[27]
.sym 20735 soc.cpu.timer[24]
.sym 20736 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20737 soc.cpu.timer[25]
.sym 20740 soc.cpu.timer[19]
.sym 20741 soc.cpu.timer[17]
.sym 20742 soc.cpu.timer[16]
.sym 20743 soc.cpu.timer[18]
.sym 20746 soc.cpu.timer[21]
.sym 20747 soc.cpu.timer[22]
.sym 20748 soc.cpu.timer[20]
.sym 20749 soc.cpu.timer[23]
.sym 20752 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20753 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20754 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20755 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 20758 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20759 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 20760 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20761 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 20765 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 20770 soc.cpu.timer[31]
.sym 20771 soc.cpu.timer[30]
.sym 20772 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 20773 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 20778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 20779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 20781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 20782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 20784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20787 soc.cpu.irq_mask[2]
.sym 20788 soc.cpu.is_slli_srli_srai
.sym 20789 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 20793 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20795 soc.cpu.pcpi_rs2[23]
.sym 20797 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20800 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20801 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 20803 soc.cpu.timer[25]
.sym 20804 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 20805 soc.cpu.decoded_imm[1]
.sym 20806 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 20807 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20808 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20809 soc.cpu.is_lui_auipc_jal
.sym 20810 soc.cpu.timer[30]
.sym 20811 soc.cpu.timer[20]
.sym 20812 soc.cpu.reg_pc[19]
.sym 20818 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20819 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20820 soc.cpu.is_lui_auipc_jal
.sym 20821 soc.cpu.reg_pc[14]
.sym 20822 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20823 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 20825 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 20827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 20828 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 20829 soc.cpu.cpuregs_rs1[14]
.sym 20830 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20831 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 20832 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 20833 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20834 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20835 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20837 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20838 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 20840 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[3]
.sym 20843 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 20844 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 20845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 20846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 20847 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 20848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 20849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20851 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[3]
.sym 20852 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20853 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20854 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 20857 soc.cpu.reg_pc[14]
.sym 20858 soc.cpu.cpuregs_rs1[14]
.sym 20859 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20860 soc.cpu.is_lui_auipc_jal
.sym 20863 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 20864 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 20865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 20866 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 20870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 20871 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20875 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20876 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 20877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 20878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 20881 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20882 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20883 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 20884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 20887 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 20889 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 20890 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20893 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 20894 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20895 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 20896 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 20900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 20901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 20902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 20903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 20904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 20905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 20906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 20907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 20909 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20910 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20913 soc.cpu.decoded_imm[13]
.sym 20914 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20915 soc.cpu.cpuregs_rs1[14]
.sym 20916 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20917 soc.cpu.reg_pc[14]
.sym 20918 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20919 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 20921 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 20923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 20925 soc.cpu.decoded_imm[17]
.sym 20926 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20927 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 20928 soc.cpu.decoded_imm[14]
.sym 20929 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20930 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 20931 soc.cpu.decoded_imm[12]
.sym 20932 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20933 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 20935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 20941 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 20945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 20948 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 20950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 20952 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 20953 soc.cpu.cpuregs_rs1[19]
.sym 20954 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20955 soc.cpu.cpuregs_rs1[18]
.sym 20956 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20957 soc.cpu.pcpi_rs2[23]
.sym 20959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 20960 soc.cpu.pcpi_rs2[21]
.sym 20961 soc.cpu.reg_pc[18]
.sym 20964 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 20965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 20967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 20968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 20969 soc.cpu.is_lui_auipc_jal
.sym 20970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 20972 soc.cpu.reg_pc[19]
.sym 20974 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20975 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20976 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 20977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 20980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 20981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 20982 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20983 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20988 soc.cpu.pcpi_rs2[23]
.sym 20992 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20993 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20994 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 20995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 20998 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 20999 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 21000 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 21001 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 21004 soc.cpu.pcpi_rs2[21]
.sym 21006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21010 soc.cpu.reg_pc[18]
.sym 21011 soc.cpu.is_lui_auipc_jal
.sym 21012 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21013 soc.cpu.cpuregs_rs1[18]
.sym 21016 soc.cpu.is_lui_auipc_jal
.sym 21017 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21018 soc.cpu.cpuregs_rs1[19]
.sym 21019 soc.cpu.reg_pc[19]
.sym 21020 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 21024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 21025 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21027 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 21028 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21029 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21030 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21032 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21033 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21034 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 21036 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 21037 soc.cpu.decoded_imm[20]
.sym 21039 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21040 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 21041 soc.cpu.cpuregs_wrdata[10]
.sym 21042 soc.cpu.cpuregs_rs1[4]
.sym 21043 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21044 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21045 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21046 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 21047 soc.cpu.decoded_imm[23]
.sym 21048 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 21049 soc.cpu.reg_pc[16]
.sym 21050 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 21052 soc.cpu.timer[17]
.sym 21053 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 21054 soc.cpu.cpuregs_rs1[24]
.sym 21055 soc.cpu.timer[31]
.sym 21056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 21057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 21058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 21065 soc.cpu.cpuregs_rs1[21]
.sym 21066 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21067 soc.cpu.reg_pc[16]
.sym 21068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 21069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 21070 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 21073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 21076 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21077 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21078 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 21079 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 21080 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 21081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21082 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 21083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 21085 soc.cpu.cpuregs_rs1[31]
.sym 21087 soc.cpu.reg_pc[21]
.sym 21088 soc.cpu.cpuregs_rs1[16]
.sym 21089 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21091 soc.cpu.cpuregs_rs1[20]
.sym 21093 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21094 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 21095 soc.cpu.is_lui_auipc_jal
.sym 21097 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 21098 soc.cpu.cpuregs_rs1[31]
.sym 21099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 21100 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21103 soc.cpu.reg_pc[16]
.sym 21104 soc.cpu.is_lui_auipc_jal
.sym 21105 soc.cpu.cpuregs_rs1[16]
.sym 21106 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21109 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 21110 soc.cpu.cpuregs_rs1[16]
.sym 21111 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 21112 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21115 soc.cpu.cpuregs_rs1[21]
.sym 21116 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21117 soc.cpu.reg_pc[21]
.sym 21118 soc.cpu.is_lui_auipc_jal
.sym 21121 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 21124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 21127 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 21128 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 21130 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21134 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 21135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 21136 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21139 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21140 soc.cpu.cpuregs_rs1[20]
.sym 21141 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 21142 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21145 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 21147 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 21149 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21150 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21151 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 21152 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 21153 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21156 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21159 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 21161 soc.cpu.decoded_imm[30]
.sym 21162 soc.cpu.decoded_imm[28]
.sym 21163 soc.cpu.decoded_imm[29]
.sym 21164 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21165 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 21166 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 21167 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 21168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 21169 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 21170 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21171 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21172 soc.cpu.decoded_imm[26]
.sym 21173 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 21174 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 21175 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 21176 soc.cpu.reg_pc[17]
.sym 21177 soc.cpu.cpuregs_rs1[20]
.sym 21178 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 21179 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 21181 soc.cpu.instr_rdcycleh
.sym 21187 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21188 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21189 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21190 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21191 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 21194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 21196 soc.cpu.cpuregs_raddr2[4]
.sym 21198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 21200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 21201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 21202 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21203 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 21204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 21205 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 21206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 21208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21210 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 21211 soc.cpu.is_slli_srli_srai
.sym 21213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 21214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 21217 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 21218 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21221 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21222 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 21226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21227 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 21229 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 21232 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 21234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 21235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 21238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 21239 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 21241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 21244 soc.cpu.cpuregs_raddr2[4]
.sym 21245 soc.cpu.is_slli_srli_srai
.sym 21246 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21250 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 21251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 21252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 21253 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21257 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21258 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 21263 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 21265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 21266 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 21271 soc.cpu.timer[17]
.sym 21272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 21274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 21275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 21276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 21279 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 21281 soc.cpu.pcpi_rs2[23]
.sym 21282 soc.cpu.cpuregs_raddr2[4]
.sym 21283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21284 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 21285 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 21287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 21288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 21289 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21290 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21291 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21292 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 21293 soc.cpu.cpuregs_rs1[27]
.sym 21294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21295 soc.cpu.timer[25]
.sym 21296 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 21297 soc.cpu.timer[30]
.sym 21298 soc.cpu.reg_pc[26]
.sym 21299 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 21300 soc.cpu.is_lui_auipc_jal
.sym 21301 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 21302 soc.cpu.cpuregs_rs1[25]
.sym 21303 soc.cpu.cpuregs_rs1[26]
.sym 21304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21312 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21313 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 21314 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21316 soc.cpu.instr_timer
.sym 21317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 21318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 21320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 21321 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 21323 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 21325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 21326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 21331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 21332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 21334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21335 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21337 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21338 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 21339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 21340 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 21343 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 21345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 21346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 21349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 21350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 21352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 21355 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 21357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 21358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 21362 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21364 soc.cpu.instr_timer
.sym 21367 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21369 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 21374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21375 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 21376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 21379 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21381 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 21385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 21386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21387 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 21388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 21389 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21392 soc.cpu.timer[30]
.sym 21393 soc.cpu.timer[27]
.sym 21394 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 21395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 21396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21397 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21398 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21399 soc.cpu.timer[25]
.sym 21404 soc.cpu.cpuregs_waddr[3]
.sym 21405 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 21406 soc.cpu.cpuregs_rs1[21]
.sym 21408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21409 soc.cpu.cpuregs_wrdata[2]
.sym 21410 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21414 soc.cpu.alu_out_q[16]
.sym 21415 soc.cpu.cpuregs_wrdata[4]
.sym 21418 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21420 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21422 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 21423 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21424 soc.cpu.is_slli_srli_srai
.sym 21425 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21426 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 21427 soc.cpu.decoded_imm[12]
.sym 21433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 21435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 21436 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 21439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 21440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 21443 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 21444 soc.cpu.instr_timer
.sym 21445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 21446 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 21450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21451 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21453 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 21455 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21458 soc.cpu.timer[19]
.sym 21459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21460 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 21462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 21468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 21469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 21472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 21474 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 21479 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21480 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 21484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 21486 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21490 soc.cpu.instr_timer
.sym 21492 soc.cpu.timer[19]
.sym 21496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 21498 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 21499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 21502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21504 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 21508 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21509 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 21511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21512 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.irq_state[1]
.sym 21516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 21519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 21520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21521 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 21522 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21523 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 21527 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21528 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21529 soc.cpu.cpuregs_raddr2[0]
.sym 21530 soc.cpu.instr_timer
.sym 21531 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21533 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21534 soc.cpu.cpuregs_rs1[16]
.sym 21536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 21538 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21539 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 21540 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 21541 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 21542 soc.cpu.pcpi_rs2[18]
.sym 21543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21544 soc.cpu.cpuregs_rs1[28]
.sym 21545 soc.cpu.is_slli_srli_srai
.sym 21546 soc.cpu.cpuregs_rs1[24]
.sym 21547 soc.cpu.timer[31]
.sym 21548 soc.cpu.cpuregs_rs1[30]
.sym 21549 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 21550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 21556 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21559 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21560 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 21561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 21562 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 21565 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 21566 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 21567 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 21568 soc.cpu.timer[18]
.sym 21569 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21570 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21572 soc.cpu.reg_pc[30]
.sym 21573 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21577 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21578 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 21579 soc.cpu.is_lui_auipc_jal
.sym 21580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 21581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21582 soc.cpu.cpuregs_rs1[30]
.sym 21583 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 21584 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21585 soc.cpu.instr_timer
.sym 21586 soc.cpu.cpuregs_rs1[18]
.sym 21587 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21589 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21590 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21591 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 21592 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21596 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21598 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 21601 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 21603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21604 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21609 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 21610 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21613 soc.cpu.reg_pc[30]
.sym 21614 soc.cpu.cpuregs_rs1[30]
.sym 21615 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21616 soc.cpu.is_lui_auipc_jal
.sym 21619 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 21621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 21622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 21625 soc.cpu.instr_timer
.sym 21626 soc.cpu.timer[18]
.sym 21627 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 21628 soc.cpu.cpuregs_rs1[18]
.sym 21631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 21632 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 21633 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21635 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21638 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 21639 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3[2]
.sym 21640 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21641 soc.cpu.irq_delay
.sym 21642 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 21643 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21644 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21645 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21647 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2]
.sym 21649 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21650 soc.cpu.cpu_state[3]
.sym 21651 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 21652 soc.cpu.cpuregs_rs1[25]
.sym 21653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21655 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21656 UART_RX_SB_LUT4_I1_I0[3]
.sym 21657 soc.cpu.irq_state[1]
.sym 21658 soc.cpu.mem_do_rinst
.sym 21660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 21661 soc.cpu.irq_pending[2]
.sym 21662 soc.cpu.is_lui_auipc_jal
.sym 21663 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21664 soc.cpu.cpuregs_rs1[20]
.sym 21665 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21666 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21667 soc.cpu.instr_maskirq
.sym 21668 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21669 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 21670 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 21671 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 21672 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21673 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 21681 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21682 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21683 soc.cpu.instr_jalr
.sym 21684 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21686 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 21688 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21689 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21691 soc.cpu.instr_jal
.sym 21693 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21694 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21696 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 21697 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 21700 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21701 soc.cpu.cpu_state[3]
.sym 21702 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 21703 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 21704 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 21705 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21706 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21707 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21708 soc.cpu.decoder_trigger
.sym 21709 soc.cpu.cpu_state[3]
.sym 21710 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 21713 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 21715 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21718 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 21719 soc.cpu.cpu_state[3]
.sym 21720 soc.cpu.instr_jal
.sym 21721 soc.cpu.decoder_trigger
.sym 21730 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21731 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21732 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21733 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 21736 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 21737 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 21738 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 21739 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21742 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 21743 soc.cpu.instr_jalr
.sym 21744 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 21745 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21748 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21749 soc.cpu.cpu_state[3]
.sym 21750 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21751 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21754 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 21755 soc.cpu.cpu_state[3]
.sym 21756 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 21758 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21760 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21761 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 21762 soc.cpu.pcpi_rs2[18]
.sym 21763 soc.cpu.pcpi_rs2[16]
.sym 21764 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 21765 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21766 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 21767 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21768 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21771 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 21773 soc.cpu.pcpi_rs2[25]
.sym 21774 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21776 soc.cpu.mem_do_rinst
.sym 21777 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21778 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21779 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21781 soc.cpu.cpu_state[3]
.sym 21782 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21783 soc.cpu.cpuregs_rs1[26]
.sym 21784 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21785 soc.cpu.cpuregs_rs1[27]
.sym 21786 soc.cpu.irq_mask[26]
.sym 21787 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21788 soc.cpu.irq_mask[25]
.sym 21789 soc.cpu.cpuregs_rs1[25]
.sym 21790 soc.cpu.cpu_state[3]
.sym 21793 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21794 soc.cpu.decoder_trigger
.sym 21795 soc.cpu.cpuregs_rs1[26]
.sym 21796 soc.cpu.is_lui_auipc_jal
.sym 21802 soc.cpu.irq_mask[26]
.sym 21804 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21805 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 21807 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21811 soc.cpu.irq_pending[25]
.sym 21812 soc.cpu.irq_mask[25]
.sym 21813 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21814 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21818 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 21820 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 21821 soc.cpu.cpu_state[3]
.sym 21822 soc.cpu.irq_pending[26]
.sym 21823 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 21826 soc.cpu.decoder_trigger
.sym 21827 soc.cpu.cpu_state[1]
.sym 21828 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 21830 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 21831 UART_RX_SB_LUT4_I1_I0[3]
.sym 21833 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 21835 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 21836 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 21838 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 21842 soc.cpu.irq_pending[25]
.sym 21843 soc.cpu.irq_mask[25]
.sym 21847 UART_RX_SB_LUT4_I1_I0[3]
.sym 21849 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 21850 soc.cpu.cpu_state[3]
.sym 21854 soc.cpu.cpu_state[1]
.sym 21856 UART_RX_SB_LUT4_I1_I0[3]
.sym 21859 soc.cpu.irq_mask[26]
.sym 21861 soc.cpu.irq_pending[26]
.sym 21865 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 21866 soc.cpu.cpu_state[1]
.sym 21867 soc.cpu.decoder_trigger
.sym 21868 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21871 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 21872 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21873 UART_RX_SB_LUT4_I1_I0[3]
.sym 21874 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 21879 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21880 soc.cpu.cpu_state[1]
.sym 21881 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21884 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21885 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21886 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 21887 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 21888 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 21889 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21890 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21891 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21896 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21897 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21898 soc.cpu.is_slli_srli_srai
.sym 21899 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21900 soc.cpu.irq_pending[25]
.sym 21904 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 21905 soc.cpu.reg_pc[30]
.sym 21907 soc.cpu.pcpi_rs2[16]
.sym 21908 soc.cpu.is_slli_srli_srai
.sym 21909 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 21910 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21911 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21912 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21913 soc.cpu.irq_pending[26]
.sym 21914 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 21915 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21916 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 21917 soc.cpu.instr_jal
.sym 21918 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 21919 soc.cpu.decoded_imm[12]
.sym 21925 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 21926 soc.cpu.mem_do_rinst
.sym 21927 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 21929 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21933 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 21934 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21937 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21938 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21940 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 21941 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21944 soc.cpu.cpu_state[0]
.sym 21945 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 21946 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 21947 UART_RX_SB_LUT4_I1_I0[3]
.sym 21949 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 21951 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 21952 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 21953 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 21954 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21955 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21958 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 21960 UART_RX_SB_LUT4_I1_I0[3]
.sym 21964 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 21965 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21967 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21970 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21971 soc.cpu.mem_do_rinst
.sym 21977 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21979 UART_RX_SB_LUT4_I1_I0[3]
.sym 21982 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 21983 soc.cpu.cpu_state[0]
.sym 21984 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21985 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 21988 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 21989 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 21990 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 21991 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 21994 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21996 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 21997 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 22000 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22001 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 22002 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 22003 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.irq_mask[26]
.sym 22008 soc.cpu.irq_mask[25]
.sym 22009 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 22010 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 22011 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22012 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 22013 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 22014 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 22019 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 22020 soc.cpu.irq_pending[25]
.sym 22021 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 22022 soc.cpu.decoder_trigger
.sym 22024 soc.cpu.cpuregs_rs1[18]
.sym 22025 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 22026 soc.cpu.cpuregs_rs1[19]
.sym 22027 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 22028 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 22029 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 22030 soc.cpu.cpu_state[1]
.sym 22032 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 22033 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 22034 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 22035 soc.cpu.cpuregs_rs1[30]
.sym 22036 soc.cpu.is_slli_srli_srai
.sym 22037 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 22038 soc.cpu.cpuregs_rs1[24]
.sym 22039 UART_RX_SB_LUT4_I1_I0[3]
.sym 22040 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22041 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22042 soc.cpu.is_lui_auipc_jal
.sym 22048 soc.cpu.is_slli_srli_srai
.sym 22049 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 22051 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 22052 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 22053 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 22054 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22056 soc.cpu.is_slli_srli_srai
.sym 22057 soc.cpu.is_sll_srl_sra
.sym 22058 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22059 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 22061 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 22062 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[3]
.sym 22066 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 22068 $PACKER_GND_NET
.sym 22069 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 22070 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 22071 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[2]
.sym 22075 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 22076 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22077 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 22081 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 22084 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22087 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 22089 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 22090 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 22095 $PACKER_GND_NET
.sym 22099 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[3]
.sym 22100 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 22101 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[2]
.sym 22102 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 22106 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 22107 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 22111 soc.cpu.is_slli_srli_srai
.sym 22112 soc.cpu.is_sll_srl_sra
.sym 22113 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22114 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22118 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 22119 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 22123 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 22124 soc.cpu.is_slli_srli_srai
.sym 22125 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22126 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 22127 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22129 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 22130 soc.cpu.do_waitirq
.sym 22131 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22134 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 22135 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 22136 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 22137 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[2]
.sym 22142 soc.cpu.mem_do_rinst
.sym 22143 soc.cpu.decoded_imm[22]
.sym 22144 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 22146 soc.cpu.cpuregs_wrdata[23]
.sym 22148 soc.cpu.cpuregs_waddr[0]
.sym 22149 soc.cpu.cpuregs_rs1[25]
.sym 22150 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22151 $PACKER_VCC_NET
.sym 22152 soc.cpu.decoder_trigger
.sym 22153 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 22154 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 22155 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 22156 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 22157 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22158 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22159 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22161 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 22162 soc.cpu.instr_lhu_SB_LUT4_I1_O[2]
.sym 22163 soc.cpu.instr_maskirq
.sym 22165 soc.cpu.is_lui_auipc_jal
.sym 22173 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 22174 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 22176 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 22179 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 22180 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22181 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22183 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22184 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22185 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 22186 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 22188 soc.cpu.instr_jalr
.sym 22189 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22193 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22194 soc.cpu.cpu_state[5]
.sym 22196 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22197 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22199 UART_RX_SB_LUT4_I1_I0[3]
.sym 22201 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22202 soc.cpu.is_lui_auipc_jal
.sym 22205 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22207 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22210 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22212 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22216 soc.cpu.is_lui_auipc_jal
.sym 22219 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22222 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 22223 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 22224 soc.cpu.cpu_state[5]
.sym 22225 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22228 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22230 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 22231 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 22234 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 22236 soc.cpu.cpu_state[5]
.sym 22237 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22241 soc.cpu.instr_jalr
.sym 22242 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22243 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22246 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 22247 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22248 UART_RX_SB_LUT4_I1_I0[3]
.sym 22249 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 22250 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22253 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 22254 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 22255 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 22256 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 22257 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22258 soc.cpu.instr_sw_SB_LUT4_I3_O[3]
.sym 22259 soc.cpu.decoder_pseudo_trigger
.sym 22260 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 22268 soc.cpu.cpuregs_wrdata[24]
.sym 22270 soc.cpu.pcpi_rs2[21]
.sym 22271 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22272 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 22273 soc.cpu.instr_jal
.sym 22274 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 22275 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 22278 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22279 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22281 soc.cpu.cpu_state[1]
.sym 22283 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22284 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22285 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 22287 soc.cpu.latched_is_lb
.sym 22288 soc.cpu.is_lui_auipc_jal
.sym 22294 soc.cpu.instr_sb
.sym 22295 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 22297 soc.cpu.instr_sh
.sym 22298 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 22299 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 22301 soc.cpu.instr_sw_SB_LUT4_I3_O[2]
.sym 22305 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22307 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 22308 soc.cpu.instr_sw
.sym 22309 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 22314 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 22315 soc.cpu.instr_sw_SB_LUT4_I3_O[3]
.sym 22317 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22318 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 22319 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22320 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22321 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 22324 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 22327 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 22330 soc.cpu.instr_sh
.sym 22333 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 22334 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 22335 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 22336 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 22339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22340 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22341 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22342 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22345 soc.cpu.instr_sw_SB_LUT4_I3_O[2]
.sym 22346 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 22347 soc.cpu.instr_sw_SB_LUT4_I3_O[3]
.sym 22348 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 22351 soc.cpu.instr_sb
.sym 22353 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 22357 soc.cpu.instr_sh
.sym 22358 soc.cpu.instr_sb
.sym 22359 soc.cpu.instr_sw
.sym 22363 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 22364 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 22365 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 22366 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 22369 soc.cpu.instr_sw
.sym 22372 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22377 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 22379 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 22388 soc.cpu.decoder_trigger
.sym 22389 soc.cpu.cpu_state[1]
.sym 22390 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 22391 soc.cpu.cpu_state[3]
.sym 22392 soc.cpu.compressed_instr
.sym 22394 soc.cpu.cpuregs_waddr[2]
.sym 22395 soc.cpu.cpuregs_rs1[30]
.sym 22397 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 22398 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 22399 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22401 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 22407 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22409 soc.cpu.latched_is_lh
.sym 22417 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 22420 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22423 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 22424 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 22425 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22428 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22429 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22432 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22435 soc.cpu.instr_lbu
.sym 22436 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 22437 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 22442 soc.cpu.instr_lw
.sym 22443 soc.cpu.instr_lhu
.sym 22444 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22445 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 22446 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 22450 soc.cpu.instr_lbu
.sym 22451 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 22452 soc.cpu.instr_lw
.sym 22456 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22457 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22458 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22459 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22462 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22463 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22464 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22465 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22468 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22469 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 22471 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 22474 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 22475 soc.cpu.instr_lhu
.sym 22476 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 22480 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 22481 soc.cpu.instr_lbu
.sym 22482 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 22486 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22487 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22489 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 22492 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 22493 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 22494 soc.cpu.instr_lhu
.sym 22496 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22504 soc.cpu.is_lui_auipc_jal
.sym 22507 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 22513 soc.cpu.cpu_state[1]
.sym 22514 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 22516 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22517 soc.cpu.instr_timer
.sym 22518 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 22526 soc.cpu.is_lui_auipc_jal
.sym 22541 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22543 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 22551 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 22552 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 22555 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22560 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22579 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22580 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22585 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22588 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 22605 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 22606 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22619 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 22620 clk$SB_IO_IN_$glb_clk
.sym 22621 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22630 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 22631 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22632 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 22636 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22640 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22642 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22648 soc.cpu.is_lui_auipc_jal
.sym 22697 SEG[3]$SB_IO_OUT
.sym 22719 SEG[3]$SB_IO_OUT
.sym 22744 soc.cpu.is_lui_auipc_jal
.sym 22757 $PACKER_GND_NET
.sym 22860 soc.cpu.pcpi_rs2[18]
.sym 22862 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 22865 iomem_wdata[29]
.sym 22866 soc.memory.rdata_1[16]
.sym 22867 iomem_wdata[28]
.sym 22869 SEG[3]$SB_IO_OUT
.sym 22870 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 22871 iomem_wdata[24]
.sym 22872 soc.memory.wen[2]
.sym 22891 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 22901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 22904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 22916 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22920 soc.cpu.resetn_SB_LUT4_I3_O
.sym 22940 soc.cpu.count_cycle[0]
.sym 22991 soc.cpu.count_cycle[0]
.sym 23007 clk$SB_IO_IN_$glb_clk
.sym 23008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23020 soc.cpu.pcpi_rs2[16]
.sym 23023 soc.cpu.count_cycle[0]
.sym 23025 iomem_addr[12]
.sym 23031 iomem_wdata[29]
.sym 23035 iomem_wdata[16]
.sym 23037 soc.cpu.resetn_SB_LUT4_I3_O
.sym 23039 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23040 soc.cpu.count_cycle[0]
.sym 23041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 23057 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23058 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 23059 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 23067 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 23068 soc.cpu.trap_SB_LUT4_I2_O
.sym 23073 soc.cpu.pcpi_rs2[16]
.sym 23075 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 23079 soc.cpu.pcpi_rs2[18]
.sym 23080 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23081 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23089 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23090 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 23091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 23092 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23107 soc.cpu.pcpi_rs2[18]
.sym 23108 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 23109 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23110 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23113 soc.cpu.pcpi_rs2[16]
.sym 23114 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23115 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23116 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 23129 soc.cpu.trap_SB_LUT4_I2_O
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23140 iomem_wdata[18]
.sym 23142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 23145 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 23146 iomem_wdata[16]
.sym 23151 iomem_addr[13]
.sym 23152 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 23154 iomem_wdata[18]
.sym 23156 soc.cpu.irq_mask[0]
.sym 23157 soc.cpu.count_cycle[6]
.sym 23158 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23161 soc.cpu.cpuregs_rs1[0]
.sym 23163 iomem_wdata[16]
.sym 23166 soc.memory.wen[3]
.sym 23167 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23175 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 23176 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23177 soc.cpu.cpuregs_rs1[0]
.sym 23178 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 23179 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23183 soc.cpu.reg_pc[5]
.sym 23185 soc.cpu.cpuregs_rs1[2]
.sym 23189 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23191 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23192 soc.cpu.reg_pc[2]
.sym 23193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 23194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23195 soc.cpu.is_lui_auipc_jal
.sym 23196 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 23197 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23198 soc.cpu.reg_pc[3]
.sym 23199 soc.cpu.cpuregs_rs1[3]
.sym 23200 soc.cpu.count_cycle[0]
.sym 23201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 23202 soc.cpu.cpuregs_rs1[5]
.sym 23204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 23206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 23207 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23208 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23209 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 23212 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23215 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23218 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23219 soc.cpu.cpuregs_rs1[2]
.sym 23220 soc.cpu.is_lui_auipc_jal
.sym 23221 soc.cpu.reg_pc[2]
.sym 23224 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 23225 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 23227 soc.cpu.count_cycle[0]
.sym 23232 soc.cpu.cpuregs_rs1[0]
.sym 23236 soc.cpu.reg_pc[5]
.sym 23237 soc.cpu.is_lui_auipc_jal
.sym 23238 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23239 soc.cpu.cpuregs_rs1[5]
.sym 23242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 23243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 23244 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23245 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23248 soc.cpu.cpuregs_rs1[3]
.sym 23249 soc.cpu.is_lui_auipc_jal
.sym 23250 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23251 soc.cpu.reg_pc[3]
.sym 23252 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 23266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 23267 UART_RX_SB_LUT4_I1_I0[3]
.sym 23269 soc.cpu.reg_pc[5]
.sym 23271 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 23272 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 23273 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 23274 iomem_addr[16]
.sym 23278 soc.cpu.timer[6]
.sym 23279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 23280 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23282 soc.cpu.count_cycle[15]
.sym 23283 soc.cpu.count_cycle[18]
.sym 23285 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 23286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 23287 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 23288 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 23290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 23298 soc.cpu.count_cycle[2]
.sym 23305 soc.cpu.count_cycle[0]
.sym 23308 soc.cpu.count_cycle[4]
.sym 23310 soc.cpu.count_cycle[0]
.sym 23311 soc.cpu.count_cycle[7]
.sym 23317 soc.cpu.count_cycle[5]
.sym 23318 soc.cpu.count_cycle[6]
.sym 23321 soc.cpu.count_cycle[1]
.sym 23323 soc.cpu.count_cycle[3]
.sym 23328 $nextpnr_ICESTORM_LC_3$O
.sym 23330 soc.cpu.count_cycle[0]
.sym 23334 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23336 soc.cpu.count_cycle[1]
.sym 23338 soc.cpu.count_cycle[0]
.sym 23340 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23343 soc.cpu.count_cycle[2]
.sym 23344 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23346 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23348 soc.cpu.count_cycle[3]
.sym 23350 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23352 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23354 soc.cpu.count_cycle[4]
.sym 23356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23358 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23361 soc.cpu.count_cycle[5]
.sym 23362 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23367 soc.cpu.count_cycle[6]
.sym 23368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23370 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23372 soc.cpu.count_cycle[7]
.sym 23374 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23376 clk$SB_IO_IN_$glb_clk
.sym 23377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 23387 soc.cpu.mem_la_wdata[3]
.sym 23388 soc.cpu.mem_la_wdata[3]
.sym 23389 soc.cpu.instr_timer
.sym 23392 soc.cpu.count_cycle[5]
.sym 23394 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 23395 iomem_addr[8]
.sym 23397 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23398 soc.cpu.reg_pc[4]
.sym 23399 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23400 soc.cpu.count_cycle[4]
.sym 23401 soc.cpu.irq_mask[4]
.sym 23402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23411 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23413 soc.cpu.alu_out_q[9]
.sym 23414 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23425 soc.cpu.count_cycle[14]
.sym 23426 soc.cpu.count_cycle[15]
.sym 23427 soc.cpu.count_cycle[8]
.sym 23430 soc.cpu.count_cycle[11]
.sym 23444 soc.cpu.count_cycle[9]
.sym 23445 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23447 soc.cpu.count_cycle[12]
.sym 23448 soc.cpu.count_cycle[13]
.sym 23451 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 23453 soc.cpu.count_cycle[8]
.sym 23455 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23457 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 23459 soc.cpu.count_cycle[9]
.sym 23461 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 23463 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 23465 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23467 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 23469 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 23471 soc.cpu.count_cycle[11]
.sym 23473 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 23475 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 23477 soc.cpu.count_cycle[12]
.sym 23479 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 23481 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 23483 soc.cpu.count_cycle[13]
.sym 23485 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 23487 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 23490 soc.cpu.count_cycle[14]
.sym 23491 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 23493 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 23496 soc.cpu.count_cycle[15]
.sym 23497 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 23499 clk$SB_IO_IN_$glb_clk
.sym 23500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23511 soc.cpu.count_cycle[19]
.sym 23513 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 23514 soc.cpu.count_cycle[38]
.sym 23515 soc.cpu.count_cycle[13]
.sym 23518 soc.cpu.count_instr[11]
.sym 23519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23521 soc.cpu.count_cycle[11]
.sym 23522 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 23523 soc.cpu.count_cycle[12]
.sym 23524 soc.cpu.count_instr[14]
.sym 23525 soc.cpu.count_cycle[20]
.sym 23529 soc.cpu.resetn_SB_LUT4_I3_O
.sym 23530 soc.cpu.count_cycle[24]
.sym 23531 soc.cpu.count_cycle[23]
.sym 23532 soc.cpu.count_cycle[25]
.sym 23533 soc.cpu.count_cycle[36]
.sym 23534 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 23535 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 23536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 23537 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 23542 soc.cpu.count_cycle[16]
.sym 23544 soc.cpu.count_cycle[18]
.sym 23554 soc.cpu.count_cycle[20]
.sym 23556 soc.cpu.count_cycle[22]
.sym 23557 soc.cpu.count_cycle[23]
.sym 23559 soc.cpu.count_cycle[17]
.sym 23563 soc.cpu.count_cycle[21]
.sym 23569 soc.cpu.count_cycle[19]
.sym 23574 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 23577 soc.cpu.count_cycle[16]
.sym 23578 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 23580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 23583 soc.cpu.count_cycle[17]
.sym 23584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 23586 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 23589 soc.cpu.count_cycle[18]
.sym 23590 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 23592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 23594 soc.cpu.count_cycle[19]
.sym 23596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 23598 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 23600 soc.cpu.count_cycle[20]
.sym 23602 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 23604 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 23607 soc.cpu.count_cycle[21]
.sym 23608 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 23610 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 23612 soc.cpu.count_cycle[22]
.sym 23614 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 23616 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 23618 soc.cpu.count_cycle[23]
.sym 23620 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 23622 clk$SB_IO_IN_$glb_clk
.sym 23623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23633 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 23634 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 23636 soc.cpu.mem_la_wdata[3]
.sym 23638 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 23640 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23641 iomem_addr[5]
.sym 23644 soc.cpu.irq_mask[2]
.sym 23645 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 23646 iomem_wdata[19]
.sym 23648 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23650 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23651 iomem_wdata[16]
.sym 23653 soc.cpu.cpuregs_rs1[0]
.sym 23654 soc.cpu.count_cycle[31]
.sym 23655 soc.cpu.count_cycle[21]
.sym 23656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 23657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 23658 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 23660 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 23666 soc.cpu.count_cycle[25]
.sym 23676 soc.cpu.count_cycle[27]
.sym 23679 soc.cpu.count_cycle[30]
.sym 23680 soc.cpu.count_cycle[31]
.sym 23685 soc.cpu.count_cycle[28]
.sym 23689 soc.cpu.count_cycle[24]
.sym 23691 soc.cpu.count_cycle[26]
.sym 23694 soc.cpu.count_cycle[29]
.sym 23697 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 23699 soc.cpu.count_cycle[24]
.sym 23701 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 23703 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 23706 soc.cpu.count_cycle[25]
.sym 23707 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 23709 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 23711 soc.cpu.count_cycle[26]
.sym 23713 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 23715 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 23717 soc.cpu.count_cycle[27]
.sym 23719 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 23721 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 23724 soc.cpu.count_cycle[28]
.sym 23725 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 23727 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 23729 soc.cpu.count_cycle[29]
.sym 23731 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 23733 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 23735 soc.cpu.count_cycle[30]
.sym 23737 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 23739 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 23741 soc.cpu.count_cycle[31]
.sym 23743 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 23745 clk$SB_IO_IN_$glb_clk
.sym 23746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23760 iomem_addr[3]
.sym 23761 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23763 iomem_addr[4]
.sym 23765 iomem_addr[6]
.sym 23766 soc.cpu.cpuregs_rs1[7]
.sym 23768 soc.cpu.irq_mask[4]
.sym 23769 soc.cpu.count_cycle[28]
.sym 23773 soc.cpu.count_cycle[37]
.sym 23774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 23775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 23778 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 23780 soc.cpu.count_cycle[18]
.sym 23781 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 23782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 23783 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 23794 soc.cpu.count_cycle[38]
.sym 23795 soc.cpu.count_cycle[39]
.sym 23798 soc.cpu.count_cycle[34]
.sym 23799 soc.cpu.count_cycle[35]
.sym 23804 soc.cpu.count_cycle[32]
.sym 23813 soc.cpu.count_cycle[33]
.sym 23816 soc.cpu.count_cycle[36]
.sym 23817 soc.cpu.count_cycle[37]
.sym 23820 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 23823 soc.cpu.count_cycle[32]
.sym 23824 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 23826 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 23828 soc.cpu.count_cycle[33]
.sym 23830 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 23832 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 23834 soc.cpu.count_cycle[34]
.sym 23836 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 23838 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 23840 soc.cpu.count_cycle[35]
.sym 23842 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 23844 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 23846 soc.cpu.count_cycle[36]
.sym 23848 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 23850 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 23852 soc.cpu.count_cycle[37]
.sym 23854 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 23856 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 23859 soc.cpu.count_cycle[38]
.sym 23860 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 23862 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 23865 soc.cpu.count_cycle[39]
.sym 23866 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23880 soc.cpu.count_cycle[57]
.sym 23881 soc.cpu.timer[30]
.sym 23882 iomem_addr[9]
.sym 23883 iomem_addr[7]
.sym 23885 soc.cpu.irq_pending[0]
.sym 23890 soc.cpu.count_cycle[35]
.sym 23891 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 23893 soc.cpu.timer[13]
.sym 23894 soc.cpu.count_cycle[26]
.sym 23895 soc.cpu.count_cycle[34]
.sym 23897 soc.cpu.count_cycle[55]
.sym 23898 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23901 soc.cpu.alu_out_q[9]
.sym 23902 soc.cpu.count_cycle[40]
.sym 23905 soc.cpu.count_instr[25]
.sym 23906 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 23917 soc.cpu.count_cycle[46]
.sym 23918 soc.cpu.count_cycle[47]
.sym 23919 soc.cpu.count_cycle[40]
.sym 23921 soc.cpu.count_cycle[42]
.sym 23924 soc.cpu.count_cycle[45]
.sym 23928 soc.cpu.count_cycle[41]
.sym 23938 soc.cpu.count_cycle[43]
.sym 23939 soc.cpu.count_cycle[44]
.sym 23943 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 23945 soc.cpu.count_cycle[40]
.sym 23947 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 23949 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 23952 soc.cpu.count_cycle[41]
.sym 23953 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 23955 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 23957 soc.cpu.count_cycle[42]
.sym 23959 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 23961 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 23963 soc.cpu.count_cycle[43]
.sym 23965 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 23967 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 23969 soc.cpu.count_cycle[44]
.sym 23971 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 23973 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 23975 soc.cpu.count_cycle[45]
.sym 23977 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 23979 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 23982 soc.cpu.count_cycle[46]
.sym 23983 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 23985 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 23988 soc.cpu.count_cycle[47]
.sym 23989 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24007 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 24009 soc.cpu.count_cycle[41]
.sym 24010 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 24011 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24012 iomem_addr[10]
.sym 24013 soc.cpu.count_cycle[43]
.sym 24015 soc.cpu.count_cycle[44]
.sym 24016 iomem_addr[14]
.sym 24017 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 24018 soc.cpu.count_cycle[62]
.sym 24019 soc.cpu.count_cycle[53]
.sym 24020 soc.cpu.count_cycle[25]
.sym 24021 soc.cpu.resetn_SB_LUT4_I3_O
.sym 24022 soc.cpu.count_cycle[24]
.sym 24023 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 24024 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 24025 soc.cpu.count_cycle[20]
.sym 24026 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 24028 soc.cpu.count_cycle[23]
.sym 24029 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 24035 soc.cpu.count_cycle[49]
.sym 24036 soc.cpu.count_cycle[50]
.sym 24041 soc.cpu.count_cycle[55]
.sym 24047 soc.cpu.count_cycle[53]
.sym 24048 soc.cpu.count_cycle[54]
.sym 24050 soc.cpu.count_cycle[48]
.sym 24053 soc.cpu.count_cycle[51]
.sym 24062 soc.cpu.count_cycle[52]
.sym 24066 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 24069 soc.cpu.count_cycle[48]
.sym 24070 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 24072 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 24075 soc.cpu.count_cycle[49]
.sym 24076 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 24078 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 24081 soc.cpu.count_cycle[50]
.sym 24082 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 24084 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 24087 soc.cpu.count_cycle[51]
.sym 24088 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 24090 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 24092 soc.cpu.count_cycle[52]
.sym 24094 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 24096 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 24098 soc.cpu.count_cycle[53]
.sym 24100 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 24102 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 24104 soc.cpu.count_cycle[54]
.sym 24106 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 24108 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 24111 soc.cpu.count_cycle[55]
.sym 24112 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24126 soc.cpu.is_lui_auipc_jal
.sym 24127 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24129 soc.cpu.alu_out_q[5]
.sym 24132 soc.cpu.count_cycle[49]
.sym 24134 soc.cpu.count_cycle[50]
.sym 24137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 24138 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 24141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 24142 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24143 soc.cpu.count_cycle[21]
.sym 24144 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24146 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 24147 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 24149 soc.cpu.cpuregs_rs1[0]
.sym 24151 soc.cpu.count_cycle[31]
.sym 24152 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 24160 soc.cpu.count_cycle[59]
.sym 24167 soc.cpu.count_cycle[58]
.sym 24169 soc.cpu.count_cycle[60]
.sym 24171 soc.cpu.count_cycle[62]
.sym 24173 soc.cpu.count_cycle[56]
.sym 24174 soc.cpu.count_cycle[57]
.sym 24178 soc.cpu.count_cycle[61]
.sym 24180 soc.cpu.count_cycle[63]
.sym 24189 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 24192 soc.cpu.count_cycle[56]
.sym 24193 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 24195 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 24198 soc.cpu.count_cycle[57]
.sym 24199 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 24201 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 24203 soc.cpu.count_cycle[58]
.sym 24205 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 24207 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 24210 soc.cpu.count_cycle[59]
.sym 24211 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 24213 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 24215 soc.cpu.count_cycle[60]
.sym 24217 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 24219 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 24222 soc.cpu.count_cycle[61]
.sym 24223 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 24225 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 24227 soc.cpu.count_cycle[62]
.sym 24229 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 24232 soc.cpu.count_cycle[63]
.sym 24235 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24251 soc.cpu.alu_out_q[1]
.sym 24259 soc.cpu.count_cycle[59]
.sym 24261 soc.cpu.count_cycle[60]
.sym 24263 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24264 soc.cpu.irq_state[1]
.sym 24266 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24267 soc.cpu.timer[27]
.sym 24268 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 24269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 24270 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 24271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 24272 soc.cpu.cpuregs_rs1[9]
.sym 24273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 24274 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 24283 soc.cpu.count_instr[31]
.sym 24284 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24285 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24286 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24287 soc.cpu.count_cycle[63]
.sym 24288 soc.cpu.count_instr[53]
.sym 24289 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 24290 soc.cpu.count_cycle[58]
.sym 24291 soc.cpu.count_cycle[53]
.sym 24292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 24293 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24294 soc.cpu.count_cycle[51]
.sym 24295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 24296 soc.cpu.instr_rdcycleh
.sym 24297 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24301 soc.cpu.count_instr[63]
.sym 24302 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24303 soc.cpu.count_cycle[21]
.sym 24304 soc.cpu.instr_rdcycleh
.sym 24306 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24308 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24309 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 24310 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 24311 soc.cpu.count_cycle[31]
.sym 24313 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 24314 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 24315 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24316 soc.cpu.count_instr[63]
.sym 24319 soc.cpu.count_cycle[63]
.sym 24320 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 24321 soc.cpu.count_instr[31]
.sym 24322 soc.cpu.instr_rdcycleh
.sym 24325 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24326 soc.cpu.count_cycle[58]
.sym 24327 soc.cpu.instr_rdcycleh
.sym 24331 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 24333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 24334 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24337 soc.cpu.count_cycle[53]
.sym 24338 soc.cpu.count_instr[53]
.sym 24339 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24340 soc.cpu.instr_rdcycleh
.sym 24343 soc.cpu.count_cycle[21]
.sym 24344 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24345 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24349 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24351 soc.cpu.count_cycle[31]
.sym 24352 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24355 soc.cpu.count_cycle[51]
.sym 24356 soc.cpu.instr_rdcycleh
.sym 24357 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24372 soc.cpu.pcpi_rs2[18]
.sym 24375 soc.cpu.reg_pc[10]
.sym 24376 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24378 soc.cpu.mem_la_wdata[5]
.sym 24379 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 24380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 24381 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24382 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 24384 soc.cpu.count_instr[53]
.sym 24386 soc.cpu.count_cycle[26]
.sym 24387 soc.cpu.count_instr[63]
.sym 24388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 24389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 24390 soc.cpu.irq_pending[2]
.sym 24391 soc.cpu.count_instr[57]
.sym 24392 soc.cpu.timer[21]
.sym 24393 soc.cpu.count_instr[25]
.sym 24395 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 24396 soc.cpu.decoded_imm[7]
.sym 24397 soc.cpu.decoded_imm[2]
.sym 24403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24404 soc.cpu.decoded_imm[2]
.sym 24405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 24406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 24408 soc.cpu.is_lui_auipc_jal
.sym 24410 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 24412 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 24417 soc.cpu.reg_pc[9]
.sym 24418 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 24420 soc.cpu.count_cycle[19]
.sym 24421 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 24422 soc.cpu.decoded_imm[3]
.sym 24423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 24424 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24425 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 24428 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 24430 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 24431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 24432 soc.cpu.cpuregs_rs1[9]
.sym 24434 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 24436 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24437 soc.cpu.is_lui_auipc_jal
.sym 24438 soc.cpu.cpuregs_rs1[9]
.sym 24439 soc.cpu.reg_pc[9]
.sym 24442 soc.cpu.decoded_imm[2]
.sym 24443 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24445 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 24448 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24449 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 24451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 24455 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 24456 soc.cpu.decoded_imm[3]
.sym 24457 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 24461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 24462 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24463 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 24467 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24468 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 24472 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24473 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24474 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 24475 soc.cpu.count_cycle[19]
.sym 24478 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 24480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 24481 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 24482 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24495 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24496 soc.cpu.pcpi_rs2[16]
.sym 24497 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 24498 soc.cpu.decoded_imm[15]
.sym 24499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 24500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 24501 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 24502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24503 soc.cpu.decoded_imm[9]
.sym 24504 soc.cpu.is_lui_auipc_jal
.sym 24505 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 24506 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24508 soc.cpu.is_lui_auipc_jal
.sym 24510 soc.cpu.count_cycle[24]
.sym 24511 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 24512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 24513 soc.cpu.count_cycle[25]
.sym 24514 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 24516 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 24519 soc.cpu.decoded_imm[11]
.sym 24520 soc.cpu.cpuregs_wrdata[1]
.sym 24526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 24529 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 24531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 24532 soc.cpu.decoded_imm[3]
.sym 24533 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 24534 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 24536 soc.cpu.decoded_imm[0]
.sym 24537 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 24539 soc.cpu.decoded_imm[4]
.sym 24542 soc.cpu.decoded_imm[1]
.sym 24549 soc.cpu.decoded_imm[5]
.sym 24550 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 24551 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 24553 soc.cpu.decoded_imm[6]
.sym 24556 soc.cpu.decoded_imm[7]
.sym 24557 soc.cpu.decoded_imm[2]
.sym 24558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 24560 soc.cpu.decoded_imm[0]
.sym 24561 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 24564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 24566 soc.cpu.decoded_imm[1]
.sym 24567 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 24568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 24570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 24572 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 24573 soc.cpu.decoded_imm[2]
.sym 24574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 24576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 24578 soc.cpu.decoded_imm[3]
.sym 24579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 24580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 24582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 24584 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 24585 soc.cpu.decoded_imm[4]
.sym 24586 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 24588 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 24590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 24591 soc.cpu.decoded_imm[5]
.sym 24592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 24594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 24596 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 24597 soc.cpu.decoded_imm[6]
.sym 24598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 24600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 24602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 24603 soc.cpu.decoded_imm[7]
.sym 24604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 24618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 24620 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 24622 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 24626 soc.cpu.cpuregs_rs1[15]
.sym 24627 soc.cpu.decoded_imm[4]
.sym 24629 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 24630 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24632 soc.cpu.decoded_imm[22]
.sym 24633 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 24634 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24635 soc.cpu.cpuregs_wrdata[9]
.sym 24636 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 24637 soc.cpu.cpuregs_wrdata[7]
.sym 24638 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 24639 soc.cpu.cpuregs_wrdata[2]
.sym 24640 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24641 soc.cpu.cpuregs_rs1[0]
.sym 24642 soc.cpu.decoded_imm[21]
.sym 24643 soc.cpu.cpuregs_wrdata[7]
.sym 24644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 24649 soc.cpu.decoded_imm[9]
.sym 24650 soc.cpu.decoded_imm[15]
.sym 24654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 24655 soc.cpu.decoded_imm[10]
.sym 24660 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24661 soc.cpu.decoded_imm[13]
.sym 24664 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 24665 soc.cpu.decoded_imm[14]
.sym 24666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 24669 soc.cpu.decoded_imm[8]
.sym 24673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 24674 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 24675 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 24676 soc.cpu.decoded_imm[12]
.sym 24677 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 24679 soc.cpu.decoded_imm[11]
.sym 24681 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 24683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 24684 soc.cpu.decoded_imm[8]
.sym 24685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 24687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 24689 soc.cpu.decoded_imm[9]
.sym 24690 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 24691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 24693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 24695 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 24696 soc.cpu.decoded_imm[10]
.sym 24697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 24699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 24701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 24702 soc.cpu.decoded_imm[11]
.sym 24703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 24705 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 24707 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 24708 soc.cpu.decoded_imm[12]
.sym 24709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 24711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 24713 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 24714 soc.cpu.decoded_imm[13]
.sym 24715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 24717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 24719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 24720 soc.cpu.decoded_imm[14]
.sym 24721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 24723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 24725 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24726 soc.cpu.decoded_imm[15]
.sym 24727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 24731 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24732 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24733 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24734 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24735 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24736 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 24737 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24738 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24741 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24742 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 24743 soc.cpu.cpuregs_rs1[7]
.sym 24744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 24747 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24748 soc.cpu.decoded_imm[3]
.sym 24749 soc.cpu.cpuregs_rs1[13]
.sym 24750 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 24751 soc.cpu.decoded_imm[10]
.sym 24752 soc.cpu.reg_pc[8]
.sym 24753 soc.cpu.decoded_imm[9]
.sym 24754 soc.cpu.decoded_imm[15]
.sym 24755 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24756 soc.cpu.cpuregs_wrdata[12]
.sym 24757 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 24758 soc.cpu.timer[27]
.sym 24759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 24760 soc.cpu.irq_state[1]
.sym 24761 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 24762 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24763 soc.cpu.decoded_imm[31]
.sym 24764 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 24765 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24766 soc.cpu.cpuregs_wrdata[15]
.sym 24767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 24776 soc.cpu.decoded_imm[18]
.sym 24779 soc.cpu.decoded_imm[20]
.sym 24784 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24785 soc.cpu.decoded_imm[16]
.sym 24787 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 24791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 24792 soc.cpu.decoded_imm[22]
.sym 24793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 24795 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 24796 soc.cpu.decoded_imm[17]
.sym 24797 soc.cpu.decoded_imm[19]
.sym 24799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 24800 soc.cpu.decoded_imm[23]
.sym 24801 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 24802 soc.cpu.decoded_imm[21]
.sym 24803 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 24806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 24807 soc.cpu.decoded_imm[16]
.sym 24808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 24810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 24812 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24813 soc.cpu.decoded_imm[17]
.sym 24814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 24816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 24818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 24819 soc.cpu.decoded_imm[18]
.sym 24820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 24822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 24824 soc.cpu.decoded_imm[19]
.sym 24825 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 24828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 24830 soc.cpu.decoded_imm[20]
.sym 24831 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 24832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 24834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 24836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 24837 soc.cpu.decoded_imm[21]
.sym 24838 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 24840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 24842 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 24843 soc.cpu.decoded_imm[22]
.sym 24844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 24846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 24848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 24849 soc.cpu.decoded_imm[23]
.sym 24850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 24854 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24855 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 24856 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24857 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24858 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24859 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24860 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24861 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24863 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 24865 soc.cpu.instr_timer
.sym 24866 soc.cpu.timer[23]
.sym 24867 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24868 soc.cpu.reg_pc[18]
.sym 24869 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24870 soc.cpu.cpuregs_rs1[2]
.sym 24871 soc.cpu.reg_pc[11]
.sym 24872 soc.cpu.decoded_imm[18]
.sym 24873 soc.cpu.decoded_imm[16]
.sym 24874 soc.cpu.decoded_imm[6]
.sym 24875 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 24876 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24878 soc.cpu.count_cycle[26]
.sym 24879 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24880 soc.cpu.decoded_imm[7]
.sym 24881 soc.cpu.count_instr[25]
.sym 24882 soc.cpu.irq_pending[2]
.sym 24883 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24884 soc.cpu.count_instr[57]
.sym 24885 soc.cpu.cpuregs_waddr[0]
.sym 24886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 24887 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 24888 soc.cpu.cpuregs.wen
.sym 24889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 24890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 24896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 24897 soc.cpu.decoded_imm[27]
.sym 24900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 24901 soc.cpu.decoded_imm[29]
.sym 24902 soc.cpu.decoded_imm[28]
.sym 24904 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 24905 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 24909 soc.cpu.decoded_imm[30]
.sym 24912 soc.cpu.decoded_imm[25]
.sym 24913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 24915 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 24917 soc.cpu.decoded_imm[26]
.sym 24919 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 24923 soc.cpu.decoded_imm[31]
.sym 24924 soc.cpu.decoded_imm[24]
.sym 24926 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 24927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 24929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 24930 soc.cpu.decoded_imm[24]
.sym 24931 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 24933 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 24935 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 24936 soc.cpu.decoded_imm[25]
.sym 24937 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 24939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 24941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 24942 soc.cpu.decoded_imm[26]
.sym 24943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 24945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 24947 soc.cpu.decoded_imm[27]
.sym 24948 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 24949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 24951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 24953 soc.cpu.decoded_imm[28]
.sym 24954 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 24955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 24957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 24959 soc.cpu.decoded_imm[29]
.sym 24960 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 24961 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 24963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 24965 soc.cpu.decoded_imm[30]
.sym 24966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 24967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 24971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 24972 soc.cpu.decoded_imm[31]
.sym 24973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 24977 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24978 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24979 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24980 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24981 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24982 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24983 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24984 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24989 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24990 soc.cpu.cpuregs_wrdata[4]
.sym 24991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 24993 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24995 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 24996 soc.cpu.decoded_imm[1]
.sym 24998 soc.cpu.reg_pc[21]
.sym 24999 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25001 soc.cpu.count_cycle[25]
.sym 25002 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25003 soc.cpu.count_cycle[24]
.sym 25004 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 25005 soc.cpu.reg_pc[24]
.sym 25006 $PACKER_VCC_NET
.sym 25007 soc.cpu.reg_pc[20]
.sym 25008 soc.cpu.cpuregs_wrdata[1]
.sym 25009 $PACKER_VCC_NET
.sym 25010 soc.cpu.decoded_imm[24]
.sym 25011 soc.cpu.decoded_imm[11]
.sym 25012 $PACKER_VCC_NET
.sym 25020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 25021 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25022 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 25023 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 25024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 25025 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 25026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 25027 soc.cpu.count_cycle[25]
.sym 25028 soc.cpu.is_slli_srli_srai
.sym 25031 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 25032 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 25034 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25035 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25036 soc.cpu.instr_rdcycleh
.sym 25037 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25038 soc.cpu.count_cycle[26]
.sym 25039 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 25040 soc.cpu.cpuregs_raddr2[3]
.sym 25041 soc.cpu.count_instr[25]
.sym 25042 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25043 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25044 soc.cpu.count_instr[57]
.sym 25046 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 25047 soc.cpu.count_cycle[57]
.sym 25051 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25052 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 25054 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 25057 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25058 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25059 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25060 soc.cpu.count_cycle[25]
.sym 25063 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25064 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 25065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 25066 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25069 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 25071 soc.cpu.count_instr[57]
.sym 25072 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 25075 soc.cpu.count_cycle[57]
.sym 25076 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 25077 soc.cpu.instr_rdcycleh
.sym 25078 soc.cpu.count_instr[25]
.sym 25081 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 25083 soc.cpu.is_slli_srli_srai
.sym 25084 soc.cpu.cpuregs_raddr2[3]
.sym 25087 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25088 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25089 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 25090 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 25093 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25094 soc.cpu.count_cycle[26]
.sym 25095 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25096 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25100 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 25101 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 25102 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 25103 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 25104 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 25105 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 25106 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 25107 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 25112 soc.cpu.decoded_imm[17]
.sym 25113 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 25114 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25115 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 25116 soc.cpu.is_slli_srli_srai
.sym 25117 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 25118 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 25119 soc.cpu.decoded_imm[14]
.sym 25120 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 25121 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 25122 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 25123 UART_RX_SB_LUT4_I1_I0[3]
.sym 25124 soc.cpu.reg_pc[31]
.sym 25125 soc.cpu.cpuregs_wrdata[7]
.sym 25126 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25127 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25128 soc.cpu.cpuregs_wrdata[9]
.sym 25129 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 25130 soc.cpu.is_lui_auipc_jal
.sym 25131 soc.cpu.alu_out_q[30]
.sym 25132 soc.cpu.cpuregs_rs1[31]
.sym 25133 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 25134 soc.cpu.cpuregs_rs1[31]
.sym 25135 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 25142 soc.cpu.reg_pc[31]
.sym 25143 soc.cpu.cpuregs_rs1[31]
.sym 25144 soc.cpu.cpuregs_rs1[20]
.sym 25146 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 25150 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25151 soc.cpu.reg_pc[17]
.sym 25152 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25153 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 25154 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 25155 soc.cpu.cpuregs_rs1[24]
.sym 25157 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 25159 soc.cpu.cpuregs_rs1[17]
.sym 25160 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25163 soc.cpu.is_lui_auipc_jal
.sym 25165 soc.cpu.reg_pc[24]
.sym 25166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 25167 soc.cpu.reg_pc[20]
.sym 25171 soc.cpu.is_lui_auipc_jal
.sym 25172 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25174 soc.cpu.is_lui_auipc_jal
.sym 25175 soc.cpu.cpuregs_rs1[20]
.sym 25176 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25177 soc.cpu.reg_pc[20]
.sym 25180 soc.cpu.cpuregs_rs1[24]
.sym 25181 soc.cpu.is_lui_auipc_jal
.sym 25182 soc.cpu.reg_pc[24]
.sym 25183 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25186 soc.cpu.cpuregs_rs1[17]
.sym 25187 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25188 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 25192 soc.cpu.is_lui_auipc_jal
.sym 25193 soc.cpu.cpuregs_rs1[31]
.sym 25194 soc.cpu.reg_pc[31]
.sym 25195 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 25199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 25200 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25201 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25205 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25206 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25210 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25211 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 25212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 25213 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25216 soc.cpu.reg_pc[17]
.sym 25217 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25218 soc.cpu.is_lui_auipc_jal
.sym 25219 soc.cpu.cpuregs_rs1[17]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25235 soc.cpu.is_slli_srli_srai
.sym 25236 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 25237 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 25238 soc.cpu.cpuregs_raddr2[2]
.sym 25239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 25240 soc.cpu.reg_pc[16]
.sym 25241 soc.cpu.timer[17]
.sym 25242 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 25245 soc.cpu.decoded_imm[23]
.sym 25246 soc.cpu.alu_out_q[17]
.sym 25247 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25248 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25249 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25250 soc.cpu.irq_active
.sym 25251 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25252 soc.cpu.irq_state[1]
.sym 25253 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 25254 soc.cpu.decoded_imm[31]
.sym 25255 soc.cpu.alu_out_q[26]
.sym 25257 soc.cpu.timer[27]
.sym 25264 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25266 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 25267 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 25268 soc.cpu.cpuregs_rs1[27]
.sym 25269 soc.cpu.cpuregs_rs1[25]
.sym 25271 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 25273 soc.cpu.reg_pc[26]
.sym 25274 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 25275 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 25276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25277 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25278 soc.cpu.cpuregs_rs1[26]
.sym 25281 soc.cpu.cpuregs_rs1[28]
.sym 25283 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25284 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25285 soc.cpu.cpuregs_rs1[30]
.sym 25286 soc.cpu.cpuregs_rs1[29]
.sym 25287 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25288 soc.cpu.cpuregs_rs1[19]
.sym 25290 soc.cpu.is_lui_auipc_jal
.sym 25291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25293 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25297 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25298 soc.cpu.cpuregs_rs1[30]
.sym 25299 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 25300 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25303 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 25304 soc.cpu.cpuregs_rs1[27]
.sym 25305 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25306 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25309 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 25310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25312 soc.cpu.cpuregs_rs1[28]
.sym 25315 soc.cpu.cpuregs_rs1[26]
.sym 25316 soc.cpu.reg_pc[26]
.sym 25317 soc.cpu.is_lui_auipc_jal
.sym 25318 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25321 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25322 soc.cpu.cpuregs_rs1[26]
.sym 25323 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25324 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 25327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25328 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25329 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25330 soc.cpu.cpuregs_rs1[29]
.sym 25333 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25334 soc.cpu.cpuregs_rs1[19]
.sym 25335 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25336 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 25340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25341 soc.cpu.cpuregs_rs1[25]
.sym 25342 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25354 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3[2]
.sym 25356 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 25357 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25360 soc.cpu.instr_rdcycleh
.sym 25362 soc.cpu.reg_pc[17]
.sym 25363 soc.cpu.decoded_imm[26]
.sym 25364 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25365 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 25366 soc.cpu.is_lui_auipc_jal
.sym 25367 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25371 soc.cpu.decoded_imm[7]
.sym 25372 soc.cpu.cpuregs_waddr[0]
.sym 25373 soc.cpu.is_lui_auipc_jal
.sym 25374 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25375 soc.cpu.is_lui_auipc_jal
.sym 25376 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 25377 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25378 soc.cpu.irq_state[1]
.sym 25379 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25381 soc.cpu.timer[25]
.sym 25387 soc.cpu.irq_state[1]
.sym 25388 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 25390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25394 soc.cpu.cpuregs_rs1[25]
.sym 25395 soc.cpu.reg_pc[27]
.sym 25397 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25398 soc.cpu.is_lui_auipc_jal
.sym 25399 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25401 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25403 soc.cpu.cpuregs_rs1[27]
.sym 25405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 25411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 25412 soc.cpu.reg_pc[25]
.sym 25413 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25414 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 25416 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25417 soc.cpu.latched_store
.sym 25421 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25422 soc.cpu.irq_state[1]
.sym 25426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 25427 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25428 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25432 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25433 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 25435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25438 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25439 soc.cpu.reg_pc[25]
.sym 25440 soc.cpu.cpuregs_rs1[25]
.sym 25441 soc.cpu.is_lui_auipc_jal
.sym 25444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25445 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25446 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25450 soc.cpu.reg_pc[27]
.sym 25451 soc.cpu.is_lui_auipc_jal
.sym 25452 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25453 soc.cpu.cpuregs_rs1[27]
.sym 25457 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25462 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 25464 soc.cpu.latched_store
.sym 25466 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25468 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25481 soc.cpu.reg_pc[27]
.sym 25483 soc.cpu.reg_pc[19]
.sym 25484 soc.cpu.reg_pc[26]
.sym 25485 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25486 soc.cpu.is_lui_auipc_jal
.sym 25487 soc.cpu.cpu_state[3]
.sym 25488 soc.cpu.timer[30]
.sym 25489 soc.cpu.reg_pc[28]
.sym 25491 soc.cpu.alu_out_q[31]
.sym 25492 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25493 $PACKER_VCC_NET
.sym 25494 soc.cpu.instr_timer
.sym 25495 soc.cpu.instr_timer
.sym 25496 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25497 soc.cpu.decoded_imm[24]
.sym 25498 soc.cpu.reg_pc[25]
.sym 25499 soc.cpu.decoded_imm[18]
.sym 25500 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25501 soc.cpu.cpuregs_rs1[29]
.sym 25502 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25503 soc.cpu.decoded_imm[16]
.sym 25504 $PACKER_VCC_NET
.sym 25510 soc.cpu.irq_state[1]
.sym 25511 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 25513 soc.cpu.instr_timer
.sym 25514 soc.cpu.timer[31]
.sym 25515 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 25516 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25517 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25518 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25520 soc.cpu.irq_active
.sym 25521 soc.cpu.irq_delay
.sym 25523 soc.cpu.cpuregs_rs1[26]
.sym 25524 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25525 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25526 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25529 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25532 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25534 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 25537 soc.cpu.irq_mask[31]
.sym 25538 soc.cpu.instr_maskirq
.sym 25539 soc.cpu.decoder_trigger
.sym 25540 soc.cpu.cpuregs_rs1[31]
.sym 25541 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25543 soc.cpu.irq_delay
.sym 25545 soc.cpu.decoder_trigger
.sym 25546 soc.cpu.irq_active
.sym 25549 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 25550 soc.cpu.cpuregs_rs1[26]
.sym 25551 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25552 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25555 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25556 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 25558 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 25563 soc.cpu.irq_active
.sym 25567 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25568 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25569 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25570 soc.cpu.cpuregs_rs1[31]
.sym 25573 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25574 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25575 soc.cpu.instr_timer
.sym 25576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25579 soc.cpu.irq_state[1]
.sym 25580 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25585 soc.cpu.instr_timer
.sym 25586 soc.cpu.timer[31]
.sym 25587 soc.cpu.instr_maskirq
.sym 25588 soc.cpu.irq_mask[31]
.sym 25589 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25602 soc.cpu.is_lui_auipc_jal
.sym 25604 soc.cpu.latched_store
.sym 25605 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 25606 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 25607 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 25608 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3[2]
.sym 25609 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25610 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25612 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 25613 soc.cpu.pcpi_rs2[25]
.sym 25614 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 25615 soc.cpu.irq_pending[26]
.sym 25617 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25618 soc.cpu.irq_mask[25]
.sym 25619 soc.cpu.cpuregs_wrdata[20]
.sym 25620 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25621 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 25622 soc.cpu.is_lui_auipc_jal
.sym 25623 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25624 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25625 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 25626 soc.cpu.cpuregs_rs1[31]
.sym 25634 soc.cpu.instr_maskirq
.sym 25635 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25636 soc.cpu.irq_mask[25]
.sym 25637 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25638 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25642 soc.cpu.instr_maskirq
.sym 25644 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 25645 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25646 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25647 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25648 soc.cpu.irq_pending[25]
.sym 25649 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25650 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 25651 soc.cpu.timer[25]
.sym 25652 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 25653 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25654 soc.cpu.instr_timer
.sym 25655 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 25657 soc.cpu.irq_mask[26]
.sym 25658 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25659 soc.cpu.decoded_imm[18]
.sym 25660 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25661 soc.cpu.cpu_state[3]
.sym 25662 soc.cpu.cpuregs_rs1[25]
.sym 25663 soc.cpu.decoded_imm[16]
.sym 25666 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25668 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25672 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 25673 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25674 soc.cpu.decoded_imm[18]
.sym 25678 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 25679 soc.cpu.decoded_imm[16]
.sym 25680 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25684 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25685 soc.cpu.cpuregs_rs1[25]
.sym 25686 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25687 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25690 soc.cpu.instr_maskirq
.sym 25691 soc.cpu.irq_mask[25]
.sym 25692 soc.cpu.timer[25]
.sym 25693 soc.cpu.instr_timer
.sym 25696 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 25697 soc.cpu.irq_pending[25]
.sym 25698 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 25699 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25702 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25704 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25705 soc.cpu.cpu_state[3]
.sym 25708 soc.cpu.instr_maskirq
.sym 25710 soc.cpu.irq_mask[26]
.sym 25712 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25715 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25716 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 25717 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25718 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 25719 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25720 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25721 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 25722 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25723 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3[2]
.sym 25728 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25730 soc.cpu.cpuregs_rs1[28]
.sym 25731 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25732 soc.cpu.cpuregs_raddr2[2]
.sym 25734 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 25735 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 25737 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 25740 soc.cpu.cpuregs_wrdata[18]
.sym 25741 soc.cpu.cpuregs_wrdata[26]
.sym 25742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25743 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25744 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 25745 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25746 soc.cpu.instr_jalr
.sym 25747 soc.cpu.alu_out_q[26]
.sym 25748 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25749 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25750 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25756 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25758 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 25759 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 25760 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 25762 soc.cpu.decoder_trigger
.sym 25764 soc.cpu.irq_mask[26]
.sym 25765 soc.cpu.irq_mask[25]
.sym 25766 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25767 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 25768 soc.cpu.cpu_state[1]
.sym 25769 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 25770 soc.cpu.instr_jalr
.sym 25772 soc.cpu.instr_jal
.sym 25773 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25777 UART_RX_SB_LUT4_I1_I0[3]
.sym 25780 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25781 soc.cpu.irq_pending[25]
.sym 25783 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 25784 soc.cpu.irq_pending[26]
.sym 25789 soc.cpu.irq_mask[25]
.sym 25791 soc.cpu.irq_pending[25]
.sym 25795 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25797 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25801 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 25802 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25803 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 25804 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 25809 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 25810 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 25813 soc.cpu.instr_jal
.sym 25815 soc.cpu.decoder_trigger
.sym 25816 soc.cpu.cpu_state[1]
.sym 25819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25821 soc.cpu.instr_jalr
.sym 25825 soc.cpu.decoder_trigger
.sym 25826 UART_RX_SB_LUT4_I1_I0[3]
.sym 25827 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25828 soc.cpu.cpu_state[1]
.sym 25831 soc.cpu.irq_mask[26]
.sym 25833 soc.cpu.irq_pending[26]
.sym 25835 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 25838 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25839 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 25840 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25841 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25842 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25843 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 25844 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25845 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25847 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 25850 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25851 soc.cpu.cpuregs_wrdata[29]
.sym 25852 soc.cpu.cpuregs_rs1[20]
.sym 25853 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25854 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25855 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 25856 soc.cpu.cpuregs_wrdata[30]
.sym 25857 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 25858 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 25859 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25860 soc.cpu.cpuregs_wrdata[28]
.sym 25861 $PACKER_VCC_NET
.sym 25862 soc.cpu.cpuregs_waddr[4]
.sym 25863 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 25864 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 25865 soc.cpu.cpuregs_wrdata[17]
.sym 25866 soc.cpu.cpuregs_waddr[2]
.sym 25867 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25868 soc.cpu.cpuregs_waddr[3]
.sym 25870 soc.cpu.cpuregs_waddr[1]
.sym 25872 soc.cpu.is_lui_auipc_jal
.sym 25873 UART_RX_SB_LUT4_I1_I0[3]
.sym 25879 soc.cpu.do_waitirq
.sym 25880 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 25882 soc.cpu.decoder_trigger
.sym 25884 soc.cpu.instr_jal
.sym 25885 soc.cpu.cpuregs_rs1[26]
.sym 25887 soc.cpu.cpuregs_rs1[25]
.sym 25888 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25889 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25890 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25892 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 25896 UART_RX_SB_LUT4_I1_I0[3]
.sym 25897 soc.cpu.instr_waitirq
.sym 25899 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25900 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25901 soc.cpu.cpu_state[5]
.sym 25902 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 25903 soc.cpu.cpu_state[1]
.sym 25906 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 25908 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25909 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 25910 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25912 soc.cpu.cpuregs_rs1[26]
.sym 25918 soc.cpu.cpuregs_rs1[25]
.sym 25924 soc.cpu.instr_waitirq
.sym 25926 soc.cpu.do_waitirq
.sym 25927 soc.cpu.decoder_trigger
.sym 25932 UART_RX_SB_LUT4_I1_I0[3]
.sym 25933 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25936 soc.cpu.cpu_state[5]
.sym 25937 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 25938 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 25939 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 25942 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 25943 soc.cpu.do_waitirq
.sym 25944 soc.cpu.decoder_trigger
.sym 25945 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 25948 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25949 soc.cpu.instr_jal
.sym 25950 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25951 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25954 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 25955 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 25956 soc.cpu.cpu_state[1]
.sym 25958 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25961 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25962 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 25963 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25964 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25965 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25966 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25967 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 25968 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25969 soc.cpu.decoded_imm[22]
.sym 25970 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 25973 soc.cpu.cpuregs_rs1[25]
.sym 25974 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25975 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25976 soc.cpu.latched_is_lb
.sym 25977 soc.cpu.cpuregs_wrdata[17]
.sym 25978 soc.cpu.decoder_trigger
.sym 25979 soc.cpu.cpuregs_wrdata[21]
.sym 25980 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25981 soc.cpu.cpuregs_rs1[26]
.sym 25983 soc.cpu.cpuregs_rs1[27]
.sym 25984 $PACKER_VCC_NET
.sym 25985 $PACKER_VCC_NET
.sym 25986 soc.cpu.instr_timer
.sym 25988 soc.cpu.decoded_imm[24]
.sym 25989 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25990 $PACKER_VCC_NET
.sym 25992 soc.cpu.cpuregs_wrdata[25]
.sym 25994 UART_RX_SB_LUT4_I1_I0[3]
.sym 25995 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25996 $PACKER_VCC_NET
.sym 26002 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 26005 soc.cpu.instr_jal
.sym 26006 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 26010 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 26012 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 26013 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 26014 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26019 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26020 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 26022 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 26023 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 26026 soc.cpu.cpu_state[1]
.sym 26027 soc.cpu.instr_lhu_SB_LUT4_I1_O[2]
.sym 26029 soc.cpu.cpu_state[5]
.sym 26031 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 26033 UART_RX_SB_LUT4_I1_I0[3]
.sym 26038 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 26041 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26042 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 26044 UART_RX_SB_LUT4_I1_I0[3]
.sym 26059 soc.cpu.instr_lhu_SB_LUT4_I1_O[2]
.sym 26060 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 26061 soc.cpu.cpu_state[5]
.sym 26062 soc.cpu.cpu_state[1]
.sym 26065 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 26068 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 26071 UART_RX_SB_LUT4_I1_I0[3]
.sym 26072 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26073 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 26078 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 26079 soc.cpu.instr_jal
.sym 26080 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 26084 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 26085 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 26086 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 26087 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 26088 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 26089 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 26090 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 26091 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 26096 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 26097 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 26098 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 26099 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 26100 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 26101 soc.cpu.instr_jal
.sym 26102 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 26103 soc.cpu.decoded_imm[12]
.sym 26104 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 26105 soc.cpu.cpuregs_wrdata[30]
.sym 26106 soc.cpu.latched_is_lh
.sym 26107 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 26108 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 26110 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 26111 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 26112 soc.cpu.cpuregs_wrdata[20]
.sym 26113 $PACKER_GND_NET
.sym 26114 soc.cpu.cpu_state[3]
.sym 26115 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 26117 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 26118 soc.cpu.is_lui_auipc_jal
.sym 26119 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 26128 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26129 soc.cpu.cpu_state[1]
.sym 26130 soc.cpu.decoder_trigger
.sym 26131 soc.cpu.cpu_state[3]
.sym 26135 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 26136 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 26137 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 26138 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 26139 soc.cpu.decoder_pseudo_trigger
.sym 26143 UART_RX_SB_LUT4_I1_I0[3]
.sym 26146 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 26149 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 26150 soc.cpu.instr_lw
.sym 26151 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 26152 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 26154 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 26156 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 26159 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 26160 soc.cpu.cpu_state[3]
.sym 26161 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 26164 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 26167 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 26170 UART_RX_SB_LUT4_I1_I0[3]
.sym 26172 soc.cpu.cpu_state[1]
.sym 26178 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 26179 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 26183 soc.cpu.decoder_trigger
.sym 26185 soc.cpu.decoder_pseudo_trigger
.sym 26188 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 26189 soc.cpu.instr_lw
.sym 26191 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 26196 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 26200 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26201 UART_RX_SB_LUT4_I1_I0[3]
.sym 26202 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 26203 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 26215 soc.cpu.cpuregs.wen
.sym 26219 soc.cpu.cpuregs_rs1[30]
.sym 26222 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 26223 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26224 soc.cpu.cpuregs_wrdata[23]
.sym 26225 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 26227 soc.cpu.cpuregs_rs1[24]
.sym 26228 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 26229 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 26230 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26233 soc.cpu.cpuregs_wrdata[18]
.sym 26236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 26240 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 26252 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 26255 soc.cpu.cpu_state[1]
.sym 26264 UART_RX_SB_LUT4_I1_I0[3]
.sym 26273 $PACKER_GND_NET
.sym 26274 soc.cpu.cpu_state[3]
.sym 26275 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 26277 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 26287 soc.cpu.cpu_state[1]
.sym 26288 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 26289 soc.cpu.cpu_state[3]
.sym 26290 UART_RX_SB_LUT4_I1_I0[3]
.sym 26302 $PACKER_GND_NET
.sym 26327 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26329 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 26338 soc.cpu.instr_timer
.sym 26343 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 26344 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26345 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 26347 soc.cpu.instr_maskirq
.sym 26348 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 26350 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 26352 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 26353 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26356 soc.cpu.is_lui_auipc_jal
.sym 26361 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 26381 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 26434 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 26451 clk$SB_IO_IN_$glb_clk
.sym 26461 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 26463 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 26469 soc.cpu.latched_stalu
.sym 26470 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 26472 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26528 $PACKER_GND_NET
.sym 26545 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26552 $PACKER_GND_NET
.sym 26553 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 26555 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 26557 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 26677 iomem_wdata[26]
.sym 26688 COMM[3]$SB_IO_OUT
.sym 26694 soc.memory.rdata_1[25]
.sym 26713 flash_clk_SB_LUT4_I1_I2[3]
.sym 26723 iomem_addr[16]
.sym 26769 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 26770 iomem_wdata[21]
.sym 26771 iomem_wdata[14]
.sym 26772 iomem_wdata[30]
.sym 26810 iomem_addr[14]
.sym 26816 iomem_wdata[24]
.sym 26818 iomem_wdata[28]
.sym 26819 iomem_wdata[31]
.sym 26822 soc.cpu.instr_maskirq
.sym 26824 iomem_wdata[30]
.sym 26825 soc.cpu.instr_maskirq
.sym 26826 soc.cpu.mem_la_wdata[5]
.sym 26827 soc.cpu.cpuregs_rs1[4]
.sym 26829 iomem_wdata[27]
.sym 26869 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 26870 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 26871 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 26872 soc.cpu.irq_mask[5]
.sym 26873 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 26874 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 26875 soc.cpu.irq_mask[3]
.sym 26876 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26910 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 26911 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 26914 iomem_wdata[21]
.sym 26915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 26920 iomem_addr[11]
.sym 26921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 26922 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 26923 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 26924 COMM[3]$SB_IO_OUT
.sym 26925 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 26929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 26930 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26932 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 26971 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 26972 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 26973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 26974 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 26975 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26976 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 26978 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 27012 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27013 iomem_addr[16]
.sym 27014 soc.cpu.irq_mask[3]
.sym 27015 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27016 soc.cpu.alu_out_q[3]
.sym 27022 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 27023 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27027 soc.cpu.timer[5]
.sym 27028 soc.cpu.pcpi_rs2[21]
.sym 27029 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 27032 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27033 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 27034 soc.cpu.cpuregs_rs1[5]
.sym 27036 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 27073 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 27074 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27075 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 27076 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 27077 soc.cpu.instr_rdinstrh_SB_LUT4_I0_I2[2]
.sym 27078 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27079 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 27080 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27116 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 27117 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 27119 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 27121 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 27123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 27124 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 27126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 27127 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 27128 soc.cpu.irq_mask[0]
.sym 27129 soc.cpu.reg_pc[2]
.sym 27131 iomem_addr[16]
.sym 27132 soc.cpu.cpuregs_rs1[7]
.sym 27135 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 27137 soc.cpu.cpuregs_rs1[5]
.sym 27138 soc.cpu.cpuregs_rs1[3]
.sym 27175 iomem_wdata[19]
.sym 27176 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 27177 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 27178 iomem_wdata[17]
.sym 27179 iomem_wdata[22]
.sym 27180 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27181 iomem_wdata[23]
.sym 27182 iomem_wdata[20]
.sym 27217 soc.cpu.count_cycle[6]
.sym 27218 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 27220 soc.memory.wen[3]
.sym 27221 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 27225 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27229 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 27230 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27231 soc.cpu.reg_pc[7]
.sym 27234 soc.cpu.mem_la_wdata[5]
.sym 27235 soc.cpu.cpuregs_rs1[4]
.sym 27236 soc.cpu.instr_maskirq
.sym 27237 soc.cpu.instr_maskirq
.sym 27238 soc.cpu.instr_rdcycleh
.sym 27239 soc.cpu.instr_rdcycleh
.sym 27240 soc.cpu.mem_la_wdata[5]
.sym 27277 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27278 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27279 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27280 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27281 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27282 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27283 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 27284 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27319 soc.cpu.timer[7]
.sym 27322 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 27323 soc.cpu.count_cycle[15]
.sym 27324 soc.cpu.count_cycle[37]
.sym 27327 soc.cpu.trap_SB_LUT4_I2_O
.sym 27328 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 27329 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 27331 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 27332 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 27333 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 27335 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 27336 soc.cpu.mem_la_wdata[7]
.sym 27337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27338 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27340 soc.cpu.count_cycle[8]
.sym 27341 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 27342 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27379 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 27380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27381 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27382 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27383 soc.cpu.instr_rdinstrh_SB_LUT4_I0_1_O[2]
.sym 27384 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27385 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 27386 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 27421 soc.cpu.timer[10]
.sym 27422 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 27423 soc.cpu.count_instr[25]
.sym 27425 soc.cpu.count_cycle[40]
.sym 27428 soc.cpu.count_cycle[34]
.sym 27430 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 27431 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 27433 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 27434 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27435 soc.cpu.count_cycle[17]
.sym 27437 soc.cpu.count_instr[16]
.sym 27438 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27439 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27440 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 27441 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 27442 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 27443 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 27444 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27481 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 27482 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 27484 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27485 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27486 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 27487 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27488 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 27524 soc.cpu.irq_mask[8]
.sym 27525 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 27527 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27528 soc.cpu.count_cycle[36]
.sym 27530 soc.cpu.timer[15]
.sym 27533 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 27535 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 27536 soc.cpu.irq_mask[0]
.sym 27537 soc.cpu.reg_pc[2]
.sym 27538 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 27539 iomem_addr[16]
.sym 27540 soc.cpu.cpuregs_rs1[7]
.sym 27541 soc.cpu.count_cycle[29]
.sym 27543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 27544 soc.cpu.cpuregs_rs1[5]
.sym 27545 soc.cpu.count_instr[24]
.sym 27546 soc.cpu.cpuregs_rs1[3]
.sym 27583 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27584 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 27585 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27586 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27587 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27588 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27589 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 27590 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 27625 soc.cpu.count_cycle[46]
.sym 27626 soc.cpu.count_cycle[42]
.sym 27627 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27629 iomem_wdata[16]
.sym 27630 iomem_addr[13]
.sym 27631 soc.cpu.alu_out_q[14]
.sym 27633 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27634 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27635 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 27637 soc.cpu.cpuregs_rs1[13]
.sym 27638 soc.cpu.cpuregs_rs1[15]
.sym 27641 soc.cpu.cpuregs_rs1[8]
.sym 27642 soc.cpu.cpuregs_rs1[4]
.sym 27643 soc.cpu.reg_pc[7]
.sym 27644 soc.cpu.instr_maskirq
.sym 27645 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 27647 soc.cpu.instr_rdcycleh
.sym 27648 soc.cpu.mem_la_wdata[5]
.sym 27685 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 27686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27687 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 27688 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 27689 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27690 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27691 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27692 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27727 soc.cpu.irq_state[1]
.sym 27728 soc.cpu.cpuregs_rs1[9]
.sym 27731 soc.cpu.count_cycle[18]
.sym 27733 soc.cpu.count_instr[54]
.sym 27734 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 27735 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 27737 soc.cpu.alu_out_q[7]
.sym 27738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 27739 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 27740 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 27742 soc.cpu.cpuregs_rs1[9]
.sym 27743 soc.cpu.cpuregs_rs1[14]
.sym 27744 soc.cpu.mem_la_wdata[7]
.sym 27746 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 27748 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 27749 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 27750 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27787 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27788 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27789 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27791 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27792 soc.cpu.mem_la_wdata[5]
.sym 27793 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27794 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27829 soc.cpu.alu_out_q[9]
.sym 27830 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 27831 soc.cpu.count_instr[57]
.sym 27835 soc.cpu.irq_state[1]
.sym 27836 soc.cpu.irq_pending[2]
.sym 27837 soc.cpu.count_instr[63]
.sym 27838 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 27839 soc.cpu.count_cycle[55]
.sym 27840 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 27841 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 27842 soc.cpu.count_cycle[52]
.sym 27843 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 27844 soc.cpu.mem_la_wdata[5]
.sym 27845 soc.cpu.cpuregs_rs1[2]
.sym 27846 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27847 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27848 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 27849 soc.cpu.mem_la_wdata[7]
.sym 27850 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 27851 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27852 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 27889 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 27890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 27891 soc.cpu.mem_la_wdata[7]
.sym 27892 soc.cpu.cpuregs_wrdata[0]
.sym 27893 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 27894 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 27896 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 27931 soc.cpu.count_cycle[62]
.sym 27933 soc.cpu.count_cycle[23]
.sym 27934 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 27935 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 27937 soc.cpu.cpuregs_wrdata[1]
.sym 27939 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27942 soc.cpu.count_cycle[20]
.sym 27943 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 27944 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 27946 soc.cpu.count_cycle[61]
.sym 27947 soc.cpu.cpuregs_rs1[5]
.sym 27948 soc.cpu.cpuregs_wrdata[5]
.sym 27949 soc.cpu.count_cycle[29]
.sym 27950 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 27951 soc.cpu.reg_pc[2]
.sym 27952 soc.cpu.cpuregs_rs1[7]
.sym 27953 soc.cpu.cpuregs_wrdata[6]
.sym 27954 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 27991 soc.cpu.cpuregs_rs1[5]
.sym 27992 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 27993 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 27994 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 27995 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 27996 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 27997 soc.cpu.cpuregs_rs1[15]
.sym 27998 soc.cpu.cpuregs_rs1[9]
.sym 28029 soc.cpu.reg_pc[15]
.sym 28032 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28033 soc.cpu.cpuregs_wrdata[2]
.sym 28034 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 28036 soc.cpu.decoded_imm[7]
.sym 28039 soc.cpu.cpuregs_wrdata[7]
.sym 28040 soc.cpu.decoded_imm[8]
.sym 28041 soc.cpu.alu_out_q[15]
.sym 28043 soc.cpu.cpuregs_wrdata[9]
.sym 28044 soc.cpu.cpuregs_rs1[11]
.sym 28045 soc.cpu.cpuregs_rs1[13]
.sym 28047 soc.cpu.cpuregs_wrdata[0]
.sym 28048 soc.cpu.cpuregs_rs1[8]
.sym 28049 soc.cpu.cpuregs_wrdata[14]
.sym 28050 soc.cpu.cpuregs_rs1[15]
.sym 28051 soc.cpu.cpuregs_wrdata[1]
.sym 28052 soc.cpu.cpuregs_rs1[9]
.sym 28053 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 28054 soc.cpu.cpuregs_rs1[4]
.sym 28055 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28056 soc.cpu.instr_maskirq
.sym 28093 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 28094 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 28095 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 28096 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 28097 soc.cpu.cpuregs_rs1[7]
.sym 28098 soc.cpu.cpuregs_rs1[1]
.sym 28099 soc.cpu.cpuregs_rs1[13]
.sym 28100 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 28133 soc.cpu.decoded_imm[21]
.sym 28134 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 28135 soc.cpu.cpuregs_wrdata[12]
.sym 28136 soc.cpu.reg_pc[1]
.sym 28137 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 28138 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 28139 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 28140 soc.cpu.cpuregs_rs1[9]
.sym 28141 soc.cpu.cpuregs_wrdata[15]
.sym 28142 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 28143 soc.cpu.decoded_imm[5]
.sym 28146 soc.cpu.irq_state[1]
.sym 28147 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 28148 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 28150 soc.cpu.cpuregs_rs1[14]
.sym 28151 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 28152 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 28153 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 28154 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28155 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28156 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 28157 soc.cpu.cpuregs_rs1[9]
.sym 28158 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 28195 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 28196 soc.cpu.cpuregs_rs1[8]
.sym 28197 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 28198 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 28199 soc.cpu.cpuregs_rs1[4]
.sym 28200 soc.cpu.cpuregs_rs1[2]
.sym 28201 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 28202 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 28235 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28236 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28237 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 28238 soc.cpu.timer[21]
.sym 28239 UART_RX_SB_LUT4_I1_I0[3]
.sym 28241 soc.cpu.alu_out_q[0]
.sym 28243 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 28244 soc.cpu.decoded_imm[2]
.sym 28245 soc.cpu.decoded_imm[8]
.sym 28249 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 28250 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28251 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 28252 soc.cpu.cpuregs_rs1[2]
.sym 28253 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 28254 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28255 soc.cpu.cpuregs_wrdata[3]
.sym 28256 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 28257 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 28258 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 28259 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28260 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 28266 soc.cpu.cpuregs_wrdata[11]
.sym 28267 $PACKER_VCC_NET
.sym 28268 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 28269 $PACKER_VCC_NET
.sym 28272 soc.cpu.cpuregs_wrdata[9]
.sym 28275 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 28278 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28281 soc.cpu.cpuregs_wrdata[12]
.sym 28284 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28285 soc.cpu.cpuregs_wrdata[10]
.sym 28287 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28290 soc.cpu.cpuregs_wrdata[8]
.sym 28291 soc.cpu.cpuregs_wrdata[15]
.sym 28292 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 28293 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28295 soc.cpu.cpuregs_wrdata[13]
.sym 28296 soc.cpu.cpuregs_wrdata[14]
.sym 28297 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28298 soc.cpu.cpuregs_rs1[14]
.sym 28299 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 28300 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 28301 soc.cpu.cpuregs_rs1[3]
.sym 28302 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 28303 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 28304 soc.cpu.cpuregs_rs1[0]
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 28314 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28316 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28317 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 28318 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28339 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 28340 soc.cpu.decoded_imm[19]
.sym 28342 soc.cpu.alu_out_q[24]
.sym 28343 $PACKER_VCC_NET
.sym 28345 $PACKER_VCC_NET
.sym 28346 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28347 soc.cpu.alu_out_q[25]
.sym 28348 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 28349 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 28350 soc.cpu.alu_out_q[21]
.sym 28351 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 28352 soc.cpu.cpuregs_wrdata[5]
.sym 28353 soc.cpu.cpuregs_waddr[3]
.sym 28354 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 28355 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28356 soc.cpu.cpuregs_wrdata[8]
.sym 28357 soc.cpu.cpuregs_wrdata[6]
.sym 28358 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 28359 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 28360 soc.cpu.cpuregs_waddr[4]
.sym 28361 soc.cpu.cpuregs_wrdata[13]
.sym 28362 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 28370 soc.cpu.cpuregs_waddr[4]
.sym 28371 soc.cpu.cpuregs_wrdata[4]
.sym 28373 soc.cpu.cpuregs_wrdata[2]
.sym 28375 soc.cpu.cpuregs_wrdata[5]
.sym 28377 soc.cpu.cpuregs_wrdata[7]
.sym 28378 soc.cpu.cpuregs_waddr[3]
.sym 28381 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28382 soc.cpu.cpuregs_wrdata[6]
.sym 28386 soc.cpu.cpuregs_wrdata[1]
.sym 28387 $PACKER_VCC_NET
.sym 28389 soc.cpu.cpuregs_wrdata[0]
.sym 28390 soc.cpu.cpuregs_waddr[2]
.sym 28393 soc.cpu.cpuregs_wrdata[3]
.sym 28394 soc.cpu.cpuregs.wen
.sym 28396 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28397 soc.cpu.cpuregs_waddr[0]
.sym 28398 soc.cpu.cpuregs_waddr[1]
.sym 28399 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28400 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 28401 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28402 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 28403 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 28404 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 28405 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 28406 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28442 soc.cpu.decoded_imm[22]
.sym 28443 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 28445 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 28446 soc.cpu.cpuregs_rs1[0]
.sym 28447 soc.cpu.reg_pc[23]
.sym 28448 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 28449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28450 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 28451 soc.cpu.reg_pc[19]
.sym 28452 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 28453 soc.cpu.instr_maskirq
.sym 28454 soc.cpu.cpuregs_rs1[22]
.sym 28455 soc.cpu.cpuregs_wrdata[0]
.sym 28456 soc.cpu.cpuregs_waddr[2]
.sym 28457 soc.cpu.cpuregs_wrdata[14]
.sym 28458 soc.cpu.cpuregs_wrdata[11]
.sym 28459 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28460 soc.cpu.cpuregs_rs1[16]
.sym 28461 soc.cpu.cpuregs_rs1[18]
.sym 28462 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28463 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28464 soc.cpu.cpuregs_waddr[1]
.sym 28469 soc.cpu.cpuregs_wrdata[12]
.sym 28471 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 28473 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28476 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28478 soc.cpu.cpuregs_wrdata[10]
.sym 28479 soc.cpu.cpuregs_wrdata[15]
.sym 28481 soc.cpu.cpuregs_wrdata[11]
.sym 28482 soc.cpu.cpuregs_wrdata[14]
.sym 28487 $PACKER_VCC_NET
.sym 28489 $PACKER_VCC_NET
.sym 28490 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28493 soc.cpu.cpuregs_wrdata[9]
.sym 28494 soc.cpu.cpuregs_wrdata[8]
.sym 28495 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28497 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28499 soc.cpu.cpuregs_wrdata[13]
.sym 28500 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28501 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 28502 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 28503 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 28504 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 28505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 28506 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 28507 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 28508 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28518 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28520 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28521 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 28522 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[10]
.sym 28532 soc.cpu.cpuregs_wrdata[11]
.sym 28533 soc.cpu.cpuregs_wrdata[12]
.sym 28534 soc.cpu.cpuregs_wrdata[13]
.sym 28535 soc.cpu.cpuregs_wrdata[14]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[8]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28540 soc.cpu.cpuregs_wrdata[21]
.sym 28541 soc.cpu.cpuregs_wrdata[21]
.sym 28543 soc.cpu.reg_pc[29]
.sym 28544 soc.cpu.cpuregs_wrdata[10]
.sym 28545 soc.cpu.irq_pending[16]
.sym 28546 soc.cpu.alu_out_q[22]
.sym 28547 soc.cpu.reg_pc[25]
.sym 28548 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 28549 soc.cpu.alu_out_q[26]
.sym 28550 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28551 soc.cpu.irq_mask[21]
.sym 28552 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 28553 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 28554 soc.cpu.reg_pc[26]
.sym 28555 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28556 soc.cpu.decoded_imm[10]
.sym 28557 soc.cpu.timer[20]
.sym 28558 soc.cpu.timer[16]
.sym 28559 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 28560 soc.cpu.cpuregs_rs1[21]
.sym 28561 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 28562 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28563 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28564 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 28565 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 28566 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28574 soc.cpu.cpuregs_wrdata[1]
.sym 28575 $PACKER_VCC_NET
.sym 28579 soc.cpu.cpuregs_wrdata[5]
.sym 28582 soc.cpu.cpuregs.wen
.sym 28585 soc.cpu.cpuregs_waddr[0]
.sym 28586 soc.cpu.cpuregs_wrdata[6]
.sym 28587 soc.cpu.cpuregs_waddr[3]
.sym 28588 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28589 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28590 soc.cpu.cpuregs_waddr[4]
.sym 28593 soc.cpu.cpuregs_wrdata[0]
.sym 28594 soc.cpu.cpuregs_waddr[2]
.sym 28595 soc.cpu.cpuregs_wrdata[7]
.sym 28596 soc.cpu.cpuregs_wrdata[4]
.sym 28597 soc.cpu.cpuregs_wrdata[3]
.sym 28598 soc.cpu.cpuregs_wrdata[2]
.sym 28602 soc.cpu.cpuregs_waddr[1]
.sym 28603 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 28604 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 28605 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28606 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28607 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 28608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 28609 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 28610 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[1]
.sym 28634 soc.cpu.cpuregs_wrdata[2]
.sym 28635 soc.cpu.cpuregs_wrdata[3]
.sym 28636 soc.cpu.cpuregs_wrdata[4]
.sym 28637 soc.cpu.cpuregs_wrdata[5]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28645 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 28646 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 28647 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 28649 soc.cpu.irq_state[1]
.sym 28650 soc.cpu.cpuregs.wen
.sym 28652 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 28653 soc.cpu.decoded_imm[1]
.sym 28654 soc.cpu.is_lui_auipc_jal
.sym 28655 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 28656 soc.cpu.is_lui_auipc_jal
.sym 28657 soc.cpu.irq_mask[24]
.sym 28658 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 28659 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 28660 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 28661 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 28662 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28663 soc.cpu.cpuregs_wrdata[3]
.sym 28664 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 28665 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 28666 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 28667 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28668 soc.cpu.irq_mask[16]
.sym 28705 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 28706 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 28707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 28708 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28709 soc.cpu.irq_mask[20]
.sym 28710 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 28711 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28747 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 28748 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 28749 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 28751 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 28752 soc.cpu.count_cycle[24]
.sym 28753 soc.cpu.decoded_imm[19]
.sym 28754 soc.cpu.reg_pc[24]
.sym 28755 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 28756 soc.cpu.reg_pc[20]
.sym 28757 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 28758 soc.cpu.decoded_imm[11]
.sym 28759 soc.cpu.irq_mask[23]
.sym 28760 soc.cpu.cpuregs_waddr[4]
.sym 28761 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28762 soc.cpu.cpuregs_rs1[17]
.sym 28763 soc.cpu.cpuregs_waddr[4]
.sym 28764 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 28765 soc.cpu.cpuregs_waddr[3]
.sym 28767 soc.cpu.alu_out_q[19]
.sym 28768 soc.cpu.cpuregs_wrdata[22]
.sym 28769 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 28770 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 28807 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28808 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 28809 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 28810 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 28811 soc.cpu.irq_mask[18]
.sym 28812 soc.cpu.irq_mask[16]
.sym 28813 soc.cpu.irq_mask[23]
.sym 28814 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28849 soc.cpu.alu_out_q[30]
.sym 28850 soc.cpu.alu_out_q[27]
.sym 28852 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 28853 soc.cpu.cpuregs_wrdata[20]
.sym 28854 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28855 soc.cpu.cpuregs_rs1[31]
.sym 28856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 28858 soc.cpu.is_lui_auipc_jal
.sym 28859 soc.cpu.reg_pc[31]
.sym 28860 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 28861 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 28862 soc.cpu.cpuregs_rs1[22]
.sym 28863 soc.cpu.cpuregs_raddr2[1]
.sym 28864 soc.cpu.cpuregs_rs1[20]
.sym 28865 soc.cpu.cpuregs_wrdata[16]
.sym 28866 soc.cpu.instr_timer
.sym 28867 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28868 soc.cpu.cpuregs_rs1[18]
.sym 28869 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 28870 soc.cpu.cpuregs_rs1[19]
.sym 28871 soc.cpu.cpuregs_rs1[24]
.sym 28872 soc.cpu.cpuregs_rs1[16]
.sym 28909 soc.cpu.irq_mask[17]
.sym 28910 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28911 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 28912 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_O_I3[2]
.sym 28913 soc.cpu.irq_mask[29]
.sym 28914 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 28915 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3[2]
.sym 28916 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28951 soc.cpu.cpuregs_wrdata[18]
.sym 28952 soc.cpu.decoded_imm[31]
.sym 28953 soc.cpu.irq_state[1]
.sym 28954 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 28956 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28957 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 28958 soc.cpu.timer[27]
.sym 28959 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 28960 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 28962 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 28963 soc.cpu.cpuregs_rs1[21]
.sym 28964 soc.cpu.cpuregs_rs1[27]
.sym 28965 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 28966 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 28967 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28968 soc.cpu.decoded_imm[10]
.sym 28969 soc.cpu.cpuregs_wrdata[31]
.sym 28970 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 28971 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28972 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 28973 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 28974 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29011 soc.cpu.cpuregs_rs1[22]
.sym 29012 soc.cpu.cpuregs_rs1[20]
.sym 29013 soc.cpu.cpuregs_rs1[29]
.sym 29014 soc.cpu.cpuregs_rs1[18]
.sym 29015 soc.cpu.cpuregs_rs1[19]
.sym 29016 soc.cpu.cpuregs_rs1[16]
.sym 29017 soc.cpu.cpuregs_rs1[21]
.sym 29018 soc.cpu.cpuregs_rs1[17]
.sym 29053 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 29054 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 29055 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 29056 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 29057 soc.cpu.cpu_state[0]
.sym 29058 soc.cpu.cpuregs_waddr[0]
.sym 29059 soc.cpu.is_lui_auipc_jal
.sym 29060 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 29061 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29062 soc.cpu.decoded_imm[7]
.sym 29063 soc.cpu.cpuregs_wrdata[17]
.sym 29064 soc.cpu.irq_state[1]
.sym 29065 soc.cpu.irq_mask[24]
.sym 29067 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29068 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 29069 soc.cpu.cpuregs_wrdata[27]
.sym 29070 soc.cpu.pcpi_rs2[24]
.sym 29072 soc.cpu.pcpi_rs2[21]
.sym 29073 soc.cpu.irq_mask[31]
.sym 29074 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29075 soc.cpu.cpuregs_wrdata[24]
.sym 29076 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 29081 soc.cpu.cpuregs_wrdata[24]
.sym 29082 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 29083 $PACKER_VCC_NET
.sym 29084 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29085 $PACKER_VCC_NET
.sym 29086 soc.cpu.cpuregs_wrdata[27]
.sym 29090 soc.cpu.cpuregs_wrdata[30]
.sym 29092 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 29093 soc.cpu.cpuregs_wrdata[29]
.sym 29094 soc.cpu.cpuregs_wrdata[28]
.sym 29095 soc.cpu.cpuregs_wrdata[25]
.sym 29101 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 29105 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29107 soc.cpu.cpuregs_wrdata[31]
.sym 29108 soc.cpu.cpuregs_wrdata[26]
.sym 29109 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29112 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29113 soc.cpu.cpuregs_rs1[27]
.sym 29114 soc.cpu.irq_mask[27]
.sym 29115 soc.cpu.irq_mask[31]
.sym 29116 soc.cpu.cpuregs_rs1[31]
.sym 29117 soc.cpu.cpuregs_rs1[25]
.sym 29118 soc.cpu.irq_mask[30]
.sym 29119 soc.cpu.irq_mask[24]
.sym 29120 soc.cpu.cpuregs_rs1[26]
.sym 29121 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29122 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29123 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29125 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29126 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29127 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29128 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29129 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29130 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 29132 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29133 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 29134 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 29140 clk$SB_IO_IN_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 soc.cpu.cpuregs_wrdata[26]
.sym 29144 soc.cpu.cpuregs_wrdata[27]
.sym 29145 soc.cpu.cpuregs_wrdata[28]
.sym 29146 soc.cpu.cpuregs_wrdata[29]
.sym 29147 soc.cpu.cpuregs_wrdata[30]
.sym 29148 soc.cpu.cpuregs_wrdata[31]
.sym 29149 soc.cpu.cpuregs_wrdata[24]
.sym 29150 soc.cpu.cpuregs_wrdata[25]
.sym 29155 soc.cpu.irq_mask[28]
.sym 29156 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 29157 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 29158 soc.cpu.decoded_imm[16]
.sym 29159 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 29160 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 29161 soc.cpu.reg_pc[25]
.sym 29162 soc.cpu.cpuregs_rs1[22]
.sym 29163 soc.cpu.cpuregs_wrdata[25]
.sym 29164 soc.cpu.decoded_imm[18]
.sym 29165 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 29166 soc.cpu.cpuregs_rs1[29]
.sym 29167 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 29168 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 29169 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29170 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 29171 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 29172 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 29173 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 29174 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 29175 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 29176 soc.cpu.cpuregs_wrdata[22]
.sym 29177 soc.cpu.cpuregs_rs1[17]
.sym 29178 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 29184 soc.cpu.cpuregs_wrdata[21]
.sym 29185 soc.cpu.cpuregs_wrdata[20]
.sym 29186 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29187 $PACKER_VCC_NET
.sym 29190 soc.cpu.cpuregs_wrdata[17]
.sym 29194 soc.cpu.cpuregs.wen
.sym 29196 soc.cpu.cpuregs_wrdata[18]
.sym 29199 soc.cpu.cpuregs_wrdata[22]
.sym 29200 soc.cpu.cpuregs_waddr[4]
.sym 29201 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29203 soc.cpu.cpuregs_wrdata[16]
.sym 29204 soc.cpu.cpuregs_waddr[2]
.sym 29206 soc.cpu.cpuregs_wrdata[19]
.sym 29208 soc.cpu.cpuregs_waddr[1]
.sym 29209 soc.cpu.cpuregs_wrdata[23]
.sym 29211 soc.cpu.cpuregs_waddr[0]
.sym 29214 soc.cpu.cpuregs_waddr[3]
.sym 29215 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 29216 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 29217 soc.cpu.pcpi_rs2[24]
.sym 29218 soc.cpu.pcpi_rs2[21]
.sym 29219 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 29220 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 29221 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 29222 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 29223 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29224 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29225 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29226 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29227 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29228 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29229 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29230 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29231 soc.cpu.cpuregs_waddr[0]
.sym 29232 soc.cpu.cpuregs_waddr[1]
.sym 29234 soc.cpu.cpuregs_waddr[2]
.sym 29235 soc.cpu.cpuregs_waddr[3]
.sym 29236 soc.cpu.cpuregs_waddr[4]
.sym 29242 clk$SB_IO_IN_$glb_clk
.sym 29243 soc.cpu.cpuregs.wen
.sym 29244 soc.cpu.cpuregs_wrdata[16]
.sym 29245 soc.cpu.cpuregs_wrdata[17]
.sym 29246 soc.cpu.cpuregs_wrdata[18]
.sym 29247 soc.cpu.cpuregs_wrdata[19]
.sym 29248 soc.cpu.cpuregs_wrdata[20]
.sym 29249 soc.cpu.cpuregs_wrdata[21]
.sym 29250 soc.cpu.cpuregs_wrdata[22]
.sym 29251 soc.cpu.cpuregs_wrdata[23]
.sym 29252 $PACKER_VCC_NET
.sym 29253 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29257 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 29258 soc.cpu.irq_mask[24]
.sym 29259 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 29260 soc.cpu.cpuregs_rs1[31]
.sym 29261 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 29262 soc.cpu.cpuregs.wen
.sym 29263 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 29264 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29265 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29266 soc.cpu.irq_mask[27]
.sym 29267 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29268 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 29269 soc.cpu.cpuregs_wrdata[16]
.sym 29270 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29271 soc.cpu.cpuregs_rs1[24]
.sym 29272 soc.cpu.cpuregs_wrdata[19]
.sym 29273 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 29274 soc.cpu.pcpi_rs2[30]
.sym 29275 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29276 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 29277 soc.cpu.cpuregs_wrdata[29]
.sym 29278 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 29279 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 29280 soc.cpu.instr_rdcycle
.sym 29287 soc.cpu.cpuregs_wrdata[30]
.sym 29292 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29293 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29294 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 29296 soc.cpu.cpuregs_wrdata[26]
.sym 29300 soc.cpu.cpuregs_wrdata[28]
.sym 29302 soc.cpu.cpuregs_wrdata[29]
.sym 29303 $PACKER_VCC_NET
.sym 29305 $PACKER_VCC_NET
.sym 29306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29308 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29311 soc.cpu.cpuregs_wrdata[31]
.sym 29312 soc.cpu.cpuregs_wrdata[24]
.sym 29313 soc.cpu.cpuregs_wrdata[27]
.sym 29314 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29315 soc.cpu.cpuregs_wrdata[25]
.sym 29316 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 29317 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 29318 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 29319 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 29320 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 29321 soc.cpu.cpuregs_rs1[30]
.sym 29322 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29323 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 29324 soc.cpu.cpuregs_rs1[24]
.sym 29325 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29326 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29327 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29328 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29330 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29331 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29332 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29333 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 29334 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 29336 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29337 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 29338 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29344 clk$SB_IO_IN_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 soc.cpu.cpuregs_wrdata[26]
.sym 29348 soc.cpu.cpuregs_wrdata[27]
.sym 29349 soc.cpu.cpuregs_wrdata[28]
.sym 29350 soc.cpu.cpuregs_wrdata[29]
.sym 29351 soc.cpu.cpuregs_wrdata[30]
.sym 29352 soc.cpu.cpuregs_wrdata[31]
.sym 29353 soc.cpu.cpuregs_wrdata[24]
.sym 29354 soc.cpu.cpuregs_wrdata[25]
.sym 29355 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 29356 soc.cpu.decoded_imm[21]
.sym 29359 soc.cpu.pcpi_rs2[23]
.sym 29360 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29361 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 29362 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 29363 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 29364 soc.cpu.cpuregs_wrdata[26]
.sym 29365 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 29366 soc.cpu.decoded_imm[25]
.sym 29367 soc.cpu.instr_jalr
.sym 29368 soc.cpu.cpuregs_wrdata[28]
.sym 29369 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 29370 soc.cpu.alu_out_q[26]
.sym 29372 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 29373 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 29374 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29375 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 29377 soc.cpu.cpuregs_wrdata[31]
.sym 29378 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29381 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 29390 soc.cpu.cpuregs_waddr[0]
.sym 29391 $PACKER_VCC_NET
.sym 29395 soc.cpu.cpuregs_waddr[4]
.sym 29396 soc.cpu.cpuregs_waddr[1]
.sym 29397 soc.cpu.cpuregs_wrdata[17]
.sym 29398 soc.cpu.cpuregs.wen
.sym 29401 soc.cpu.cpuregs_wrdata[23]
.sym 29402 soc.cpu.cpuregs_waddr[3]
.sym 29403 soc.cpu.cpuregs_wrdata[22]
.sym 29407 soc.cpu.cpuregs_wrdata[16]
.sym 29408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29409 soc.cpu.cpuregs_wrdata[18]
.sym 29410 soc.cpu.cpuregs_wrdata[19]
.sym 29415 soc.cpu.cpuregs_waddr[2]
.sym 29416 soc.cpu.cpuregs_wrdata[20]
.sym 29417 soc.cpu.cpuregs_wrdata[21]
.sym 29418 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29419 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 29420 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 29421 soc.cpu.pcpi_rs2[30]
.sym 29422 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 29425 soc.cpu.reg_op2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 29426 soc.cpu.reg_op2_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 29427 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29428 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29429 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29430 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29431 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29432 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29433 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29434 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29435 soc.cpu.cpuregs_waddr[0]
.sym 29436 soc.cpu.cpuregs_waddr[1]
.sym 29438 soc.cpu.cpuregs_waddr[2]
.sym 29439 soc.cpu.cpuregs_waddr[3]
.sym 29440 soc.cpu.cpuregs_waddr[4]
.sym 29446 clk$SB_IO_IN_$glb_clk
.sym 29447 soc.cpu.cpuregs.wen
.sym 29448 soc.cpu.cpuregs_wrdata[16]
.sym 29449 soc.cpu.cpuregs_wrdata[17]
.sym 29450 soc.cpu.cpuregs_wrdata[18]
.sym 29451 soc.cpu.cpuregs_wrdata[19]
.sym 29452 soc.cpu.cpuregs_wrdata[20]
.sym 29453 soc.cpu.cpuregs_wrdata[21]
.sym 29454 soc.cpu.cpuregs_wrdata[22]
.sym 29455 soc.cpu.cpuregs_wrdata[23]
.sym 29456 $PACKER_VCC_NET
.sym 29458 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29461 soc.cpu.cpuregs_waddr[2]
.sym 29462 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 29464 soc.cpu.cpuregs_waddr[0]
.sym 29465 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 29466 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 29467 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 29468 display.refresh_timer_state[0]
.sym 29469 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 29470 soc.cpu.cpuregs_waddr[3]
.sym 29471 soc.cpu.cpuregs_waddr[4]
.sym 29472 soc.cpu.cpuregs_waddr[1]
.sym 29476 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29477 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 29528 soc.cpu.latched_stalu
.sym 29563 soc.cpu.instr_timer
.sym 29565 $PACKER_VCC_NET
.sym 29566 soc.cpu.decoded_imm[17]
.sym 29567 soc.cpu.decoded_imm[24]
.sym 29569 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29571 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 29573 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29661 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29663 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 29664 $PACKER_GND_NET
.sym 29666 soc.cpu.latched_stalu
.sym 29668 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29669 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 29670 soc.cpu.cpu_state[3]
.sym 29671 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 29697 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29715 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29728 SEG[6]$SB_IO_OUT
.sym 29731 SEG[2]$SB_IO_OUT
.sym 29737 SEG[6]$SB_IO_OUT
.sym 29738 SEG[2]$SB_IO_OUT
.sym 29753 SEG[6]$SB_IO_OUT
.sym 29754 SEG[2]$SB_IO_OUT
.sym 29757 SEG[3]$SB_IO_OUT
.sym 29758 SEG[4]$SB_IO_OUT
.sym 29763 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29765 soc.cpu.pcpi_rs2[30]
.sym 29767 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 29772 soc.cpu.cpuregs_rs1[3]
.sym 29776 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29787 COMM[3]$SB_IO_OUT
.sym 29798 soc.memory.rdata_1[25]
.sym 29802 soc.memory.rdata_0[16]
.sym 29815 flash_clk_SB_LUT4_I1_I2[3]
.sym 29816 soc.memory.rdata_1[21]
.sym 29818 soc.memory.rdata_0[25]
.sym 29821 soc.memory.rdata_1[16]
.sym 29823 soc.memory.rdata_0[21]
.sym 29824 iomem_addr[16]
.sym 29828 iomem_addr[16]
.sym 29829 soc.memory.rdata_1[16]
.sym 29830 flash_clk_SB_LUT4_I1_I2[3]
.sym 29831 soc.memory.rdata_0[16]
.sym 29840 flash_clk_SB_LUT4_I1_I2[3]
.sym 29841 soc.memory.rdata_1[25]
.sym 29842 iomem_addr[16]
.sym 29843 soc.memory.rdata_0[25]
.sym 29852 iomem_addr[16]
.sym 29853 soc.memory.rdata_1[21]
.sym 29854 flash_clk_SB_LUT4_I1_I2[3]
.sym 29855 soc.memory.rdata_0[21]
.sym 29890 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29892 soc.cpu.instr_rdinstrh_SB_LUT4_I0_1_O[2]
.sym 29904 iomem_wdata[25]
.sym 29910 soc.memory.rdata_1[21]
.sym 29912 soc.memory.rdata_0[25]
.sym 29914 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 29921 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29936 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29942 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29943 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29947 iomem_wdata[21]
.sym 30047 soc.cpu.count_instr[0]
.sym 30052 iomem_wdata[25]
.sym 30060 iomem_wdata[27]
.sym 30061 iomem_addr[15]
.sym 30063 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30064 iomem_wdata[14]
.sym 30066 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30067 soc.cpu.is_lui_auipc_jal
.sym 30068 soc.cpu.count_cycle[3]
.sym 30069 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30071 soc.cpu.instr_timer
.sym 30073 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30074 soc.cpu.instr_timer
.sym 30075 soc.cpu.pcpi_rs2[25]
.sym 30083 soc.cpu.trap_SB_LUT4_I2_O
.sym 30086 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 30088 soc.cpu.pcpi_rs2[21]
.sym 30099 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30102 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 30103 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30105 soc.cpu.pcpi_rs2[30]
.sym 30107 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30108 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30109 soc.cpu.mem_la_wdata[5]
.sym 30126 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30127 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 30128 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30129 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 30132 soc.cpu.pcpi_rs2[21]
.sym 30133 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30134 soc.cpu.mem_la_wdata[5]
.sym 30135 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30138 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30140 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30141 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 30144 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30145 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30146 soc.cpu.pcpi_rs2[30]
.sym 30147 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30160 soc.cpu.trap_SB_LUT4_I2_O
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30164 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30166 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 30167 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 30168 soc.cpu.irq_pending[5]
.sym 30169 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30170 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30174 soc.cpu.cpuregs_rs1[5]
.sym 30177 soc.cpu.trap_SB_LUT4_I2_O
.sym 30178 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30181 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 30183 soc.cpu.trap_SB_LUT4_I2_O
.sym 30184 soc.cpu.pcpi_rs2[21]
.sym 30185 soc.memory.wen[2]
.sym 30187 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30188 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30189 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30190 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30191 iomem_wdata[31]
.sym 30192 iomem_wdata[14]
.sym 30194 iomem_wdata[30]
.sym 30197 soc.cpu.count_instr[0]
.sym 30198 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30206 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30211 soc.cpu.count_instr[0]
.sym 30212 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30213 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30214 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30217 soc.cpu.instr_maskirq
.sym 30218 soc.cpu.irq_mask[3]
.sym 30221 soc.cpu.timer[3]
.sym 30222 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30223 soc.cpu.irq_mask[5]
.sym 30224 soc.cpu.cpuregs_rs1[3]
.sym 30226 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30227 soc.cpu.cpuregs_rs1[5]
.sym 30228 soc.cpu.count_cycle[3]
.sym 30229 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30230 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30231 soc.cpu.instr_timer
.sym 30232 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30233 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30234 soc.cpu.timer[5]
.sym 30235 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30237 soc.cpu.instr_maskirq
.sym 30238 soc.cpu.irq_mask[5]
.sym 30239 soc.cpu.instr_timer
.sym 30240 soc.cpu.timer[5]
.sym 30244 soc.cpu.cpuregs_rs1[3]
.sym 30246 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30249 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30250 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30251 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30252 soc.cpu.count_cycle[3]
.sym 30255 soc.cpu.cpuregs_rs1[5]
.sym 30261 soc.cpu.instr_maskirq
.sym 30262 soc.cpu.timer[3]
.sym 30263 soc.cpu.instr_timer
.sym 30264 soc.cpu.irq_mask[3]
.sym 30267 soc.cpu.count_instr[0]
.sym 30269 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30270 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30275 soc.cpu.cpuregs_rs1[3]
.sym 30279 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30280 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30281 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30282 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30283 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30287 soc.cpu.count_instr[1]
.sym 30288 soc.cpu.count_instr[2]
.sym 30289 soc.cpu.count_instr[3]
.sym 30290 soc.cpu.count_instr[4]
.sym 30291 soc.cpu.count_instr[5]
.sym 30292 soc.cpu.count_instr[6]
.sym 30293 soc.cpu.count_instr[7]
.sym 30296 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 30297 soc.cpu.mem_la_wdata[7]
.sym 30298 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30299 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 30302 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30304 soc.cpu.alu_out_q[6]
.sym 30305 soc.cpu.reg_pc[3]
.sym 30306 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30308 flash_clk_SB_LUT4_I1_I2[3]
.sym 30309 soc.cpu.cpuregs_rs1[6]
.sym 30310 iomem_wdata[19]
.sym 30312 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30313 soc.cpu.count_instr[5]
.sym 30314 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30316 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30317 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 30318 iomem_wdata[22]
.sym 30319 soc.cpu.pcpi_rs2[25]
.sym 30321 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 30327 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30330 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30331 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30332 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30335 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30336 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 30337 soc.cpu.is_lui_auipc_jal
.sym 30338 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30339 soc.cpu.instr_timer
.sym 30340 soc.cpu.instr_maskirq
.sym 30342 soc.cpu.cpuregs_rs1[4]
.sym 30343 soc.cpu.instr_rdinstrh_SB_LUT4_I0_1_O[2]
.sym 30344 soc.cpu.irq_mask[4]
.sym 30345 soc.cpu.count_cycle[5]
.sym 30347 soc.cpu.count_instr[4]
.sym 30348 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30349 soc.cpu.reg_pc[4]
.sym 30350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30351 soc.cpu.count_cycle[4]
.sym 30353 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30355 soc.cpu.cpuregs_rs1[5]
.sym 30356 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30357 soc.cpu.count_cycle[7]
.sym 30358 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30361 soc.cpu.irq_mask[4]
.sym 30362 soc.cpu.instr_maskirq
.sym 30366 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30367 soc.cpu.count_instr[4]
.sym 30369 soc.cpu.instr_rdinstrh_SB_LUT4_I0_1_O[2]
.sym 30372 soc.cpu.cpuregs_rs1[4]
.sym 30373 soc.cpu.is_lui_auipc_jal
.sym 30374 soc.cpu.reg_pc[4]
.sym 30375 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30378 soc.cpu.count_cycle[4]
.sym 30379 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 30380 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30381 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30384 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30385 soc.cpu.instr_timer
.sym 30386 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30387 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30390 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30391 soc.cpu.count_cycle[5]
.sym 30392 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30393 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30397 soc.cpu.count_cycle[7]
.sym 30398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30399 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30402 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30403 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30404 soc.cpu.cpuregs_rs1[5]
.sym 30405 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30409 soc.cpu.count_instr[8]
.sym 30410 soc.cpu.count_instr[9]
.sym 30411 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30412 soc.cpu.count_instr[11]
.sym 30413 soc.cpu.count_instr[12]
.sym 30414 soc.cpu.count_instr[13]
.sym 30415 soc.cpu.count_instr[14]
.sym 30416 soc.cpu.count_instr[15]
.sym 30417 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 30419 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 30420 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 30421 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 30422 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30423 soc.cpu.mem_la_wdata[5]
.sym 30424 soc.cpu.instr_maskirq
.sym 30425 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30427 soc.cpu.instr_timer
.sym 30429 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 30430 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 30432 iomem_wdata[27]
.sym 30433 soc.cpu.count_instr[2]
.sym 30434 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30435 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30436 iomem_wdata[20]
.sym 30437 soc.cpu.count_instr[38]
.sym 30438 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30440 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30441 soc.cpu.count_instr[18]
.sym 30442 soc.cpu.count_instr[8]
.sym 30443 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30444 soc.cpu.count_instr[37]
.sym 30450 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 30451 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30453 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30454 soc.cpu.instr_rdinstrh_SB_LUT4_I0_I2[2]
.sym 30455 soc.cpu.count_instr[38]
.sym 30456 soc.cpu.count_instr[6]
.sym 30458 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30459 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30460 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30461 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30462 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30463 soc.cpu.count_cycle[6]
.sym 30464 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30465 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30468 soc.cpu.cpuregs_rs1[4]
.sym 30470 soc.cpu.count_instr[12]
.sym 30471 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30472 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30474 soc.cpu.count_cycle[12]
.sym 30475 soc.cpu.count_cycle[38]
.sym 30476 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30478 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30480 soc.cpu.instr_rdcycleh
.sym 30483 soc.cpu.count_instr[6]
.sym 30484 soc.cpu.instr_rdcycleh
.sym 30485 soc.cpu.count_cycle[38]
.sym 30486 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30489 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30490 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30491 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30495 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30496 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30497 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30498 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30501 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30503 soc.cpu.count_instr[38]
.sym 30504 soc.cpu.instr_rdinstrh_SB_LUT4_I0_I2[2]
.sym 30507 soc.cpu.count_cycle[6]
.sym 30509 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 30510 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30513 soc.cpu.count_cycle[12]
.sym 30514 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30515 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30516 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30520 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30521 soc.cpu.cpuregs_rs1[4]
.sym 30522 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30525 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30527 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30528 soc.cpu.count_instr[12]
.sym 30532 soc.cpu.count_instr[16]
.sym 30533 soc.cpu.count_instr[17]
.sym 30534 soc.cpu.count_instr[18]
.sym 30535 soc.cpu.count_instr[19]
.sym 30536 soc.cpu.count_instr[20]
.sym 30537 soc.cpu.count_instr[21]
.sym 30538 soc.cpu.count_instr[22]
.sym 30539 soc.cpu.count_instr[23]
.sym 30542 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30544 COMM[3]$SB_IO_OUT
.sym 30545 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30547 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30548 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30549 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 30550 soc.cpu.mem_la_wdata[7]
.sym 30551 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 30552 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30553 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30555 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 30556 soc.cpu.count_cycle[33]
.sym 30557 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30558 soc.cpu.count_instr[31]
.sym 30559 soc.cpu.count_instr[21]
.sym 30560 iomem_wdata[23]
.sym 30561 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30562 iomem_wdata[20]
.sym 30563 soc.cpu.instr_timer
.sym 30564 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30565 soc.cpu.count_instr[1]
.sym 30566 soc.cpu.is_lui_auipc_jal
.sym 30567 soc.cpu.pcpi_rs2[23]
.sym 30573 soc.cpu.is_lui_auipc_jal
.sym 30574 soc.cpu.pcpi_rs2[23]
.sym 30578 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 30579 soc.cpu.count_cycle[37]
.sym 30581 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30582 soc.cpu.cpuregs_rs1[7]
.sym 30583 soc.cpu.count_instr[5]
.sym 30584 soc.cpu.trap_SB_LUT4_I2_O
.sym 30587 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 30588 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30589 soc.cpu.mem_la_wdata[3]
.sym 30590 soc.cpu.mem_la_wdata[7]
.sym 30591 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 30592 soc.cpu.reg_pc[7]
.sym 30593 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 30594 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30595 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30597 soc.cpu.instr_rdcycleh
.sym 30598 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30599 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 30600 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30601 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 30602 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30603 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30604 soc.cpu.count_instr[37]
.sym 30606 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30607 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 30608 soc.cpu.mem_la_wdata[3]
.sym 30609 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30612 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30613 soc.cpu.is_lui_auipc_jal
.sym 30614 soc.cpu.reg_pc[7]
.sym 30615 soc.cpu.cpuregs_rs1[7]
.sym 30618 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30620 soc.cpu.count_cycle[37]
.sym 30621 soc.cpu.instr_rdcycleh
.sym 30624 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30625 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30626 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 30627 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30630 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 30631 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 30632 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30633 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30636 soc.cpu.count_instr[5]
.sym 30637 soc.cpu.count_instr[37]
.sym 30638 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30639 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30642 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30643 soc.cpu.pcpi_rs2[23]
.sym 30644 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30645 soc.cpu.mem_la_wdata[7]
.sym 30648 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30649 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30650 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 30651 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 30652 soc.cpu.trap_SB_LUT4_I2_O
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30655 soc.cpu.count_instr[24]
.sym 30656 soc.cpu.count_instr[25]
.sym 30657 soc.cpu.count_instr[26]
.sym 30658 soc.cpu.count_instr[27]
.sym 30659 soc.cpu.count_instr[28]
.sym 30660 soc.cpu.count_instr[29]
.sym 30661 soc.cpu.count_instr[30]
.sym 30662 soc.cpu.count_instr[31]
.sym 30664 soc.cpu.cpuregs_rs1[14]
.sym 30665 soc.cpu.cpuregs_rs1[14]
.sym 30666 soc.cpu.pcpi_rs2[30]
.sym 30667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 30668 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 30669 soc.cpu.instr_maskirq
.sym 30670 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 30671 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30673 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 30674 soc.cpu.count_instr[16]
.sym 30675 iomem_wdata[17]
.sym 30676 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30677 soc.cpu.alu_out_q[2]
.sym 30679 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 30680 soc.cpu.count_instr[28]
.sym 30681 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 30682 soc.cpu.count_instr[29]
.sym 30683 soc.cpu.count_instr[20]
.sym 30684 iomem_wdata[22]
.sym 30685 soc.cpu.count_cycle[9]
.sym 30686 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30687 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30688 soc.cpu.count_instr[9]
.sym 30689 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30690 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30696 soc.cpu.count_cycle[34]
.sym 30698 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30700 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30701 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30704 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30705 soc.cpu.count_instr[2]
.sym 30706 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30708 soc.cpu.instr_maskirq
.sym 30709 soc.cpu.timer[10]
.sym 30710 soc.cpu.instr_rdcycleh
.sym 30711 soc.cpu.count_cycle[40]
.sym 30712 soc.cpu.count_instr[8]
.sym 30714 soc.cpu.count_instr[34]
.sym 30716 soc.cpu.count_cycle[33]
.sym 30717 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30720 soc.cpu.count_instr[40]
.sym 30721 soc.cpu.count_instr[33]
.sym 30722 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30723 soc.cpu.instr_timer
.sym 30724 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30725 soc.cpu.count_instr[1]
.sym 30726 soc.cpu.irq_mask[10]
.sym 30727 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30729 soc.cpu.instr_timer
.sym 30730 soc.cpu.instr_maskirq
.sym 30731 soc.cpu.timer[10]
.sym 30732 soc.cpu.irq_mask[10]
.sym 30735 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30736 soc.cpu.count_cycle[33]
.sym 30737 soc.cpu.instr_rdcycleh
.sym 30741 soc.cpu.count_instr[34]
.sym 30742 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30743 soc.cpu.count_instr[2]
.sym 30744 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30747 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30748 soc.cpu.count_instr[8]
.sym 30749 soc.cpu.instr_rdcycleh
.sym 30750 soc.cpu.count_cycle[40]
.sym 30753 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30754 soc.cpu.instr_rdcycleh
.sym 30755 soc.cpu.count_cycle[34]
.sym 30759 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30760 soc.cpu.count_instr[1]
.sym 30761 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30762 soc.cpu.count_instr[33]
.sym 30767 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30768 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30771 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30772 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30773 soc.cpu.count_instr[40]
.sym 30774 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30778 soc.cpu.count_instr[32]
.sym 30779 soc.cpu.count_instr[33]
.sym 30780 soc.cpu.count_instr[34]
.sym 30781 soc.cpu.count_instr[35]
.sym 30782 soc.cpu.count_instr[36]
.sym 30783 soc.cpu.count_instr[37]
.sym 30784 soc.cpu.count_instr[38]
.sym 30785 soc.cpu.count_instr[39]
.sym 30788 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 30789 soc.cpu.count_cycle[30]
.sym 30790 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 30795 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 30797 soc.cpu.count_instr[24]
.sym 30800 soc.cpu.timer[14]
.sym 30805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 30806 soc.cpu.count_instr[40]
.sym 30807 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30809 soc.cpu.count_cycle[22]
.sym 30810 soc.cpu.count_instr[30]
.sym 30811 soc.cpu.count_instr[17]
.sym 30812 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30813 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 30821 soc.cpu.count_cycle[39]
.sym 30822 soc.cpu.instr_rdcycleh
.sym 30823 soc.cpu.irq_mask[8]
.sym 30824 soc.cpu.count_cycle[8]
.sym 30826 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30827 soc.cpu.instr_maskirq
.sym 30829 soc.cpu.timer[8]
.sym 30830 soc.cpu.instr_rdcycleh
.sym 30831 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30832 soc.cpu.cpuregs_rs1[8]
.sym 30833 soc.cpu.count_cycle[36]
.sym 30834 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30835 soc.cpu.count_instr[32]
.sym 30836 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30837 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30838 soc.cpu.count_instr[35]
.sym 30839 soc.cpu.count_instr[36]
.sym 30840 soc.cpu.irq_mask[0]
.sym 30841 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 30842 soc.cpu.count_instr[39]
.sym 30843 soc.cpu.count_cycle[32]
.sym 30845 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30846 soc.cpu.instr_timer
.sym 30847 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30848 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30849 soc.cpu.count_cycle[35]
.sym 30850 soc.cpu.irq_pending[0]
.sym 30853 soc.cpu.irq_mask[0]
.sym 30854 soc.cpu.irq_pending[0]
.sym 30858 soc.cpu.count_instr[39]
.sym 30859 soc.cpu.count_cycle[39]
.sym 30860 soc.cpu.instr_rdcycleh
.sym 30861 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30864 soc.cpu.instr_timer
.sym 30865 soc.cpu.instr_maskirq
.sym 30866 soc.cpu.irq_mask[8]
.sym 30867 soc.cpu.timer[8]
.sym 30870 soc.cpu.count_cycle[35]
.sym 30871 soc.cpu.instr_rdcycleh
.sym 30872 soc.cpu.count_instr[35]
.sym 30873 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30876 soc.cpu.instr_rdcycleh
.sym 30877 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30878 soc.cpu.count_instr[36]
.sym 30879 soc.cpu.count_cycle[36]
.sym 30882 soc.cpu.count_cycle[8]
.sym 30883 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 30884 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30885 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30888 soc.cpu.instr_rdcycleh
.sym 30889 soc.cpu.count_cycle[32]
.sym 30890 soc.cpu.count_instr[32]
.sym 30891 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30894 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 30895 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30896 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30897 soc.cpu.cpuregs_rs1[8]
.sym 30901 soc.cpu.count_instr[40]
.sym 30902 soc.cpu.count_instr[41]
.sym 30903 soc.cpu.count_instr[42]
.sym 30904 soc.cpu.count_instr[43]
.sym 30905 soc.cpu.count_instr[44]
.sym 30906 soc.cpu.count_instr[45]
.sym 30907 soc.cpu.count_instr[46]
.sym 30908 soc.cpu.count_instr[47]
.sym 30911 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30912 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30915 soc.cpu.timer[8]
.sym 30916 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30918 soc.cpu.instr_rdcycleh
.sym 30919 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 30920 soc.cpu.cpuregs_rs1[8]
.sym 30926 soc.cpu.count_instr[27]
.sym 30927 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30928 soc.cpu.cpuregs_rs1[1]
.sym 30929 soc.cpu.count_instr[18]
.sym 30930 soc.cpu.count_cycle[27]
.sym 30931 soc.cpu.count_instr[37]
.sym 30933 soc.cpu.count_instr[38]
.sym 30943 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 30944 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30949 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 30950 soc.cpu.count_instr[16]
.sym 30951 soc.cpu.instr_rdcycleh
.sym 30952 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30953 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 30954 soc.cpu.count_cycle[42]
.sym 30955 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30956 soc.cpu.count_cycle[45]
.sym 30957 soc.cpu.count_cycle[9]
.sym 30958 soc.cpu.count_instr[9]
.sym 30959 soc.cpu.count_instr[41]
.sym 30960 soc.cpu.count_cycle[41]
.sym 30962 soc.cpu.count_instr[44]
.sym 30963 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30964 soc.cpu.instr_rdcycleh
.sym 30966 soc.cpu.count_cycle[44]
.sym 30967 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 30968 soc.cpu.count_instr[42]
.sym 30971 soc.cpu.count_instr[45]
.sym 30972 soc.cpu.instr_rdcycleh
.sym 30975 soc.cpu.count_cycle[9]
.sym 30977 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 30978 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 30981 soc.cpu.instr_rdcycleh
.sym 30982 soc.cpu.count_instr[9]
.sym 30983 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 30984 soc.cpu.count_cycle[41]
.sym 30993 soc.cpu.count_cycle[42]
.sym 30994 soc.cpu.instr_rdcycleh
.sym 30995 soc.cpu.count_instr[42]
.sym 30996 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30999 soc.cpu.instr_rdcycleh
.sym 31000 soc.cpu.count_cycle[44]
.sym 31001 soc.cpu.count_instr[44]
.sym 31002 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31005 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31006 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31007 soc.cpu.count_instr[16]
.sym 31008 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31011 soc.cpu.instr_rdcycleh
.sym 31012 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31013 soc.cpu.count_instr[45]
.sym 31014 soc.cpu.count_cycle[45]
.sym 31017 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 31018 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31019 soc.cpu.count_instr[41]
.sym 31020 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31024 soc.cpu.count_instr[48]
.sym 31025 soc.cpu.count_instr[49]
.sym 31026 soc.cpu.count_instr[50]
.sym 31027 soc.cpu.count_instr[51]
.sym 31028 soc.cpu.count_instr[52]
.sym 31029 soc.cpu.count_instr[53]
.sym 31030 soc.cpu.count_instr[54]
.sym 31031 soc.cpu.count_instr[55]
.sym 31034 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31035 soc.cpu.cpuregs_rs1[3]
.sym 31036 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 31037 soc.cpu.irq_pending[3]
.sym 31038 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31040 soc.cpu.cpuregs_rs1[9]
.sym 31041 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31042 soc.cpu.timer[9]
.sym 31043 soc.cpu.alu_out_q[14]
.sym 31045 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 31049 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31052 soc.cpu.count_instr[21]
.sym 31053 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31054 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31055 soc.cpu.count_instr[31]
.sym 31056 soc.cpu.reg_pc[1]
.sym 31057 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 31058 soc.cpu.cpuregs_rs1[8]
.sym 31059 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 31066 soc.cpu.count_instr[54]
.sym 31067 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31068 soc.cpu.count_cycle[17]
.sym 31069 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31071 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31072 soc.cpu.count_cycle[18]
.sym 31073 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31074 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31075 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31076 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31077 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31079 soc.cpu.count_cycle[22]
.sym 31080 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31081 soc.cpu.count_instr[17]
.sym 31082 soc.cpu.count_instr[49]
.sym 31083 soc.cpu.count_cycle[49]
.sym 31085 soc.cpu.count_cycle[54]
.sym 31086 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31087 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31089 soc.cpu.count_instr[18]
.sym 31091 soc.cpu.count_instr[50]
.sym 31092 soc.cpu.instr_rdcycleh
.sym 31093 soc.cpu.count_cycle[50]
.sym 31095 soc.cpu.instr_maskirq
.sym 31098 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31099 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31101 soc.cpu.count_cycle[22]
.sym 31104 soc.cpu.instr_maskirq
.sym 31105 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31106 soc.cpu.count_cycle[17]
.sym 31107 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31110 soc.cpu.count_cycle[49]
.sym 31111 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31112 soc.cpu.instr_rdcycleh
.sym 31113 soc.cpu.count_instr[49]
.sym 31117 soc.cpu.count_instr[17]
.sym 31118 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31119 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31122 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31123 soc.cpu.count_instr[18]
.sym 31124 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31125 soc.cpu.count_instr[50]
.sym 31128 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31129 soc.cpu.instr_rdcycleh
.sym 31130 soc.cpu.count_instr[54]
.sym 31131 soc.cpu.count_cycle[54]
.sym 31134 soc.cpu.instr_rdcycleh
.sym 31136 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31137 soc.cpu.count_cycle[50]
.sym 31140 soc.cpu.count_cycle[18]
.sym 31141 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31142 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31143 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31147 soc.cpu.count_instr[56]
.sym 31148 soc.cpu.count_instr[57]
.sym 31149 soc.cpu.count_instr[58]
.sym 31150 soc.cpu.count_instr[59]
.sym 31151 soc.cpu.count_instr[60]
.sym 31152 soc.cpu.count_instr[61]
.sym 31153 soc.cpu.count_instr[62]
.sym 31154 soc.cpu.count_instr[63]
.sym 31157 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31158 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31159 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31161 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31162 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 31163 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 31166 soc.cpu.count_instr[48]
.sym 31167 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 31169 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31170 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31171 soc.cpu.irq_state[1]
.sym 31172 soc.cpu.count_instr[60]
.sym 31173 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31174 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31175 soc.cpu.count_instr[20]
.sym 31176 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 31177 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 31178 soc.cpu.reg_pc[6]
.sym 31180 soc.cpu.count_instr[28]
.sym 31181 soc.cpu.mem_la_wdata[3]
.sym 31182 soc.cpu.count_instr[29]
.sym 31188 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 31191 soc.cpu.count_instr[24]
.sym 31192 soc.cpu.count_instr[52]
.sym 31193 soc.cpu.count_instr[20]
.sym 31194 soc.cpu.instr_rdcycleh
.sym 31196 soc.cpu.count_instr[27]
.sym 31198 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31199 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31200 soc.cpu.count_cycle[27]
.sym 31201 soc.cpu.count_cycle[55]
.sym 31202 soc.cpu.instr_rdcycleh
.sym 31203 soc.cpu.count_instr[55]
.sym 31204 soc.cpu.count_instr[56]
.sym 31205 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31208 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31209 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31210 soc.cpu.count_cycle[59]
.sym 31212 soc.cpu.count_cycle[56]
.sym 31213 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31214 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31215 soc.cpu.count_instr[59]
.sym 31217 soc.cpu.count_cycle[52]
.sym 31218 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31221 soc.cpu.count_cycle[52]
.sym 31222 soc.cpu.count_instr[20]
.sym 31223 soc.cpu.instr_rdcycleh
.sym 31224 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31227 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31228 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31229 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31230 soc.cpu.count_instr[59]
.sym 31233 soc.cpu.count_instr[52]
.sym 31235 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 31236 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31239 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31241 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31242 soc.cpu.count_instr[56]
.sym 31246 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31247 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31248 soc.cpu.count_cycle[27]
.sym 31251 soc.cpu.count_instr[24]
.sym 31252 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31253 soc.cpu.count_cycle[56]
.sym 31254 soc.cpu.instr_rdcycleh
.sym 31257 soc.cpu.instr_rdcycleh
.sym 31258 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31259 soc.cpu.count_cycle[59]
.sym 31260 soc.cpu.count_instr[27]
.sym 31263 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31264 soc.cpu.count_instr[55]
.sym 31265 soc.cpu.instr_rdcycleh
.sym 31266 soc.cpu.count_cycle[55]
.sym 31270 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31271 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 31272 soc.cpu.cpuregs_wrdata[4]
.sym 31273 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31274 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 31276 soc.cpu.cpuregs_wrdata[1]
.sym 31277 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31280 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31281 soc.cpu.decoded_imm[5]
.sym 31282 iomem_addr[16]
.sym 31283 soc.cpu.alu_out_q[1]
.sym 31284 soc.cpu.cpuregs_wrdata[5]
.sym 31285 soc.cpu.cpuregs_wrdata[6]
.sym 31286 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 31287 soc.cpu.reg_pc[2]
.sym 31288 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 31289 soc.cpu.timer[22]
.sym 31294 soc.cpu.latched_stalu
.sym 31295 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31296 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 31297 soc.cpu.cpuregs_rs1[0]
.sym 31298 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 31299 soc.cpu.cpuregs_rs1[12]
.sym 31301 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31302 soc.cpu.count_instr[30]
.sym 31303 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31304 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31311 soc.cpu.instr_rdcycleh
.sym 31315 soc.cpu.count_cycle[20]
.sym 31316 soc.cpu.count_cycle[62]
.sym 31317 soc.cpu.count_instr[62]
.sym 31318 soc.cpu.count_cycle[23]
.sym 31319 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31321 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 31322 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31324 soc.cpu.count_instr[21]
.sym 31325 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31326 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31329 soc.cpu.count_cycle[29]
.sym 31330 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31333 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31334 soc.cpu.count_cycle[61]
.sym 31335 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 31336 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31337 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31338 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31339 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31342 soc.cpu.decoded_imm[5]
.sym 31344 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31345 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31346 soc.cpu.count_instr[21]
.sym 31347 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31351 soc.cpu.count_cycle[29]
.sym 31352 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31353 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31356 soc.cpu.instr_rdcycleh
.sym 31357 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31358 soc.cpu.count_instr[62]
.sym 31359 soc.cpu.count_cycle[62]
.sym 31368 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31369 soc.cpu.count_cycle[23]
.sym 31370 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31374 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31376 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 31377 soc.cpu.decoded_imm[5]
.sym 31380 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31381 soc.cpu.count_cycle[61]
.sym 31382 soc.cpu.instr_rdcycleh
.sym 31387 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31388 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 31389 soc.cpu.count_cycle[20]
.sym 31390 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31393 soc.cpu.cpuregs_wrdata[9]
.sym 31394 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 31395 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 31396 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 31397 soc.cpu.cpuregs_wrdata[2]
.sym 31398 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 31399 soc.cpu.cpuregs_wrdata[7]
.sym 31400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 31401 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31404 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31405 soc.cpu.instr_rdcycleh
.sym 31406 soc.cpu.cpuregs_wrdata[1]
.sym 31408 soc.cpu.cpuregs_wrdata[14]
.sym 31409 soc.cpu.reg_pc[7]
.sym 31410 soc.cpu.alu_out_q[11]
.sym 31412 soc.cpu.cpuregs_rs1[6]
.sym 31413 soc.cpu.instr_rdcycleh
.sym 31415 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31416 soc.cpu.irq_pending[2]
.sym 31417 soc.cpu.cpuregs_wrdata[4]
.sym 31418 soc.cpu.cpuregs_wrdata[2]
.sym 31419 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 31420 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31421 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31422 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31423 soc.cpu.cpuregs_wrdata[5]
.sym 31424 soc.cpu.reg_pc[3]
.sym 31426 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31427 soc.cpu.cpuregs_rs1[1]
.sym 31434 soc.cpu.decoded_imm[8]
.sym 31435 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 31436 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 31437 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 31438 soc.cpu.reg_pc[8]
.sym 31440 soc.cpu.cpuregs_rs1[15]
.sym 31443 soc.cpu.irq_state[1]
.sym 31444 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31445 soc.cpu.reg_pc[15]
.sym 31447 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 31448 soc.cpu.decoded_imm[7]
.sym 31449 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31450 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31451 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31452 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 31455 soc.cpu.is_lui_auipc_jal
.sym 31456 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 31457 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 31458 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31459 soc.cpu.decoded_imm[15]
.sym 31461 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31462 soc.cpu.decoded_imm[9]
.sym 31464 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 31465 soc.cpu.cpuregs_rs1[8]
.sym 31467 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31468 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 31469 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 31470 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 31473 soc.cpu.is_lui_auipc_jal
.sym 31474 soc.cpu.cpuregs_rs1[15]
.sym 31475 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31476 soc.cpu.reg_pc[15]
.sym 31479 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 31480 soc.cpu.decoded_imm[7]
.sym 31482 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31485 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31486 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31487 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 31488 soc.cpu.irq_state[1]
.sym 31492 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 31493 soc.cpu.decoded_imm[8]
.sym 31494 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31497 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31498 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 31500 soc.cpu.decoded_imm[15]
.sym 31503 soc.cpu.cpuregs_rs1[8]
.sym 31504 soc.cpu.is_lui_auipc_jal
.sym 31505 soc.cpu.reg_pc[8]
.sym 31506 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31509 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31511 soc.cpu.decoded_imm[9]
.sym 31512 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 31513 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31516 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 31517 soc.cpu.reg_op2_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 31518 soc.cpu.cpuregs_rs1[12]
.sym 31519 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 31520 soc.cpu.cpuregs_wrdata[12]
.sym 31521 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 31522 soc.cpu.cpuregs_wrdata[15]
.sym 31523 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 31526 soc.cpu.cpuregs_rs1[20]
.sym 31527 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 31529 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 31530 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 31531 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 31532 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31533 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 31534 soc.cpu.reg_pc[8]
.sym 31535 soc.cpu.alu_out_q[12]
.sym 31536 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 31537 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31538 soc.cpu.alu_out_q[12]
.sym 31539 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 31540 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31541 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 31542 soc.cpu.cpuregs_rs1[8]
.sym 31543 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 31544 soc.cpu.cpuregs_wrdata[2]
.sym 31545 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 31546 soc.cpu.cpuregs_rs1[22]
.sym 31547 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31548 soc.cpu.cpuregs_wrdata[7]
.sym 31549 soc.cpu.reg_out[15]
.sym 31550 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31551 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 31557 soc.cpu.cpuregs_wrdata[9]
.sym 31558 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31564 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 31565 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 31566 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31567 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31568 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31571 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31572 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 31573 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 31576 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31578 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 31579 soc.cpu.cpuregs_wrdata[15]
.sym 31581 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31582 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31584 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31586 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 31590 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31591 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31592 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 31593 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 31597 soc.cpu.cpuregs_wrdata[15]
.sym 31602 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31603 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 31604 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31605 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31609 soc.cpu.cpuregs_wrdata[9]
.sym 31614 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 31615 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31616 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31617 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 31620 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31621 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31622 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31623 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31626 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31627 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31628 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31629 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31632 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 31633 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31634 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31635 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31640 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31641 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 31642 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 31643 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 31644 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 31645 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31646 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 31648 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 31649 soc.cpu.irq_mask[27]
.sym 31650 soc.cpu.cpuregs_rs1[29]
.sym 31651 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31652 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31654 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31655 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31657 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31658 soc.cpu.alu_out_q[13]
.sym 31659 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 31660 soc.cpu.cpuregs_wrdata[3]
.sym 31661 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 31662 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31663 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 31664 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31665 soc.cpu.count_instr[60]
.sym 31666 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31667 soc.cpu.irq_state[1]
.sym 31668 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 31669 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 31670 soc.cpu.reg_pc[6]
.sym 31671 soc.cpu.cpuregs_rs1[23]
.sym 31672 soc.cpu.timer[24]
.sym 31673 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 31674 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 31681 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31682 soc.cpu.cpuregs_wrdata[1]
.sym 31683 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31687 soc.cpu.alu_out_q[0]
.sym 31689 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 31690 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 31691 soc.cpu.cpuregs_wrdata[13]
.sym 31693 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31694 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31695 soc.cpu.reg_out[0]
.sym 31697 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31698 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31699 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31700 soc.cpu.latched_stalu
.sym 31705 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 31707 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31708 soc.cpu.cpuregs_wrdata[7]
.sym 31711 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31713 soc.cpu.reg_out[0]
.sym 31714 soc.cpu.alu_out_q[0]
.sym 31715 soc.cpu.latched_stalu
.sym 31716 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31722 soc.cpu.cpuregs_wrdata[13]
.sym 31725 soc.cpu.cpuregs_wrdata[1]
.sym 31733 soc.cpu.cpuregs_wrdata[7]
.sym 31737 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31738 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31739 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 31740 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31743 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 31744 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 31745 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31746 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31749 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31750 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31751 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31752 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31755 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31756 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31757 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31758 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31762 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 31763 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31764 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31765 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 31766 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 31767 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 31768 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 31769 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 31772 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 31776 soc.cpu.cpuregs_wrdata[8]
.sym 31777 soc.cpu.cpuregs_wrdata[13]
.sym 31778 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31779 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 31781 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 31782 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31783 soc.cpu.reg_out[0]
.sym 31784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 31785 soc.cpu.reg_pc[2]
.sym 31786 soc.cpu.latched_stalu
.sym 31787 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31788 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 31789 soc.cpu.cpuregs_rs1[0]
.sym 31790 soc.cpu.count_instr[30]
.sym 31791 soc.cpu.pcpi_rs2[23]
.sym 31792 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 31793 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31794 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31795 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31796 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 31797 soc.cpu.decoded_imm[14]
.sym 31806 soc.cpu.cpuregs_wrdata[0]
.sym 31808 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31809 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 31810 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 31811 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31816 soc.cpu.cpuregs_wrdata[2]
.sym 31818 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31819 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31820 soc.cpu.cpuregs_wrdata[8]
.sym 31822 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31823 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31824 soc.cpu.cpuregs_rs1[21]
.sym 31827 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31830 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31831 soc.cpu.cpuregs_wrdata[4]
.sym 31832 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 31838 soc.cpu.cpuregs_wrdata[2]
.sym 31842 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31843 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31844 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 31845 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31848 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 31849 soc.cpu.cpuregs_rs1[21]
.sym 31850 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31851 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31856 soc.cpu.cpuregs_wrdata[4]
.sym 31860 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31861 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31862 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31863 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31866 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31867 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 31868 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31869 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31873 soc.cpu.cpuregs_wrdata[0]
.sym 31878 soc.cpu.cpuregs_wrdata[8]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 31886 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 31887 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 31888 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 31889 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 31890 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 31891 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 31892 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 31895 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 31896 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 31898 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 31899 soc.cpu.cpuregs_wrdata[11]
.sym 31900 soc.cpu.cpuregs_rs1[11]
.sym 31901 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31903 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 31904 soc.cpu.instr_maskirq
.sym 31905 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 31906 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31907 soc.cpu.instr_maskirq
.sym 31908 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31909 soc.cpu.reg_pc[14]
.sym 31910 soc.cpu.cpuregs_rs1[21]
.sym 31911 soc.cpu.cpuregs_wrdata[2]
.sym 31912 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31913 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 31914 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31915 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 31916 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31917 soc.cpu.cpuregs_wrdata[4]
.sym 31918 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31919 soc.cpu.cpuregs_rs1[14]
.sym 31920 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31927 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31928 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31929 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31930 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 31931 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31932 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 31933 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31934 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31935 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31937 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 31940 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31941 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31942 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31943 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31944 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 31945 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31946 soc.cpu.count_cycle[30]
.sym 31949 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 31950 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31951 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31953 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 31955 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 31957 soc.cpu.decoded_imm[14]
.sym 31960 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31961 soc.cpu.count_cycle[30]
.sym 31962 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31965 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31966 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31967 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31968 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 31971 soc.cpu.decoded_imm[14]
.sym 31973 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 31974 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31977 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31978 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31979 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31980 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31983 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 31984 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31985 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31986 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31989 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 31990 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31991 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31992 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 31995 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31996 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31997 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 31998 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 32001 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32002 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 32003 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32004 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 32005 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32008 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 32009 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 32010 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32011 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 32012 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 32013 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32014 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 32015 soc.cpu.irq_mask[21]
.sym 32018 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32021 soc.cpu.decoded_imm[25]
.sym 32023 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 32025 soc.cpu.reg_pc[31]
.sym 32026 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32027 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 32030 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 32031 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32032 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32033 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 32034 soc.cpu.reg_pc[22]
.sym 32035 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 32036 soc.cpu.instr_timer
.sym 32037 soc.cpu.cpuregs_rs1[22]
.sym 32038 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 32039 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32040 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32041 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 32042 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32043 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 32049 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32050 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32051 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32052 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32053 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32056 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 32057 soc.cpu.decoded_imm[13]
.sym 32059 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 32060 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32061 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32062 soc.cpu.count_instr[30]
.sym 32063 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32064 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32065 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 32066 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 32068 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 32069 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 32070 soc.cpu.decoded_imm[10]
.sym 32071 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 32073 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 32075 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32076 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 32077 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 32078 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 32080 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 32082 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 32083 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32085 soc.cpu.decoded_imm[13]
.sym 32088 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 32089 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 32090 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32091 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32094 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32095 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32096 soc.cpu.count_instr[30]
.sym 32097 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32100 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 32101 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32102 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 32103 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32106 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 32107 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32108 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32109 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 32112 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 32113 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 32114 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32115 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32119 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32120 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 32121 soc.cpu.decoded_imm[10]
.sym 32124 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32125 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 32126 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 32127 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32128 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32131 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 32132 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32133 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32134 soc.cpu.reg_pc[16]
.sym 32135 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 32136 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32137 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 32138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 32141 soc.cpu.irq_mask[30]
.sym 32142 soc.cpu.pcpi_rs2[30]
.sym 32143 soc.cpu.reg_out[21]
.sym 32144 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32146 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 32149 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32151 soc.cpu.cpuregs_raddr2[3]
.sym 32152 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32153 soc.cpu.decoded_imm[13]
.sym 32154 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32155 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 32156 soc.cpu.reg_pc[31]
.sym 32157 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32159 soc.cpu.irq_state[1]
.sym 32160 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32161 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 32162 soc.cpu.cpuregs_rs1[23]
.sym 32163 soc.cpu.irq_mask[20]
.sym 32164 soc.cpu.timer[24]
.sym 32165 soc.cpu.count_instr[60]
.sym 32166 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32173 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 32174 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 32175 soc.cpu.decoded_imm[1]
.sym 32176 soc.cpu.instr_maskirq
.sym 32177 soc.cpu.cpuregs_rs1[22]
.sym 32178 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 32179 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 32180 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32181 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 32182 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 32183 soc.cpu.cpuregs_rs1[16]
.sym 32184 soc.cpu.is_lui_auipc_jal
.sym 32185 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 32186 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32187 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 32188 soc.cpu.is_slli_srli_srai
.sym 32189 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32190 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32191 soc.cpu.cpuregs_raddr2[2]
.sym 32192 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 32193 soc.cpu.decoded_imm[0]
.sym 32194 soc.cpu.reg_pc[22]
.sym 32196 soc.cpu.instr_timer
.sym 32197 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32198 soc.cpu.timer[16]
.sym 32201 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32202 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32203 soc.cpu.irq_mask[16]
.sym 32205 soc.cpu.cpuregs_rs1[16]
.sym 32206 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32207 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 32208 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 32211 soc.cpu.cpuregs_raddr2[2]
.sym 32212 soc.cpu.is_slli_srli_srai
.sym 32213 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 32217 soc.cpu.instr_maskirq
.sym 32218 soc.cpu.timer[16]
.sym 32219 soc.cpu.irq_mask[16]
.sym 32220 soc.cpu.instr_timer
.sym 32223 soc.cpu.decoded_imm[1]
.sym 32225 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32226 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 32229 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32230 soc.cpu.cpuregs_rs1[22]
.sym 32231 soc.cpu.reg_pc[22]
.sym 32232 soc.cpu.is_lui_auipc_jal
.sym 32235 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32236 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 32237 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32238 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 32241 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 32242 soc.cpu.decoded_imm[0]
.sym 32244 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32247 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32248 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 32249 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 32250 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32251 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 32255 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 32256 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 32257 soc.cpu.cpuregs_wrdata[16]
.sym 32258 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[2]
.sym 32259 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 32260 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 32261 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 32262 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 32264 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 32265 soc.cpu.cpuregs_rs1[30]
.sym 32266 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 32267 soc.cpu.cpu_state[3]
.sym 32268 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32269 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 32270 soc.cpu.cpuregs_wrdata[22]
.sym 32271 soc.cpu.alu_out_q[21]
.sym 32272 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 32273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 32274 soc.cpu.irq_mask[23]
.sym 32275 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32276 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32277 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32278 soc.cpu.latched_stalu
.sym 32279 soc.cpu.decoded_imm[0]
.sym 32280 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32281 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32282 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32283 soc.cpu.pcpi_rs2[23]
.sym 32284 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 32285 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 32286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 32287 soc.cpu.reg_pc[29]
.sym 32288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 32289 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32295 soc.cpu.instr_maskirq
.sym 32296 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32297 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 32298 soc.cpu.cpuregs_raddr2[1]
.sym 32301 soc.cpu.timer[20]
.sym 32303 soc.cpu.instr_timer
.sym 32304 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32305 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 32306 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32307 soc.cpu.irq_mask[20]
.sym 32308 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 32309 soc.cpu.count_cycle[24]
.sym 32310 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 32311 soc.cpu.reg_pc[29]
.sym 32312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 32313 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32314 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32315 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 32316 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 32318 soc.cpu.cpuregs_raddr2[0]
.sym 32320 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32321 soc.cpu.cpuregs_rs1[20]
.sym 32322 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32323 soc.cpu.cpuregs_rs1[29]
.sym 32325 soc.cpu.is_lui_auipc_jal
.sym 32326 soc.cpu.is_slli_srli_srai
.sym 32328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32329 soc.cpu.count_cycle[24]
.sym 32330 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32331 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 32335 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32336 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32337 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32340 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 32342 soc.cpu.is_slli_srli_srai
.sym 32343 soc.cpu.cpuregs_raddr2[1]
.sym 32346 soc.cpu.instr_timer
.sym 32347 soc.cpu.instr_maskirq
.sym 32348 soc.cpu.irq_mask[20]
.sym 32349 soc.cpu.timer[20]
.sym 32352 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 32353 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32354 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32355 soc.cpu.cpuregs_rs1[20]
.sym 32358 soc.cpu.cpuregs_rs1[29]
.sym 32359 soc.cpu.reg_pc[29]
.sym 32360 soc.cpu.is_lui_auipc_jal
.sym 32361 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32364 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 32365 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 32366 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 32367 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 32370 soc.cpu.cpuregs_raddr2[0]
.sym 32371 soc.cpu.is_slli_srli_srai
.sym 32373 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 32377 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 32378 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 32379 soc.cpu.irq_pending[20]
.sym 32380 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 32381 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32382 soc.cpu.cpuregs_wrdata[20]
.sym 32383 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 32384 soc.cpu.irq_pending[23]
.sym 32387 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32389 soc.cpu.instr_timer
.sym 32390 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32391 soc.cpu.cpuregs_waddr[1]
.sym 32392 soc.cpu.cpuregs_wrdata[16]
.sym 32393 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 32394 soc.cpu.cpuregs_raddr2[1]
.sym 32396 soc.cpu.cpuregs_rs1[22]
.sym 32397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 32398 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 32399 soc.cpu.instr_maskirq
.sym 32400 soc.cpu.cpuregs_waddr[2]
.sym 32401 soc.cpu.alu_out_q[16]
.sym 32402 soc.cpu.reg_out[16]
.sym 32403 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32404 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32405 soc.cpu.cpuregs_raddr2[0]
.sym 32406 soc.cpu.cpuregs_rs1[21]
.sym 32407 soc.cpu.cpuregs_rs1[28]
.sym 32408 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32409 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 32410 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32411 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32412 soc.cpu.is_slli_srli_srai
.sym 32418 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 32420 soc.cpu.is_lui_auipc_jal
.sym 32421 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 32422 soc.cpu.irq_mask[18]
.sym 32425 soc.cpu.cpuregs_rs1[28]
.sym 32426 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 32427 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32429 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32430 soc.cpu.irq_mask[24]
.sym 32431 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32434 soc.cpu.timer[24]
.sym 32435 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32436 soc.cpu.cpuregs_rs1[17]
.sym 32437 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32438 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32439 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32440 soc.cpu.reg_pc[28]
.sym 32441 soc.cpu.instr_maskirq
.sym 32442 soc.cpu.instr_timer
.sym 32443 soc.cpu.instr_timer
.sym 32444 soc.cpu.irq_mask[30]
.sym 32446 soc.cpu.cpuregs_rs1[30]
.sym 32447 soc.cpu.timer[30]
.sym 32448 soc.cpu.cpuregs_rs1[24]
.sym 32449 soc.cpu.cpuregs_rs1[20]
.sym 32451 soc.cpu.timer[24]
.sym 32452 soc.cpu.instr_maskirq
.sym 32453 soc.cpu.instr_timer
.sym 32454 soc.cpu.irq_mask[24]
.sym 32457 soc.cpu.cpuregs_rs1[24]
.sym 32458 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 32459 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 32460 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32464 soc.cpu.instr_maskirq
.sym 32465 soc.cpu.irq_mask[18]
.sym 32466 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 32469 soc.cpu.irq_mask[30]
.sym 32470 soc.cpu.instr_timer
.sym 32471 soc.cpu.instr_maskirq
.sym 32472 soc.cpu.timer[30]
.sym 32477 soc.cpu.cpuregs_rs1[20]
.sym 32481 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32482 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32483 soc.cpu.cpuregs_rs1[30]
.sym 32484 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32488 soc.cpu.instr_timer
.sym 32489 soc.cpu.cpuregs_rs1[17]
.sym 32490 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32493 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32494 soc.cpu.is_lui_auipc_jal
.sym 32495 soc.cpu.cpuregs_rs1[28]
.sym 32496 soc.cpu.reg_pc[28]
.sym 32497 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32500 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 32501 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 32502 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 32503 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 32504 soc.cpu.cpuregs_wrdata[18]
.sym 32505 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 32506 soc.cpu.cpuregs_wrdata[23]
.sym 32507 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 32510 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32512 soc.cpu.alu_out_q[23]
.sym 32513 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32514 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 32515 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32516 soc.cpu.reg_out[23]
.sym 32517 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 32518 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 32519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32520 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32521 soc.cpu.reg_out[23]
.sym 32522 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32523 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32524 soc.cpu.cpuregs_rs1[22]
.sym 32525 soc.cpu.cpuregs_wrdata[18]
.sym 32526 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 32527 soc.cpu.instr_maskirq
.sym 32528 soc.cpu.instr_timer
.sym 32529 soc.cpu.irq_mask[17]
.sym 32530 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 32531 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 32532 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32533 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32534 soc.cpu.cpuregs_rs1[16]
.sym 32535 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 32541 soc.cpu.timer[27]
.sym 32543 soc.cpu.instr_maskirq
.sym 32544 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 32549 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32551 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32557 soc.cpu.latched_store
.sym 32558 soc.cpu.irq_mask[27]
.sym 32559 soc.cpu.cpuregs_rs1[16]
.sym 32561 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 32562 soc.cpu.cpuregs_rs1[27]
.sym 32563 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 32566 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32568 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32569 soc.cpu.instr_timer
.sym 32570 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32571 soc.cpu.cpuregs_rs1[18]
.sym 32572 soc.cpu.cpuregs_rs1[23]
.sym 32574 soc.cpu.instr_maskirq
.sym 32575 soc.cpu.instr_timer
.sym 32576 soc.cpu.timer[27]
.sym 32577 soc.cpu.irq_mask[27]
.sym 32580 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32581 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32582 soc.cpu.cpuregs_rs1[27]
.sym 32583 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32586 soc.cpu.latched_store
.sym 32588 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 32592 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32593 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 32599 soc.cpu.cpuregs_rs1[18]
.sym 32605 soc.cpu.cpuregs_rs1[16]
.sym 32612 soc.cpu.cpuregs_rs1[23]
.sym 32617 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 32618 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 32619 soc.cpu.latched_store
.sym 32620 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32622 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32623 soc.cpu.cpuregs_wrdata[17]
.sym 32624 soc.cpu.irq_pending[18]
.sym 32625 soc.cpu.irq_pending[29]
.sym 32626 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32627 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32628 soc.cpu.irq_pending[17]
.sym 32629 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 32630 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 32636 soc.cpu.alu_out_q[19]
.sym 32637 soc.cpu.irq_mask[16]
.sym 32638 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32639 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 32640 soc.cpu.reg_out[17]
.sym 32641 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32642 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 32643 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32644 soc.cpu.reg_out[18]
.sym 32645 soc.cpu.alu_out_q[18]
.sym 32646 soc.cpu.instr_jal
.sym 32647 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32648 soc.cpu.reg_pc[31]
.sym 32649 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32650 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 32651 soc.cpu.irq_state[1]
.sym 32652 soc.cpu.cpuregs_raddr2[3]
.sym 32653 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 32654 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32655 soc.cpu.cpuregs_wrdata[23]
.sym 32656 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 32658 soc.cpu.cpuregs_rs1[23]
.sym 32665 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32666 soc.cpu.cpuregs_rs1[29]
.sym 32667 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_O_I3[2]
.sym 32669 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32672 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32673 soc.cpu.instr_timer
.sym 32675 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32676 soc.cpu.cpuregs_raddr2[3]
.sym 32677 soc.cpu.cpuregs_raddr2[0]
.sym 32678 soc.cpu.cpuregs_raddr2[1]
.sym 32679 soc.cpu.cpuregs_rs1[17]
.sym 32683 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32684 soc.cpu.cpuregs_raddr2[4]
.sym 32685 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 32686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32687 soc.cpu.instr_maskirq
.sym 32689 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32691 soc.cpu.cpuregs_raddr2[2]
.sym 32692 soc.cpu.irq_mask[29]
.sym 32693 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32697 soc.cpu.cpuregs_rs1[17]
.sym 32703 soc.cpu.instr_maskirq
.sym 32705 soc.cpu.irq_mask[29]
.sym 32709 soc.cpu.instr_timer
.sym 32710 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32711 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32712 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 32716 soc.cpu.cpuregs_raddr2[4]
.sym 32717 soc.cpu.cpuregs_raddr2[3]
.sym 32718 soc.cpu.cpuregs_raddr2[2]
.sym 32723 soc.cpu.cpuregs_rs1[29]
.sym 32727 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_O_I3[2]
.sym 32728 soc.cpu.cpuregs_raddr2[0]
.sym 32729 soc.cpu.cpuregs_raddr2[1]
.sym 32733 soc.cpu.instr_timer
.sym 32734 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 32735 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32736 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 32739 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32740 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32741 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32742 soc.cpu.cpuregs_rs1[29]
.sym 32743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32746 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 32747 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 32748 soc.cpu.cpuregs_wrdata[29]
.sym 32749 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 32750 soc.cpu.irq_mask[28]
.sym 32751 soc.cpu.irq_mask[19]
.sym 32752 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32753 soc.cpu.cpuregs_wrdata[25]
.sym 32754 soc.cpu.decoded_imm[5]
.sym 32758 soc.cpu.cpuregs_waddr[4]
.sym 32760 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 32761 soc.cpu.cpu_state[3]
.sym 32762 soc.cpu.cpuregs_waddr[3]
.sym 32763 soc.cpu.alu_out_q[19]
.sym 32764 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 32765 soc.cpu.alu_out_q[31]
.sym 32766 soc.cpu.reg_out[17]
.sym 32767 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 32768 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32769 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32770 soc.cpu.cpuregs_raddr2[4]
.sym 32771 soc.cpu.pcpi_rs2[25]
.sym 32772 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32773 soc.cpu.cpuregs_rs1[26]
.sym 32774 soc.cpu.latched_stalu
.sym 32775 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32777 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32778 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32779 soc.cpu.pcpi_rs2[23]
.sym 32780 soc.cpu.irq_pending[31]
.sym 32781 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32789 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32794 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32797 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 32798 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32803 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32804 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32805 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32806 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32807 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32808 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 32810 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 32811 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32812 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32813 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32814 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 32815 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32816 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32817 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 32818 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 32820 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32821 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32822 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32823 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32826 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32827 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 32828 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 32829 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32832 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 32833 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32834 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32835 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 32838 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32839 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32840 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 32841 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 32844 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32845 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32846 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32847 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32850 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32851 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32852 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 32853 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 32856 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32857 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32858 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32859 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32862 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 32863 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 32864 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32865 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32869 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 32870 soc.cpu.cpuregs_wrdata[31]
.sym 32871 soc.cpu.irq_pending[30]
.sym 32872 soc.cpu.irq_pending[31]
.sym 32873 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32874 soc.cpu.cpuregs_rs1[23]
.sym 32875 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32876 soc.cpu.cpuregs_wrdata[30]
.sym 32881 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 32882 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 32883 soc.cpu.mem_do_rinst
.sym 32886 soc.cpu.cpuregs_raddr2[1]
.sym 32887 soc.cpu.instr_timer
.sym 32888 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 32889 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32890 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 32891 soc.cpu.cpuregs_wrdata[19]
.sym 32892 soc.cpu.cpuregs_wrdata[29]
.sym 32893 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 32894 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 32896 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 32897 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 32898 soc.cpu.cpuregs_rs1[28]
.sym 32899 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 32900 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 32901 soc.cpu.cpuregs_rs1[30]
.sym 32902 soc.cpu.cpuregs_rs1[21]
.sym 32903 soc.cpu.cpuregs_wrdata[25]
.sym 32904 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 32910 soc.cpu.cpuregs_rs1[27]
.sym 32911 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 32912 soc.cpu.cpuregs_rs1[30]
.sym 32913 soc.cpu.cpuregs_rs1[31]
.sym 32926 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 32927 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32928 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 32930 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32931 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 32932 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 32935 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32936 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32937 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32938 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 32940 soc.cpu.cpuregs_rs1[24]
.sym 32943 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32944 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32945 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 32946 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 32950 soc.cpu.cpuregs_rs1[27]
.sym 32958 soc.cpu.cpuregs_rs1[31]
.sym 32961 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32962 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32963 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 32964 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 32967 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32968 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32969 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 32970 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32976 soc.cpu.cpuregs_rs1[30]
.sym 32982 soc.cpu.cpuregs_rs1[24]
.sym 32985 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 32986 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32987 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32988 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32989 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32992 soc.cpu.pcpi_rs2[25]
.sym 32993 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 32994 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 32995 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 32996 soc.cpu.pcpi_rs2[23]
.sym 32997 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32998 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 32999 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 33004 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 33005 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 33007 soc.cpu.decoded_imm[10]
.sym 33008 soc.cpu.instr_waitirq
.sym 33009 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 33010 soc.cpu.alu_out_q[28]
.sym 33011 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 33012 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 33013 soc.cpu.cpuregs_wrdata[31]
.sym 33014 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 33015 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 33016 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 33017 soc.cpu.cpuregs_wrdata[18]
.sym 33018 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 33019 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 33020 soc.cpu.decoder_trigger
.sym 33021 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 33022 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 33023 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 33024 soc.cpu.decoded_imm[26]
.sym 33025 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 33027 soc.cpu.decoded_imm[24]
.sym 33033 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 33034 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33035 soc.cpu.decoded_imm[21]
.sym 33036 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 33037 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33039 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 33042 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 33043 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 33044 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 33045 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33046 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 33047 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33049 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 33050 soc.cpu.decoded_imm[26]
.sym 33051 soc.cpu.decoded_imm[24]
.sym 33052 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33053 soc.cpu.decoded_imm[22]
.sym 33060 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 33061 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 33062 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 33064 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 33066 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 33067 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33068 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 33069 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33072 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33073 soc.cpu.decoded_imm[22]
.sym 33074 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 33078 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 33079 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33080 soc.cpu.decoded_imm[24]
.sym 33084 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33085 soc.cpu.decoded_imm[21]
.sym 33086 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 33090 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33091 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 33092 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 33093 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33096 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33097 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 33098 soc.cpu.decoded_imm[26]
.sym 33102 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33103 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33104 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 33105 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33108 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33109 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 33110 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33111 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 33112 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33115 soc.cpu.decoder_trigger
.sym 33116 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 33117 soc.cpu.cpuregs_rs1[28]
.sym 33118 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33119 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33120 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 33121 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 33122 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 33127 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 33128 soc.cpu.irq_mask[24]
.sym 33130 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33131 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 33132 soc.cpu.instr_waitirq
.sym 33133 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33134 soc.cpu.cpuregs_wrdata[27]
.sym 33135 soc.cpu.cpuregs_wrdata[24]
.sym 33136 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 33137 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 33138 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33139 soc.cpu.decoded_imm[22]
.sym 33140 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33141 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33142 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 33145 $PACKER_VCC_NET
.sym 33146 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33147 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 33148 soc.cpu.decoder_trigger
.sym 33149 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33156 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33158 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 33160 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33161 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33162 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 33163 soc.cpu.instr_rdcycle
.sym 33164 soc.cpu.cpuregs.wen
.sym 33165 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 33166 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 33167 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 33169 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 33170 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33171 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33173 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33175 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33178 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 33179 soc.cpu.compressed_instr
.sym 33180 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33181 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33186 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33187 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 33191 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 33192 soc.cpu.instr_rdcycle
.sym 33197 soc.cpu.compressed_instr
.sym 33201 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33202 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33203 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 33204 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33207 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33208 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 33209 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33210 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 33213 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33214 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33215 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 33216 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33221 soc.cpu.cpuregs.wen
.sym 33225 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 33226 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33227 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33228 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33231 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 33232 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33233 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33234 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 33235 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33238 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33239 $PACKER_VCC_NET
.sym 33240 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33242 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 33243 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 33244 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33245 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33250 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 33251 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 33252 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 33253 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 33254 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 33255 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 33256 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 33258 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 33260 soc.cpu.cpuregs.wen
.sym 33261 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33262 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 33264 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 33265 soc.cpu.latched_stalu
.sym 33267 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33269 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33281 soc.cpu.decoded_imm[30]
.sym 33282 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 33284 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 33285 soc.cpu.reg_op2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 33286 soc.cpu.reg_op2_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 33287 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33288 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 33290 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33292 soc.cpu.decoded_imm[29]
.sym 33293 soc.cpu.decoded_imm[17]
.sym 33295 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33301 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33305 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33306 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 33309 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 33310 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33312 soc.cpu.decoded_imm[29]
.sym 33313 soc.cpu.reg_op2_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 33315 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33318 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33319 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33320 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 33321 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33324 soc.cpu.decoded_imm[30]
.sym 33326 soc.cpu.reg_op2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 33327 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33330 soc.cpu.decoded_imm[17]
.sym 33331 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 33332 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33348 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33349 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33350 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 33351 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 33354 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 33355 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33356 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 33357 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 33358 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 33359 clk$SB_IO_IN_$glb_clk
.sym 33362 SEG[0]$SB_IO_OUT
.sym 33363 SEG[5]$SB_IO_OUT
.sym 33373 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 33375 soc.cpu.instr_rdcycle
.sym 33377 soc.cpu.decoded_imm[30]
.sym 33378 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 33379 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33380 soc.cpu.decoded_imm[29]
.sym 33381 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 33382 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 33383 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 33386 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33392 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 33412 soc.cpu.cpu_state[3]
.sym 33413 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 33479 soc.cpu.cpu_state[3]
.sym 33481 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 33482 clk$SB_IO_IN_$glb_clk
.sym 33483 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33489 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33493 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 33494 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 33497 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 33559 SEG[4]$SB_IO_OUT
.sym 33581 SEG[4]$SB_IO_OUT
.sym 33633 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33635 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33636 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33637 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33659 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33660 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33661 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33662 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33665 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33666 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33667 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33668 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33683 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33684 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33685 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33686 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33689 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33690 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33691 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33692 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33722 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33723 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 33725 iomem_wdata[14]
.sym 33729 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33731 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 33732 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 33734 flash_clk_SB_LUT4_I1_I2[3]
.sym 33735 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33768 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33774 $PACKER_GND_NET
.sym 33778 soc.cpu.reg_pc[5]
.sym 33874 iomem_wdata[10]
.sym 33876 iomem_wdata[8]
.sym 33877 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 33878 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 33881 soc.cpu.count_instr[23]
.sym 33889 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 33890 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33894 iomem_wdata[14]
.sym 33895 iomem_wdata[24]
.sym 33897 iomem_wdata[28]
.sym 33899 iomem_wdata[29]
.sym 33902 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33903 soc.cpu.instr_maskirq
.sym 33904 soc.cpu.mem_la_wdata[5]
.sym 33905 soc.cpu.pcpi_rs2[24]
.sym 33919 soc.cpu.count_instr[0]
.sym 33987 soc.cpu.count_instr[0]
.sym 33991 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 33992 clk$SB_IO_IN_$glb_clk
.sym 33993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33994 iomem_wdata[29]
.sym 33995 iomem_wdata[12]
.sym 33996 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 33997 iomem_wdata[26]
.sym 33998 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 33999 iomem_wdata[13]
.sym 34000 iomem_wdata[24]
.sym 34001 iomem_wdata[28]
.sym 34005 soc.cpu.pcpi_rs2[25]
.sym 34008 soc.memory.wen[3]
.sym 34018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34019 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 34020 soc.cpu.irq_pending[5]
.sym 34021 iomem_wdata[13]
.sym 34023 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 34025 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 34027 iomem_wdata[29]
.sym 34028 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34029 iomem_wdata[12]
.sym 34038 soc.cpu.irq_mask[5]
.sym 34039 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 34041 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 34044 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 34046 soc.cpu.count_instr[3]
.sym 34047 soc.cpu.cpuregs_rs1[6]
.sym 34048 soc.cpu.irq_pending[5]
.sym 34049 soc.cpu.instr_timer
.sym 34052 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34053 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34055 soc.cpu.timer[6]
.sym 34056 UART_RX_SB_LUT4_I1_I0[3]
.sym 34057 soc.cpu.irq_mask[6]
.sym 34058 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 34062 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 34063 soc.cpu.instr_maskirq
.sym 34074 soc.cpu.instr_maskirq
.sym 34075 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 34076 UART_RX_SB_LUT4_I1_I0[3]
.sym 34088 soc.cpu.irq_mask[5]
.sym 34089 soc.cpu.irq_pending[5]
.sym 34092 soc.cpu.irq_mask[6]
.sym 34093 soc.cpu.instr_maskirq
.sym 34094 soc.cpu.timer[6]
.sym 34095 soc.cpu.instr_timer
.sym 34098 soc.cpu.irq_mask[5]
.sym 34099 soc.cpu.irq_pending[5]
.sym 34104 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 34105 soc.cpu.cpuregs_rs1[6]
.sym 34106 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 34107 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 34110 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34111 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 34113 soc.cpu.count_instr[3]
.sym 34114 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.irq_pending[14]
.sym 34118 soc.cpu.irq_pending[6]
.sym 34119 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 34120 soc.cpu.irq_pending[4]
.sym 34121 soc.cpu.irq_pending[12]
.sym 34122 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 34123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34124 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34131 iomem_wdata[21]
.sym 34132 iomem_wdata[26]
.sym 34133 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34134 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 34135 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34137 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34138 iomem_wdata[12]
.sym 34140 soc.cpu.decoded_imm[0]
.sym 34143 soc.cpu.irq_mask[6]
.sym 34145 soc.cpu.cpuregs_rs1[12]
.sym 34146 soc.cpu.irq_mask[14]
.sym 34148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 34149 iomem_wdata[24]
.sym 34150 soc.cpu.irq_pending[14]
.sym 34151 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34152 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 34160 soc.cpu.count_instr[2]
.sym 34163 soc.cpu.count_instr[5]
.sym 34164 soc.cpu.count_instr[0]
.sym 34169 soc.cpu.count_instr[3]
.sym 34170 soc.cpu.count_instr[4]
.sym 34172 soc.cpu.count_instr[0]
.sym 34175 soc.cpu.count_instr[1]
.sym 34188 soc.cpu.count_instr[6]
.sym 34189 soc.cpu.count_instr[7]
.sym 34190 $nextpnr_ICESTORM_LC_4$O
.sym 34192 soc.cpu.count_instr[0]
.sym 34196 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34199 soc.cpu.count_instr[1]
.sym 34200 soc.cpu.count_instr[0]
.sym 34202 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34205 soc.cpu.count_instr[2]
.sym 34206 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34208 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34210 soc.cpu.count_instr[3]
.sym 34212 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34214 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34216 soc.cpu.count_instr[4]
.sym 34218 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34220 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 34223 soc.cpu.count_instr[5]
.sym 34224 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34226 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 34228 soc.cpu.count_instr[6]
.sym 34230 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 34232 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34234 soc.cpu.count_instr[7]
.sym 34236 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 34237 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34241 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34242 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 34243 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 34244 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34245 soc.cpu.irq_mask[12]
.sym 34246 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 34247 soc.cpu.irq_mask[6]
.sym 34251 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 34253 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 34254 soc.cpu.alu_out_q[6]
.sym 34255 soc.cpu.instr_timer
.sym 34256 soc.cpu.count_instr[1]
.sym 34258 soc.cpu.pcpi_rs2[25]
.sym 34260 soc.cpu.instr_timer
.sym 34261 iomem_wdata[14]
.sym 34263 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 34265 soc.cpu.count_instr[22]
.sym 34266 soc.cpu.irq_pending[4]
.sym 34267 soc.cpu.irq_mask[10]
.sym 34268 soc.cpu.cpuregs_rs1[7]
.sym 34270 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 34271 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34273 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 34276 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34281 soc.cpu.count_instr[8]
.sym 34295 soc.cpu.count_instr[14]
.sym 34304 soc.cpu.count_instr[15]
.sym 34306 soc.cpu.count_instr[9]
.sym 34307 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 34308 soc.cpu.count_instr[11]
.sym 34309 soc.cpu.count_instr[12]
.sym 34310 soc.cpu.count_instr[13]
.sym 34313 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34316 soc.cpu.count_instr[8]
.sym 34317 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34319 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 34321 soc.cpu.count_instr[9]
.sym 34323 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34325 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 34327 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 34329 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 34331 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 34333 soc.cpu.count_instr[11]
.sym 34335 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 34337 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 34339 soc.cpu.count_instr[12]
.sym 34341 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 34343 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 34345 soc.cpu.count_instr[13]
.sym 34347 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 34349 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 34351 soc.cpu.count_instr[14]
.sym 34353 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 34355 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34358 soc.cpu.count_instr[15]
.sym 34359 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 34360 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34364 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 34365 soc.cpu.irq_mask[14]
.sym 34366 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 34367 soc.cpu.irq_mask[7]
.sym 34368 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 34369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 34370 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34373 soc.cpu.is_lui_auipc_jal
.sym 34375 iomem_wdata[31]
.sym 34376 soc.cpu.count_cycle[14]
.sym 34379 soc.cpu.count_instr[9]
.sym 34381 soc.cpu.decoded_imm[0]
.sym 34382 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34383 iomem_wdata[30]
.sym 34384 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 34387 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 34388 soc.cpu.reg_pc[4]
.sym 34389 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 34390 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34391 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34394 soc.cpu.instr_maskirq
.sym 34395 soc.cpu.timer[13]
.sym 34396 soc.cpu.mem_la_wdata[5]
.sym 34397 soc.cpu.pcpi_rs2[24]
.sym 34398 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 34399 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34405 soc.cpu.count_instr[17]
.sym 34414 soc.cpu.count_instr[18]
.sym 34416 soc.cpu.count_instr[20]
.sym 34417 soc.cpu.count_instr[21]
.sym 34418 soc.cpu.count_instr[22]
.sym 34419 soc.cpu.count_instr[23]
.sym 34420 soc.cpu.count_instr[16]
.sym 34423 soc.cpu.count_instr[19]
.sym 34436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 34439 soc.cpu.count_instr[16]
.sym 34440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34442 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 34445 soc.cpu.count_instr[17]
.sym 34446 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 34448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 34450 soc.cpu.count_instr[18]
.sym 34452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 34454 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 34457 soc.cpu.count_instr[19]
.sym 34458 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 34460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 34462 soc.cpu.count_instr[20]
.sym 34464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 34466 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 34468 soc.cpu.count_instr[21]
.sym 34470 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 34472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 34474 soc.cpu.count_instr[22]
.sym 34476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 34478 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34480 soc.cpu.count_instr[23]
.sym 34482 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 34483 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34484 clk$SB_IO_IN_$glb_clk
.sym 34485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34486 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34487 soc.cpu.irq_mask[10]
.sym 34488 soc.cpu.irq_mask[11]
.sym 34489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 34490 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 34491 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34492 soc.cpu.irq_mask[13]
.sym 34493 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 34496 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 34497 soc.cpu.pcpi_rs2[23]
.sym 34499 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 34500 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34501 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34502 soc.cpu.count_instr[17]
.sym 34508 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 34510 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 34511 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34512 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 34513 soc.cpu.count_instr[19]
.sym 34514 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34516 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 34517 soc.cpu.count_cycle[43]
.sym 34518 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 34519 soc.cpu.count_instr[11]
.sym 34520 soc.cpu.count_cycle[11]
.sym 34521 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34522 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34532 soc.cpu.count_instr[29]
.sym 34543 soc.cpu.count_instr[24]
.sym 34544 soc.cpu.count_instr[25]
.sym 34549 soc.cpu.count_instr[30]
.sym 34553 soc.cpu.count_instr[26]
.sym 34554 soc.cpu.count_instr[27]
.sym 34555 soc.cpu.count_instr[28]
.sym 34558 soc.cpu.count_instr[31]
.sym 34559 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 34562 soc.cpu.count_instr[24]
.sym 34563 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34565 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 34568 soc.cpu.count_instr[25]
.sym 34569 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 34571 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 34573 soc.cpu.count_instr[26]
.sym 34575 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 34577 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 34579 soc.cpu.count_instr[27]
.sym 34581 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 34583 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 34585 soc.cpu.count_instr[28]
.sym 34587 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 34589 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 34592 soc.cpu.count_instr[29]
.sym 34593 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 34595 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 34598 soc.cpu.count_instr[30]
.sym 34599 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 34601 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 34603 soc.cpu.count_instr[31]
.sym 34605 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 34606 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 34610 soc.cpu.irq_mask[15]
.sym 34611 soc.cpu.irq_mask[8]
.sym 34612 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 34613 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34614 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34615 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 34616 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 34619 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 34623 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 34624 flash_clk_SB_LUT4_I1_I2[3]
.sym 34625 iomem_wdata[20]
.sym 34628 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 34629 soc.cpu.count_instr[27]
.sym 34630 soc.cpu.irq_mask[10]
.sym 34632 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 34633 soc.cpu.cpuregs_rs1[15]
.sym 34634 soc.cpu.count_instr[26]
.sym 34635 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34636 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 34637 soc.cpu.cpuregs_rs1[12]
.sym 34638 soc.cpu.irq_pending[14]
.sym 34639 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34640 soc.cpu.irq_mask[2]
.sym 34641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 34642 soc.cpu.irq_mask[7]
.sym 34643 soc.cpu.irq_mask[2]
.sym 34645 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 34650 soc.cpu.count_instr[32]
.sym 34657 soc.cpu.count_instr[39]
.sym 34660 soc.cpu.count_instr[34]
.sym 34663 soc.cpu.count_instr[37]
.sym 34669 soc.cpu.count_instr[35]
.sym 34670 soc.cpu.count_instr[36]
.sym 34675 soc.cpu.count_instr[33]
.sym 34680 soc.cpu.count_instr[38]
.sym 34682 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 34685 soc.cpu.count_instr[32]
.sym 34686 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 34688 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 34690 soc.cpu.count_instr[33]
.sym 34692 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 34694 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 34696 soc.cpu.count_instr[34]
.sym 34698 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 34700 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 34703 soc.cpu.count_instr[35]
.sym 34704 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 34706 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 34709 soc.cpu.count_instr[36]
.sym 34710 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 34712 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 34714 soc.cpu.count_instr[37]
.sym 34716 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 34718 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 34720 soc.cpu.count_instr[38]
.sym 34722 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 34724 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 34727 soc.cpu.count_instr[39]
.sym 34728 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 34729 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34730 clk$SB_IO_IN_$glb_clk
.sym 34731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34733 soc.cpu.irq_pending[9]
.sym 34734 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 34735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34736 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 34737 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 34738 soc.cpu.irq_pending[7]
.sym 34739 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34743 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 34744 soc.cpu.instr_timer
.sym 34745 iomem_wdata[20]
.sym 34747 iomem_wdata[23]
.sym 34748 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 34749 soc.cpu.instr_timer
.sym 34750 soc.cpu.cpuregs_rs1[8]
.sym 34751 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 34754 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 34755 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34756 soc.cpu.count_cycle[28]
.sym 34757 soc.cpu.irq_mask[4]
.sym 34758 soc.cpu.irq_pending[4]
.sym 34762 soc.cpu.cpuregs_rs1[13]
.sym 34763 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 34765 soc.cpu.count_instr[22]
.sym 34766 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 34767 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 34768 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 34777 soc.cpu.count_instr[44]
.sym 34781 soc.cpu.count_instr[40]
.sym 34782 soc.cpu.count_instr[41]
.sym 34787 soc.cpu.count_instr[46]
.sym 34791 soc.cpu.count_instr[42]
.sym 34792 soc.cpu.count_instr[43]
.sym 34794 soc.cpu.count_instr[45]
.sym 34796 soc.cpu.count_instr[47]
.sym 34805 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 34807 soc.cpu.count_instr[40]
.sym 34809 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 34811 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 34813 soc.cpu.count_instr[41]
.sym 34815 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 34817 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 34820 soc.cpu.count_instr[42]
.sym 34821 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 34823 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 34826 soc.cpu.count_instr[43]
.sym 34827 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 34829 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 34832 soc.cpu.count_instr[44]
.sym 34833 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 34835 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 34838 soc.cpu.count_instr[45]
.sym 34839 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 34841 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 34843 soc.cpu.count_instr[46]
.sym 34845 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 34847 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 34850 soc.cpu.count_instr[47]
.sym 34851 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 34852 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 34856 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34857 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 34858 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 34859 soc.cpu.irq_mask[9]
.sym 34860 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34861 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 34862 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 34865 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 34867 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 34868 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34870 soc.cpu.mem_la_wdata[3]
.sym 34871 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 34873 iomem_wdata[22]
.sym 34874 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34875 soc.cpu.count_cycle[47]
.sym 34876 soc.cpu.irq_pending[1]
.sym 34877 soc.cpu.cpu_state[3]
.sym 34879 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34880 soc.cpu.reg_pc[4]
.sym 34881 soc.cpu.count_instr[53]
.sym 34882 soc.cpu.instr_maskirq
.sym 34884 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 34885 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 34886 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 34887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 34888 soc.cpu.mem_la_wdata[5]
.sym 34889 soc.cpu.irq_pending[0]
.sym 34890 soc.cpu.instr_maskirq
.sym 34891 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 34896 soc.cpu.count_instr[48]
.sym 34899 soc.cpu.count_instr[51]
.sym 34913 soc.cpu.count_instr[49]
.sym 34914 soc.cpu.count_instr[50]
.sym 34916 soc.cpu.count_instr[52]
.sym 34919 soc.cpu.count_instr[55]
.sym 34925 soc.cpu.count_instr[53]
.sym 34926 soc.cpu.count_instr[54]
.sym 34928 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 34931 soc.cpu.count_instr[48]
.sym 34932 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 34934 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 34937 soc.cpu.count_instr[49]
.sym 34938 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 34940 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 34943 soc.cpu.count_instr[50]
.sym 34944 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 34946 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 34949 soc.cpu.count_instr[51]
.sym 34950 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 34952 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 34955 soc.cpu.count_instr[52]
.sym 34956 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 34958 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 34960 soc.cpu.count_instr[53]
.sym 34962 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 34964 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 34966 soc.cpu.count_instr[54]
.sym 34968 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 34970 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 34973 soc.cpu.count_instr[55]
.sym 34974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 34975 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[2]
.sym 34979 soc.cpu.cpuregs_wrdata[5]
.sym 34980 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 34981 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[2]
.sym 34982 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 34983 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 34984 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 34985 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 34993 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 34995 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34996 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 34997 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 34998 soc.cpu.latched_stalu
.sym 35000 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 35001 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 35003 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35004 soc.cpu.cpu_state[3]
.sym 35005 soc.cpu.count_instr[51]
.sym 35006 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 35007 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 35009 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 35010 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35011 soc.cpu.cpuregs_wrdata[4]
.sym 35012 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 35013 soc.cpu.count_instr[19]
.sym 35014 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35024 soc.cpu.count_instr[61]
.sym 35033 soc.cpu.count_instr[62]
.sym 35034 soc.cpu.count_instr[63]
.sym 35043 soc.cpu.count_instr[56]
.sym 35044 soc.cpu.count_instr[57]
.sym 35045 soc.cpu.count_instr[58]
.sym 35046 soc.cpu.count_instr[59]
.sym 35047 soc.cpu.count_instr[60]
.sym 35051 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 35053 soc.cpu.count_instr[56]
.sym 35055 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35057 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 35059 soc.cpu.count_instr[57]
.sym 35061 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 35063 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 35065 soc.cpu.count_instr[58]
.sym 35067 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 35069 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 35071 soc.cpu.count_instr[59]
.sym 35073 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 35075 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 35077 soc.cpu.count_instr[60]
.sym 35079 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 35081 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 35084 soc.cpu.count_instr[61]
.sym 35085 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 35087 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 35089 soc.cpu.count_instr[62]
.sym 35091 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 35095 soc.cpu.count_instr[63]
.sym 35097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 35098 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35101 soc.cpu.reg_pc[4]
.sym 35102 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35103 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 35104 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 35105 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 35106 soc.cpu.reg_pc[7]
.sym 35107 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 35108 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 35111 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 35112 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35113 soc.cpu.reg_pc[3]
.sym 35114 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35115 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 35116 soc.cpu.alu_out_q[4]
.sym 35118 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 35122 soc.cpu.cpuregs_wrdata[5]
.sym 35123 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 35125 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35126 soc.cpu.count_instr[26]
.sym 35127 soc.cpu.decoded_imm[12]
.sym 35128 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35129 soc.cpu.cpuregs_rs1[12]
.sym 35130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35132 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 35133 soc.cpu.irq_mask[2]
.sym 35134 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 35135 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35136 soc.cpu.cpuregs_rs1[15]
.sym 35142 soc.cpu.count_instr[26]
.sym 35143 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35144 soc.cpu.count_instr[58]
.sym 35145 soc.cpu.instr_rdcycleh
.sym 35146 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35147 soc.cpu.count_instr[61]
.sym 35149 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35150 soc.cpu.cpuregs_rs1[6]
.sym 35151 soc.cpu.reg_pc[1]
.sym 35152 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 35153 soc.cpu.reg_pc[6]
.sym 35154 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 35155 soc.cpu.count_instr[28]
.sym 35156 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 35157 soc.cpu.count_instr[29]
.sym 35160 soc.cpu.is_lui_auipc_jal
.sym 35161 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 35162 soc.cpu.count_cycle[60]
.sym 35163 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35165 soc.cpu.count_instr[51]
.sym 35167 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35168 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 35169 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35171 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35173 soc.cpu.count_instr[19]
.sym 35175 soc.cpu.count_instr[26]
.sym 35176 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35177 soc.cpu.count_instr[58]
.sym 35178 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35181 soc.cpu.instr_rdcycleh
.sym 35182 soc.cpu.count_instr[28]
.sym 35183 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35184 soc.cpu.count_cycle[60]
.sym 35187 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35188 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 35189 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35190 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 35193 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 35196 soc.cpu.reg_pc[1]
.sym 35199 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35200 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35201 soc.cpu.count_instr[19]
.sym 35202 soc.cpu.count_instr[51]
.sym 35205 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35206 soc.cpu.reg_pc[6]
.sym 35207 soc.cpu.cpuregs_rs1[6]
.sym 35208 soc.cpu.is_lui_auipc_jal
.sym 35211 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35212 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 35213 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35214 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 35217 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35218 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35219 soc.cpu.count_instr[61]
.sym 35220 soc.cpu.count_instr[29]
.sym 35224 soc.cpu.reg_pc[5]
.sym 35225 soc.cpu.reg_pc[12]
.sym 35226 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35227 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 35228 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[2]
.sym 35229 soc.cpu.reg_pc[10]
.sym 35230 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 35231 soc.cpu.reg_pc[9]
.sym 35234 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35235 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 35236 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 35237 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35238 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35239 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 35240 soc.cpu.reg_out[15]
.sym 35241 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 35242 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 35243 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 35247 soc.cpu.reg_pc[1]
.sym 35248 soc.cpu.count_cycle[60]
.sym 35249 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35250 soc.cpu.alu_out_q[1]
.sym 35251 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35252 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35253 soc.cpu.cpuregs_rs1[13]
.sym 35254 soc.cpu.reg_pc[7]
.sym 35255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 35256 soc.cpu.count_cycle[28]
.sym 35257 soc.cpu.reg_pc[5]
.sym 35258 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 35259 soc.cpu.decoded_imm[3]
.sym 35265 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 35266 soc.cpu.reg_out[12]
.sym 35267 soc.cpu.cpuregs_rs1[12]
.sym 35268 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 35269 soc.cpu.latched_stalu
.sym 35270 soc.cpu.alu_out_q[12]
.sym 35271 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35273 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35274 soc.cpu.reg_op2_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 35276 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 35277 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 35279 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35280 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 35281 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35283 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35284 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 35285 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35286 soc.cpu.reg_out[15]
.sym 35287 soc.cpu.decoded_imm[12]
.sym 35288 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35290 soc.cpu.reg_pc[12]
.sym 35291 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35292 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 35293 soc.cpu.is_lui_auipc_jal
.sym 35295 soc.cpu.alu_out_q[15]
.sym 35296 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35298 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35299 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35300 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35301 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35304 soc.cpu.reg_out[12]
.sym 35305 soc.cpu.latched_stalu
.sym 35306 soc.cpu.alu_out_q[12]
.sym 35307 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35310 soc.cpu.reg_op2_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 35311 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35312 soc.cpu.decoded_imm[12]
.sym 35316 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 35317 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35318 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 35319 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35322 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 35325 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 35328 soc.cpu.alu_out_q[15]
.sym 35329 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35330 soc.cpu.reg_out[15]
.sym 35331 soc.cpu.latched_stalu
.sym 35334 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 35336 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 35340 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35341 soc.cpu.cpuregs_rs1[12]
.sym 35342 soc.cpu.is_lui_auipc_jal
.sym 35343 soc.cpu.reg_pc[12]
.sym 35344 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 35351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 35352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 35353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 35354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35357 soc.cpu.count_instr[23]
.sym 35358 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 35359 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 35361 soc.cpu.next_pc[15]
.sym 35363 soc.cpu.cpu_state[3]
.sym 35364 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 35365 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35366 soc.cpu.irq_state[1]
.sym 35367 soc.cpu.reg_pc[6]
.sym 35368 soc.cpu.irq_pending[1]
.sym 35370 soc.cpu.reg_pc[13]
.sym 35372 soc.cpu.reg_pc[11]
.sym 35373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 35374 soc.cpu.instr_maskirq
.sym 35375 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 35376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 35377 soc.cpu.reg_pc[10]
.sym 35378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35379 soc.cpu.decoded_imm[6]
.sym 35380 soc.cpu.reg_pc[4]
.sym 35381 soc.cpu.reg_pc[9]
.sym 35382 soc.cpu.reg_pc[20]
.sym 35388 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35390 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 35391 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 35393 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 35394 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35396 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35397 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35398 soc.cpu.cpuregs_wrdata[5]
.sym 35399 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 35400 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 35401 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 35402 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 35406 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 35407 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 35408 soc.cpu.cpuregs_wrdata[12]
.sym 35409 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35414 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 35416 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35417 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35418 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35419 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 35423 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 35427 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 35428 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 35429 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35430 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35433 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 35434 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35435 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 35436 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35440 soc.cpu.cpuregs_wrdata[12]
.sym 35445 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35446 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 35447 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35448 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 35451 soc.cpu.cpuregs_wrdata[5]
.sym 35457 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35458 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 35459 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 35460 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35463 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 35464 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 35465 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 35466 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 35472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 35473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 35474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 35475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 35476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 35477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 35481 soc.cpu.pcpi_rs2[25]
.sym 35483 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 35487 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 35488 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 35490 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35492 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35494 soc.cpu.reg_pc[21]
.sym 35495 soc.cpu.cpu_state[3]
.sym 35496 soc.cpu.reg_pc[22]
.sym 35497 soc.cpu.reg_pc[12]
.sym 35498 soc.cpu.reg_pc[15]
.sym 35499 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 35500 soc.cpu.decoded_imm[7]
.sym 35501 soc.cpu.decoded_imm[11]
.sym 35502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35503 soc.cpu.cpuregs_wrdata[4]
.sym 35504 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 35505 soc.cpu.decoded_imm[1]
.sym 35511 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35515 soc.cpu.reg_pc[1]
.sym 35517 soc.cpu.reg_pc[3]
.sym 35518 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 35523 soc.cpu.reg_pc[2]
.sym 35526 soc.cpu.reg_pc[7]
.sym 35527 soc.cpu.reg_pc[5]
.sym 35537 soc.cpu.reg_pc[8]
.sym 35540 soc.cpu.reg_pc[4]
.sym 35541 soc.cpu.reg_pc[6]
.sym 35543 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35545 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 35546 soc.cpu.reg_pc[1]
.sym 35549 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35551 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35552 soc.cpu.reg_pc[2]
.sym 35553 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35555 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35558 soc.cpu.reg_pc[3]
.sym 35559 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35561 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35563 soc.cpu.reg_pc[4]
.sym 35565 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35567 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35570 soc.cpu.reg_pc[5]
.sym 35571 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35573 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35576 soc.cpu.reg_pc[6]
.sym 35577 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35579 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35582 soc.cpu.reg_pc[7]
.sym 35583 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35585 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35588 soc.cpu.reg_pc[8]
.sym 35589 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 35594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 35595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 35596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 35597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 35598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 35599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 35600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 35605 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 35606 soc.cpu.decoded_imm[13]
.sym 35607 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35610 soc.cpu.decoded_imm[13]
.sym 35611 soc.cpu.reg_pc[1]
.sym 35612 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 35613 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35614 soc.cpu.reg_pc[14]
.sym 35616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 35617 soc.cpu.decoded_imm[14]
.sym 35618 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 35619 soc.cpu.decoded_imm[12]
.sym 35620 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35621 soc.cpu.irq_mask[2]
.sym 35622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 35623 soc.cpu.decoded_imm[31]
.sym 35624 soc.cpu.decoded_imm[21]
.sym 35625 soc.cpu.decoded_imm[17]
.sym 35626 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35627 soc.cpu.decoded_imm[0]
.sym 35628 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 35629 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35639 soc.cpu.reg_pc[11]
.sym 35649 soc.cpu.reg_pc[10]
.sym 35653 soc.cpu.reg_pc[9]
.sym 35657 soc.cpu.reg_pc[12]
.sym 35658 soc.cpu.reg_pc[15]
.sym 35660 soc.cpu.reg_pc[16]
.sym 35662 soc.cpu.reg_pc[14]
.sym 35663 soc.cpu.reg_pc[13]
.sym 35666 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35668 soc.cpu.reg_pc[9]
.sym 35670 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35672 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35674 soc.cpu.reg_pc[10]
.sym 35676 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35678 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 35680 soc.cpu.reg_pc[11]
.sym 35682 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35684 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35687 soc.cpu.reg_pc[12]
.sym 35688 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 35690 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35693 soc.cpu.reg_pc[13]
.sym 35694 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35696 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35699 soc.cpu.reg_pc[14]
.sym 35700 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35702 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35704 soc.cpu.reg_pc[15]
.sym 35706 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35708 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35711 soc.cpu.reg_pc[16]
.sym 35712 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 35717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 35718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 35719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 35720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 35721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 35722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 35723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 35726 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 35727 soc.cpu.cpuregs_wrdata[23]
.sym 35728 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 35729 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35730 soc.cpu.decoded_imm[20]
.sym 35731 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35732 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 35734 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 35735 soc.cpu.reg_pc[11]
.sym 35736 soc.cpu.instr_timer
.sym 35737 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35738 soc.cpu.cpuregs_wrdata[10]
.sym 35740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 35741 soc.cpu.decoded_imm[23]
.sym 35742 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 35743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 35745 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35746 soc.cpu.reg_pc[16]
.sym 35747 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 35748 soc.cpu.count_cycle[28]
.sym 35749 soc.cpu.reg_pc[13]
.sym 35750 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 35751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 35752 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35766 soc.cpu.reg_pc[21]
.sym 35768 soc.cpu.reg_pc[22]
.sym 35773 soc.cpu.reg_pc[19]
.sym 35780 soc.cpu.reg_pc[17]
.sym 35782 soc.cpu.reg_pc[18]
.sym 35785 soc.cpu.reg_pc[23]
.sym 35786 soc.cpu.reg_pc[24]
.sym 35788 soc.cpu.reg_pc[20]
.sym 35789 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 35791 soc.cpu.reg_pc[17]
.sym 35793 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35795 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 35797 soc.cpu.reg_pc[18]
.sym 35799 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 35801 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 35804 soc.cpu.reg_pc[19]
.sym 35805 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 35807 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 35809 soc.cpu.reg_pc[20]
.sym 35811 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 35813 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 35816 soc.cpu.reg_pc[21]
.sym 35817 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 35819 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35821 soc.cpu.reg_pc[22]
.sym 35823 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 35825 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 35827 soc.cpu.reg_pc[23]
.sym 35829 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35831 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35833 soc.cpu.reg_pc[24]
.sym 35835 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 35839 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[2]
.sym 35840 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]
.sym 35841 soc.cpu.irq_pending[22]
.sym 35842 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 35843 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 35844 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 35845 soc.cpu.irq_pending[21]
.sym 35846 soc.cpu.cpuregs_wrdata[21]
.sym 35849 soc.cpu.is_lui_auipc_jal
.sym 35851 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 35852 soc.cpu.decoded_imm[29]
.sym 35853 soc.cpu.irq_state[1]
.sym 35855 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 35856 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 35859 soc.cpu.decoded_imm[28]
.sym 35860 soc.cpu.decoded_imm[29]
.sym 35861 soc.cpu.decoded_imm[30]
.sym 35863 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35864 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 35865 soc.cpu.decoded_imm[26]
.sym 35866 soc.cpu.reg_pc[17]
.sym 35867 soc.cpu.timer[23]
.sym 35868 soc.cpu.reg_pc[18]
.sym 35869 soc.cpu.reg_pc[30]
.sym 35870 soc.cpu.decoded_imm[6]
.sym 35871 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35872 soc.cpu.reg_pc[24]
.sym 35873 soc.cpu.instr_maskirq
.sym 35874 soc.cpu.reg_pc[20]
.sym 35875 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35885 soc.cpu.cpuregs_rs1[21]
.sym 35891 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35895 soc.cpu.reg_pc[30]
.sym 35898 soc.cpu.reg_pc[25]
.sym 35901 soc.cpu.reg_pc[28]
.sym 35904 soc.cpu.reg_pc[29]
.sym 35905 soc.cpu.reg_pc[26]
.sym 35908 soc.cpu.reg_pc[27]
.sym 35909 soc.cpu.reg_pc[31]
.sym 35912 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 35915 soc.cpu.reg_pc[25]
.sym 35916 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35918 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 35920 soc.cpu.reg_pc[26]
.sym 35922 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 35924 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 35926 soc.cpu.reg_pc[27]
.sym 35928 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 35930 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 35933 soc.cpu.reg_pc[28]
.sym 35934 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 35936 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 35938 soc.cpu.reg_pc[29]
.sym 35940 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 35942 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35944 soc.cpu.reg_pc[30]
.sym 35946 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 35951 soc.cpu.reg_pc[31]
.sym 35952 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35955 soc.cpu.cpuregs_rs1[21]
.sym 35959 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35961 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35962 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 35963 soc.cpu.irq_mask[22]
.sym 35964 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 35965 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 35966 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 35967 soc.cpu.cpuregs_wrdata[22]
.sym 35968 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 35969 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 35972 soc.cpu.cpuregs_rs1[23]
.sym 35973 soc.cpu.pcpi_rs2[23]
.sym 35974 soc.cpu.instr_jal
.sym 35975 soc.cpu.latched_stalu
.sym 35976 soc.cpu.cpuregs_raddr2[4]
.sym 35977 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 35978 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 35980 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 35981 soc.cpu.decoded_imm[14]
.sym 35982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 35983 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 35984 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35985 soc.cpu.pcpi_rs2[23]
.sym 35986 soc.cpu.reg_pc[21]
.sym 35987 soc.cpu.reg_pc[28]
.sym 35988 soc.cpu.reg_pc[22]
.sym 35989 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 35990 soc.cpu.irq_pending[20]
.sym 35991 soc.cpu.cpu_state[3]
.sym 35992 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35994 soc.cpu.reg_pc[27]
.sym 35995 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 35996 soc.cpu.cpuregs_wrdata[21]
.sym 36003 soc.cpu.instr_timer
.sym 36004 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36005 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36006 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 36007 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 36008 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36009 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 36011 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 36013 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36014 soc.cpu.irq_mask[23]
.sym 36015 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36018 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36019 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 36020 soc.cpu.count_cycle[28]
.sym 36022 soc.cpu.count_instr[60]
.sym 36024 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 36025 soc.cpu.cpuregs_rs1[23]
.sym 36026 soc.cpu.is_lui_auipc_jal
.sym 36027 soc.cpu.timer[23]
.sym 36028 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 36029 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36030 soc.cpu.reg_pc[23]
.sym 36031 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 36032 soc.cpu.count_instr[23]
.sym 36033 soc.cpu.instr_maskirq
.sym 36034 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 36036 soc.cpu.cpuregs_rs1[23]
.sym 36037 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36038 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 36039 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36042 soc.cpu.count_cycle[28]
.sym 36043 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 36045 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 36048 soc.cpu.count_instr[23]
.sym 36049 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 36050 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36051 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36054 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 36060 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 36061 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36062 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 36063 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 36066 soc.cpu.instr_maskirq
.sym 36067 soc.cpu.instr_timer
.sym 36068 soc.cpu.timer[23]
.sym 36069 soc.cpu.irq_mask[23]
.sym 36072 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36073 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 36074 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36075 soc.cpu.count_instr[60]
.sym 36078 soc.cpu.is_lui_auipc_jal
.sym 36079 soc.cpu.cpuregs_rs1[23]
.sym 36080 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36081 soc.cpu.reg_pc[23]
.sym 36082 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36084 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36085 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3[2]
.sym 36086 soc.cpu.reg_pc[17]
.sym 36087 soc.cpu.reg_pc[18]
.sym 36088 soc.cpu.reg_pc[23]
.sym 36089 soc.cpu.reg_pc[24]
.sym 36090 soc.cpu.reg_pc[20]
.sym 36091 soc.cpu.reg_pc[21]
.sym 36092 soc.cpu.reg_pc[22]
.sym 36093 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 36095 soc.cpu.cpuregs_wrdata[16]
.sym 36096 soc.cpu.cpuregs_wrdata[17]
.sym 36097 soc.cpu.reg_out[16]
.sym 36098 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36099 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 36101 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 36103 soc.cpu.cpuregs_waddr[3]
.sym 36104 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 36108 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 36109 soc.cpu.irq_mask[2]
.sym 36110 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36111 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36112 soc.cpu.irq_pending[23]
.sym 36113 soc.cpu.decoded_imm[14]
.sym 36114 soc.cpu.decoded_imm[31]
.sym 36115 soc.cpu.decoded_imm[12]
.sym 36116 soc.cpu.decoded_imm[21]
.sym 36117 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 36118 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36119 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36120 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36126 soc.cpu.irq_state[1]
.sym 36128 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36130 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 36133 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36135 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 36138 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[2]
.sym 36139 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36140 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36142 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 36144 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36145 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36147 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36148 soc.cpu.irq_pending[18]
.sym 36149 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36150 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 36151 soc.cpu.latched_stalu
.sym 36152 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36153 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36154 soc.cpu.alu_out_q[16]
.sym 36155 soc.cpu.reg_out[16]
.sym 36156 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36157 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 36159 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 36160 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 36162 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[2]
.sym 36165 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36166 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 36168 soc.cpu.irq_pending[18]
.sym 36171 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36172 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36173 soc.cpu.irq_state[1]
.sym 36174 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 36177 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36178 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36179 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36180 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36183 soc.cpu.reg_out[16]
.sym 36184 soc.cpu.alu_out_q[16]
.sym 36185 soc.cpu.latched_stalu
.sym 36186 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36189 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36190 soc.cpu.reg_out[16]
.sym 36191 soc.cpu.alu_out_q[16]
.sym 36192 soc.cpu.latched_stalu
.sym 36197 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36198 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36201 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36202 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 36204 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 36208 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36209 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2]
.sym 36210 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 36211 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 36213 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[2]
.sym 36214 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 36215 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36219 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 36220 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 36221 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 36222 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36224 soc.cpu.cpuregs_raddr2[0]
.sym 36225 soc.cpu.reg_pc[22]
.sym 36226 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 36227 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36228 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 36229 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 36230 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 36231 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 36232 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36233 soc.cpu.cpuregs_wrdata[23]
.sym 36234 soc.cpu.irq_pending[18]
.sym 36235 soc.cpu.alu_out_q[17]
.sym 36236 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 36237 soc.cpu.timer[17]
.sym 36238 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36239 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 36240 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36241 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36242 soc.cpu.irq_pending[17]
.sym 36243 soc.cpu.cpuregs_wrdata[22]
.sym 36250 soc.cpu.irq_mask[20]
.sym 36251 soc.cpu.reg_out[23]
.sym 36252 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36253 soc.cpu.timer[17]
.sym 36255 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36256 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36257 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36258 soc.cpu.irq_state[1]
.sym 36259 soc.cpu.irq_pending[20]
.sym 36261 soc.cpu.latched_stalu
.sym 36262 soc.cpu.alu_out_q[23]
.sym 36263 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 36264 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36265 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36266 soc.cpu.irq_mask[17]
.sym 36268 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36269 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36271 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36272 soc.cpu.irq_pending[23]
.sym 36273 soc.cpu.instr_timer
.sym 36275 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36276 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36277 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 36279 soc.cpu.irq_mask[23]
.sym 36280 soc.cpu.instr_maskirq
.sym 36282 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36283 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36284 soc.cpu.irq_state[1]
.sym 36285 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 36288 soc.cpu.latched_stalu
.sym 36289 soc.cpu.alu_out_q[23]
.sym 36290 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36291 soc.cpu.reg_out[23]
.sym 36295 soc.cpu.irq_mask[20]
.sym 36297 soc.cpu.irq_pending[20]
.sym 36300 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 36301 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36302 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36303 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36306 soc.cpu.instr_maskirq
.sym 36307 soc.cpu.instr_timer
.sym 36308 soc.cpu.timer[17]
.sym 36309 soc.cpu.irq_mask[17]
.sym 36312 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36313 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36314 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36315 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36319 soc.cpu.irq_mask[20]
.sym 36321 soc.cpu.irq_pending[20]
.sym 36324 soc.cpu.irq_mask[23]
.sym 36326 soc.cpu.irq_pending[23]
.sym 36328 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36330 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36331 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 36332 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36333 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 36334 soc.cpu.irq_pending[16]
.sym 36335 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[3]
.sym 36336 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 36337 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[2]
.sym 36338 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 36343 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36344 soc.cpu.irq_state[1]
.sym 36345 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36346 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36347 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 36348 soc.cpu.cpu_state[3]
.sym 36349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 36350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 36351 soc.cpu.mem_do_rinst
.sym 36352 UART_RX_SB_LUT4_I1_I0[3]
.sym 36353 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 36354 soc.cpu.irq_pending[2]
.sym 36355 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36356 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 36357 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36358 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 36359 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 36360 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36361 soc.cpu.reg_pc[30]
.sym 36362 soc.cpu.cpuregs_wrdata[20]
.sym 36363 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36364 soc.cpu.instr_maskirq
.sym 36365 soc.cpu.irq_mask[19]
.sym 36366 soc.cpu.instr_rdcycleh
.sym 36372 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 36373 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36374 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36375 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36377 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 36378 soc.cpu.irq_mask[23]
.sym 36379 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36380 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36381 soc.cpu.irq_pending[18]
.sym 36382 soc.cpu.irq_pending[23]
.sym 36383 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36384 soc.cpu.irq_mask[18]
.sym 36386 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36387 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36388 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 36389 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36390 soc.cpu.irq_state[1]
.sym 36394 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36395 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 36396 soc.cpu.irq_state[1]
.sym 36397 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36398 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36399 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36402 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36403 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 36405 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36406 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36407 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36408 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36411 soc.cpu.irq_pending[23]
.sym 36414 soc.cpu.irq_mask[23]
.sym 36417 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36418 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36419 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 36420 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36423 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36424 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 36425 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36426 soc.cpu.irq_state[1]
.sym 36429 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36430 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 36431 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36432 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 36435 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36436 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 36437 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36441 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36442 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36443 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36444 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36447 soc.cpu.irq_state[1]
.sym 36449 soc.cpu.irq_mask[18]
.sym 36450 soc.cpu.irq_pending[18]
.sym 36454 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 36455 soc.cpu.reg_pc[30]
.sym 36456 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 36457 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 36458 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 36459 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[2]
.sym 36460 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36461 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 36463 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 36464 soc.cpu.cpuregs_wrdata[31]
.sym 36465 soc.cpu.cpuregs_wrdata[29]
.sym 36466 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 36468 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 36469 soc.cpu.irq_pending[31]
.sym 36470 soc.cpu.mem_do_rinst
.sym 36473 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 36474 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36475 soc.cpu.decoded_imm[0]
.sym 36476 soc.cpu.reg_pc[29]
.sym 36477 soc.cpu.cpu_state[3]
.sym 36478 soc.cpu.alu_out_q[31]
.sym 36479 soc.cpu.reg_pc[28]
.sym 36480 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36481 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36482 soc.cpu.irq_pending[30]
.sym 36483 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36484 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36485 soc.cpu.reg_pc[27]
.sym 36486 soc.cpu.cpuregs_wrdata[17]
.sym 36487 soc.cpu.latched_stalu
.sym 36488 soc.cpu.cpuregs_wrdata[21]
.sym 36489 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36495 soc.cpu.irq_mask[17]
.sym 36497 soc.cpu.irq_pending[29]
.sym 36499 soc.cpu.irq_mask[29]
.sym 36500 soc.cpu.irq_pending[17]
.sym 36501 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 36503 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36504 soc.cpu.irq_pending[18]
.sym 36507 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36508 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 36509 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36510 soc.cpu.cpuregs_rs1[28]
.sym 36513 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36514 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36515 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36516 soc.cpu.irq_state[1]
.sym 36517 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36521 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36522 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36523 soc.cpu.irq_mask[18]
.sym 36524 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 36525 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 36528 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36529 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36530 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36531 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36534 soc.cpu.irq_mask[18]
.sym 36537 soc.cpu.irq_pending[18]
.sym 36540 soc.cpu.irq_mask[29]
.sym 36542 soc.cpu.irq_pending[29]
.sym 36546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36547 soc.cpu.cpuregs_rs1[28]
.sym 36548 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36549 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 36552 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 36553 soc.cpu.irq_state[1]
.sym 36554 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36555 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 36558 soc.cpu.irq_pending[17]
.sym 36559 soc.cpu.irq_mask[17]
.sym 36565 soc.cpu.irq_pending[17]
.sym 36566 soc.cpu.irq_mask[17]
.sym 36570 soc.cpu.irq_mask[18]
.sym 36571 soc.cpu.irq_pending[18]
.sym 36572 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36573 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 36574 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36577 soc.cpu.cpuregs_wrdata[19]
.sym 36578 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36579 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36580 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 36581 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 36582 soc.cpu.irq_pending[19]
.sym 36583 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 36584 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36589 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 36590 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 36592 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 36593 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36596 soc.cpu.cpuregs_raddr2[0]
.sym 36597 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 36598 soc.cpu.reg_pc[30]
.sym 36600 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 36601 soc.cpu.pcpi_rs2[25]
.sym 36602 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 36603 soc.cpu.decoded_imm[21]
.sym 36604 soc.cpu.cpuregs_wrdata[30]
.sym 36605 soc.cpu.decoded_imm[14]
.sym 36606 soc.cpu.decoded_imm[31]
.sym 36607 soc.cpu.decoded_imm[12]
.sym 36608 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36609 soc.cpu.irq_pending[26]
.sym 36610 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36611 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36612 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36618 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36619 soc.cpu.instr_maskirq
.sym 36620 soc.cpu.irq_pending[29]
.sym 36621 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36622 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36623 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36626 soc.cpu.irq_state[1]
.sym 36629 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36630 soc.cpu.cpuregs_rs1[19]
.sym 36632 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36633 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36634 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36635 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36636 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36637 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36638 soc.cpu.irq_mask[29]
.sym 36641 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36643 soc.cpu.cpuregs_rs1[28]
.sym 36644 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 36646 soc.cpu.irq_mask[28]
.sym 36647 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36651 soc.cpu.irq_pending[29]
.sym 36653 soc.cpu.irq_mask[29]
.sym 36657 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36658 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36659 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36660 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36663 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36664 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36665 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36666 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36669 soc.cpu.irq_state[1]
.sym 36670 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36671 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 36672 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36675 soc.cpu.cpuregs_rs1[28]
.sym 36683 soc.cpu.cpuregs_rs1[19]
.sym 36688 soc.cpu.instr_maskirq
.sym 36690 soc.cpu.irq_mask[28]
.sym 36693 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36694 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36695 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36696 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36697 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36700 soc.cpu.reg_pc[28]
.sym 36701 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36702 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 36703 soc.cpu.reg_pc[27]
.sym 36704 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 36706 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36707 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36708 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 36712 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 36714 soc.cpu.irq_mask[19]
.sym 36717 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36718 soc.cpu.irq_pending[25]
.sym 36719 soc.cpu.instr_timer
.sym 36720 soc.cpu.reg_out[25]
.sym 36721 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36722 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36723 soc.cpu.instr_maskirq
.sym 36724 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36725 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36726 soc.cpu.cpuregs_wrdata[23]
.sym 36727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 36728 soc.cpu.cpuregs_rs1[28]
.sym 36729 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36730 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36731 soc.cpu.cpuregs_wrdata[22]
.sym 36732 soc.cpu.irq_pending[24]
.sym 36734 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 36735 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 36741 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 36743 soc.cpu.irq_mask[31]
.sym 36744 soc.cpu.irq_pending[31]
.sym 36745 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36746 soc.cpu.irq_state[1]
.sym 36749 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 36750 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36751 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36753 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36754 soc.cpu.irq_mask[30]
.sym 36757 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36759 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36761 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36763 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36764 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36765 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 36766 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36767 soc.cpu.irq_pending[30]
.sym 36769 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36770 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36774 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 36775 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36776 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 36777 soc.cpu.irq_state[1]
.sym 36780 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36781 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36782 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36783 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36786 soc.cpu.irq_mask[30]
.sym 36789 soc.cpu.irq_pending[30]
.sym 36792 soc.cpu.irq_pending[31]
.sym 36795 soc.cpu.irq_mask[31]
.sym 36798 soc.cpu.irq_mask[31]
.sym 36801 soc.cpu.irq_pending[31]
.sym 36804 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 36805 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36806 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 36807 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36811 soc.cpu.irq_pending[30]
.sym 36812 soc.cpu.irq_mask[30]
.sym 36816 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36817 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36818 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 36819 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36820 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36823 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36824 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 36825 soc.cpu.irq_pending[24]
.sym 36826 soc.cpu.cpuregs_wrdata[26]
.sym 36827 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 36828 soc.cpu.cpuregs_wrdata[28]
.sym 36829 soc.cpu.irq_pending[28]
.sym 36830 soc.cpu.cpuregs_wrdata[24]
.sym 36832 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36835 soc.cpu.reg_pc[31]
.sym 36836 soc.cpu.cpuregs_waddr[0]
.sym 36838 soc.cpu.reg_out[31]
.sym 36839 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 36840 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36841 soc.cpu.cpuregs_raddr2[3]
.sym 36843 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 36844 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 36845 soc.cpu.mem_do_rinst
.sym 36846 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_DFFSR_Q_R
.sym 36847 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 36848 soc.cpu.instr_maskirq
.sym 36849 $PACKER_VCC_NET
.sym 36850 soc.cpu.cpuregs_wrdata[28]
.sym 36851 soc.cpu.decoded_imm[23]
.sym 36852 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 36853 soc.cpu.instr_rdcycleh
.sym 36855 soc.cpu.cpuregs_wrdata[20]
.sym 36856 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36857 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36858 soc.cpu.cpuregs_wrdata[30]
.sym 36865 soc.cpu.decoded_imm[31]
.sym 36867 soc.cpu.decoded_imm[20]
.sym 36868 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36869 soc.cpu.decoded_imm[23]
.sym 36870 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36871 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 36872 soc.cpu.decoder_trigger
.sym 36873 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 36875 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 36876 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 36877 soc.cpu.instr_waitirq
.sym 36878 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36879 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 36886 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36887 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 36889 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 36890 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 36891 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 36892 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 36893 soc.cpu.decoded_imm[25]
.sym 36894 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 36897 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36898 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 36899 soc.cpu.decoded_imm[25]
.sym 36903 soc.cpu.decoder_trigger
.sym 36904 soc.cpu.instr_waitirq
.sym 36909 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36910 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36911 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 36912 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 36915 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 36916 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36917 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 36918 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36921 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 36923 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36924 soc.cpu.decoded_imm[23]
.sym 36928 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 36929 soc.cpu.decoded_imm[31]
.sym 36930 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36934 soc.cpu.decoded_imm[20]
.sym 36935 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36936 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 36939 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 36940 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 36941 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36942 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 36943 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36946 soc.cpu.cpuregs.wen
.sym 36947 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 36948 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 36949 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 36950 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 36951 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 36952 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 36953 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 36959 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36960 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36961 soc.cpu.decoded_imm[20]
.sym 36962 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36963 soc.cpu.cpuregs_wrdata[24]
.sym 36964 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 36965 soc.cpu.instr_waitirq
.sym 36966 soc.cpu.instr_jal
.sym 36967 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36968 soc.cpu.cpuregs_raddr2[4]
.sym 36969 soc.cpu.decoded_imm[31]
.sym 36971 soc.cpu.latched_stalu
.sym 36976 soc.cpu.cpuregs_wrdata[21]
.sym 36977 $PACKER_VCC_NET
.sym 36978 soc.cpu.decoder_trigger
.sym 36981 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 36988 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 36989 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 36990 soc.cpu.cpuregs_wrdata[25]
.sym 36991 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 36992 soc.cpu.cpuregs_wrdata[18]
.sym 36994 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 37001 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 37002 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 37006 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 37007 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 37008 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 37009 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 37012 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 37013 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 37014 soc.cpu.cpuregs_wrdata[23]
.sym 37015 soc.cpu.cpuregs_wrdata[20]
.sym 37017 soc.cpu.cpuregs_wrdata[31]
.sym 37020 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 37021 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 37022 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 37023 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 37028 soc.cpu.cpuregs_wrdata[25]
.sym 37032 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 37033 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 37034 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 37035 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 37038 soc.cpu.cpuregs_wrdata[18]
.sym 37044 soc.cpu.cpuregs_wrdata[23]
.sym 37050 soc.cpu.cpuregs_wrdata[31]
.sym 37057 soc.cpu.cpuregs_wrdata[20]
.sym 37062 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 37063 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 37064 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 37065 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37069 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 37077 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 37081 soc.cpu.decoder_trigger
.sym 37082 soc.cpu.cpuregs_waddr[2]
.sym 37083 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 37084 soc.cpu.cpu_state[3]
.sym 37085 soc.cpu.cpu_state[3]
.sym 37088 soc.cpu.cpuregs.wen
.sym 37089 soc.cpu.compressed_instr
.sym 37092 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37095 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 37098 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 37100 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37112 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 37113 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 37116 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 37120 soc.cpu.cpuregs_wrdata[28]
.sym 37122 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 37128 soc.cpu.cpuregs_wrdata[30]
.sym 37132 soc.cpu.cpuregs_wrdata[16]
.sym 37138 soc.cpu.cpuregs_wrdata[29]
.sym 37141 soc.cpu.cpuregs_wrdata[17]
.sym 37145 soc.cpu.cpuregs_wrdata[17]
.sym 37156 soc.cpu.cpuregs_wrdata[28]
.sym 37169 soc.cpu.cpuregs_wrdata[16]
.sym 37173 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 37174 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 37175 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 37176 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 37181 soc.cpu.cpuregs_wrdata[30]
.sym 37185 soc.cpu.cpuregs_wrdata[29]
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37192 display.refresh_tick
.sym 37196 display.refresh_tick_SB_LUT4_O_I3
.sym 37204 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 37205 soc.cpu.instr_timer
.sym 37206 soc.cpu.decoded_imm[24]
.sym 37207 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 37208 $PACKER_VCC_NET
.sym 37209 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 37210 soc.cpu.decoded_imm[26]
.sym 37211 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 37215 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 37219 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37227 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37234 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37242 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37257 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37260 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37272 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37273 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37274 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37275 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37278 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37279 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37280 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37281 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37325 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 37329 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 37333 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 37360 SEG[5]$SB_IO_OUT
.sym 37363 SEG[0]$SB_IO_OUT
.sym 37370 SEG[0]$SB_IO_OUT
.sym 37371 SEG[5]$SB_IO_OUT
.sym 37390 COLHI$SB_IO_OUT
.sym 37393 COMM[3]$SB_IO_OUT
.sym 37405 COLHI$SB_IO_OUT
.sym 37409 COMM[3]$SB_IO_OUT
.sym 37419 gpio_out[15]
.sym 37422 gpio_out[8]
.sym 37427 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37430 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 37431 soc.cpu.irq_pending[12]
.sym 37436 soc.cpu.irq_mask[7]
.sym 37438 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37443 COLHI$SB_IO_OUT
.sym 37544 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 37547 gpio_out[10]
.sym 37548 gpio_out[14]
.sym 37551 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37554 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37555 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 37563 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 37565 soc.memory.wen[2]
.sym 37578 iomem_wdata[15]
.sym 37596 iomem_wdata[8]
.sym 37600 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37713 soc.cpu.reg_pc[5]
.sym 37717 iomem_addr[12]
.sym 37718 iomem_wdata[13]
.sym 37719 iomem_wdata[12]
.sym 37726 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 37727 iomem_wdata[7]
.sym 37728 iomem_wdata[8]
.sym 37729 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37733 iomem_wdata[12]
.sym 37734 iomem_wdata[0]
.sym 37735 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37737 iomem_wdata[26]
.sym 37749 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 37750 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 37759 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37761 soc.cpu.trap_SB_LUT4_I2_O
.sym 37762 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37763 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 37766 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37770 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 37772 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 37795 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37796 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37797 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 37806 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37808 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 37809 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 37812 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 37813 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37814 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37815 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37818 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37819 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 37820 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37821 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 37822 soc.cpu.trap_SB_LUT4_I2_O
.sym 37823 clk$SB_IO_IN_$glb_clk
.sym 37827 iomem_wdata[0]
.sym 37830 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 37839 iomem_wdata[8]
.sym 37841 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 37843 iomem_wdata[18]
.sym 37845 iomem_wdata[10]
.sym 37848 iomem_addr[13]
.sym 37851 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37853 iomem_wdata[24]
.sym 37854 soc.cpu.irq_pending[14]
.sym 37855 iomem_wdata[28]
.sym 37856 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37857 iomem_wdata[29]
.sym 37858 iomem_wdata[31]
.sym 37859 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37860 iomem_wdata[15]
.sym 37871 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37872 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 37873 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 37875 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37876 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 37878 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 37879 soc.cpu.mem_la_wdata[5]
.sym 37880 soc.cpu.pcpi_rs2[24]
.sym 37883 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 37885 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37886 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 37888 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 37889 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37893 soc.cpu.trap_SB_LUT4_I2_O
.sym 37894 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 37895 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37897 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 37899 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 37900 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 37901 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37902 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37905 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 37907 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 37908 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37911 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 37912 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 37913 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37914 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37917 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37918 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37919 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37920 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 37923 soc.cpu.mem_la_wdata[5]
.sym 37924 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 37925 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37926 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37929 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 37931 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 37932 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37935 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37936 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 37937 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37938 soc.cpu.pcpi_rs2[24]
.sym 37941 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 37942 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 37943 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37944 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37945 soc.cpu.trap_SB_LUT4_I2_O
.sym 37946 clk$SB_IO_IN_$glb_clk
.sym 37948 iomem_wdata[7]
.sym 37949 iomem_wdata[25]
.sym 37950 iomem_wdata[9]
.sym 37951 iomem_wdata[5]
.sym 37952 iomem_wdata[1]
.sym 37953 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 37954 iomem_wdata[27]
.sym 37955 iomem_wdata[11]
.sym 37958 COLHI$SB_IO_OUT
.sym 37961 $PACKER_GND_NET
.sym 37962 iomem_wdata[13]
.sym 37964 iomem_addr[16]
.sym 37965 UART_RX_SB_LUT4_I1_I0[3]
.sym 37966 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 37968 iomem_wdata[26]
.sym 37969 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 37972 soc.cpu.irq_pending[12]
.sym 37973 iomem_wdata[1]
.sym 37974 soc.cpu.irq_pending[7]
.sym 37975 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 37977 iomem_wdata[21]
.sym 37979 soc.cpu.trap_SB_LUT4_I2_O
.sym 37981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 37983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 37989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 37994 soc.cpu.irq_mask[12]
.sym 37996 soc.cpu.count_instr[7]
.sym 37998 soc.cpu.irq_pending[6]
.sym 38000 soc.cpu.irq_pending[4]
.sym 38001 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38002 soc.cpu.irq_mask[4]
.sym 38004 soc.cpu.irq_mask[6]
.sym 38008 soc.cpu.instr_maskirq
.sym 38009 soc.cpu.irq_pending[12]
.sym 38012 soc.cpu.irq_mask[10]
.sym 38013 soc.cpu.irq_pending[14]
.sym 38014 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38015 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38016 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38017 soc.cpu.irq_mask[14]
.sym 38018 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 38019 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38020 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38023 soc.cpu.irq_pending[14]
.sym 38025 soc.cpu.irq_mask[14]
.sym 38029 soc.cpu.irq_pending[6]
.sym 38031 soc.cpu.irq_mask[6]
.sym 38034 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38035 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38036 soc.cpu.irq_pending[6]
.sym 38037 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38041 soc.cpu.irq_mask[4]
.sym 38043 soc.cpu.irq_pending[4]
.sym 38046 soc.cpu.irq_pending[12]
.sym 38047 soc.cpu.irq_mask[12]
.sym 38052 soc.cpu.irq_mask[10]
.sym 38053 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 38058 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38059 soc.cpu.count_instr[7]
.sym 38060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38061 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38064 soc.cpu.instr_maskirq
.sym 38066 soc.cpu.irq_mask[12]
.sym 38068 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38071 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38072 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 38073 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38074 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 38075 iomem_wdata[31]
.sym 38076 iomem_wdata[15]
.sym 38077 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 38078 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 38081 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 38082 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 38087 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 38088 iomem_wdata[11]
.sym 38090 soc.cpu.irq_mask[4]
.sym 38092 iomem_addr[8]
.sym 38093 soc.simpleuart_reg_div_do[9]
.sym 38094 iomem_wdata[9]
.sym 38095 soc.cpu.irq_mask[3]
.sym 38098 soc.cpu.irq_pending[4]
.sym 38099 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 38101 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38102 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 38103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 38104 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 38105 soc.cpu.alu_out_q[3]
.sym 38106 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38112 soc.cpu.cpuregs_rs1[12]
.sym 38113 soc.cpu.irq_pending[5]
.sym 38114 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38115 soc.cpu.irq_pending[4]
.sym 38117 soc.cpu.count_instr[13]
.sym 38118 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38119 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38121 soc.cpu.irq_pending[6]
.sym 38122 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38123 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38124 soc.cpu.count_cycle[14]
.sym 38125 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38126 soc.cpu.count_cycle[13]
.sym 38127 soc.cpu.irq_mask[6]
.sym 38129 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38130 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38134 soc.cpu.irq_pending[7]
.sym 38135 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38137 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38143 soc.cpu.cpuregs_rs1[6]
.sym 38145 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38147 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38148 soc.cpu.count_cycle[14]
.sym 38151 soc.cpu.count_cycle[13]
.sym 38153 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38154 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38157 soc.cpu.irq_pending[6]
.sym 38159 soc.cpu.irq_mask[6]
.sym 38163 soc.cpu.irq_pending[5]
.sym 38164 soc.cpu.irq_pending[6]
.sym 38165 soc.cpu.irq_pending[4]
.sym 38166 soc.cpu.irq_pending[7]
.sym 38169 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38170 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38171 soc.cpu.cpuregs_rs1[12]
.sym 38172 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38176 soc.cpu.cpuregs_rs1[12]
.sym 38181 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38182 soc.cpu.count_instr[13]
.sym 38183 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38184 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38190 soc.cpu.cpuregs_rs1[6]
.sym 38191 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38194 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 38195 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38196 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 38197 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 38198 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 38199 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38200 soc.cpu.irq_pending[3]
.sym 38201 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38203 iomem_wdata[15]
.sym 38206 soc.cpu.count_instr[14]
.sym 38208 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38212 soc.simpleuart_reg_div_do[15]
.sym 38213 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38214 soc.cpu.count_cycle[13]
.sym 38217 soc.cpu.irq_pending[5]
.sym 38218 soc.cpu.instr_timer
.sym 38219 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38221 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38222 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38223 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38224 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 38225 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 38229 soc.cpu.cpuregs_rs1[6]
.sym 38235 soc.cpu.cpuregs_rs1[7]
.sym 38237 soc.cpu.irq_mask[14]
.sym 38239 soc.cpu.irq_mask[7]
.sym 38240 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38241 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38242 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38243 soc.cpu.irq_pending[14]
.sym 38244 soc.cpu.instr_timer
.sym 38245 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38247 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38248 soc.cpu.cpuregs_rs1[14]
.sym 38251 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38252 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38253 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38256 soc.cpu.timer[7]
.sym 38258 soc.cpu.count_instr[15]
.sym 38259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38261 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38264 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38265 soc.cpu.instr_maskirq
.sym 38266 soc.cpu.count_cycle[15]
.sym 38268 soc.cpu.irq_mask[7]
.sym 38269 soc.cpu.timer[7]
.sym 38270 soc.cpu.instr_timer
.sym 38271 soc.cpu.instr_maskirq
.sym 38276 soc.cpu.irq_pending[14]
.sym 38277 soc.cpu.irq_mask[14]
.sym 38280 soc.cpu.cpuregs_rs1[14]
.sym 38286 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38287 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38288 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38289 soc.cpu.count_cycle[15]
.sym 38294 soc.cpu.cpuregs_rs1[7]
.sym 38298 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38299 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38300 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38301 soc.cpu.instr_timer
.sym 38304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38305 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38306 soc.cpu.cpuregs_rs1[7]
.sym 38307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38310 soc.cpu.count_instr[15]
.sym 38312 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38313 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38314 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38315 clk$SB_IO_IN_$glb_clk
.sym 38316 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38317 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 38318 soc.cpu.irq_pending[11]
.sym 38319 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38320 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38321 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 38322 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38323 soc.cpu.irq_pending[13]
.sym 38324 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 38327 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 38328 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 38329 iomem_addr[5]
.sym 38332 iomem_wdata[19]
.sym 38333 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 38334 iomem_wdata[24]
.sym 38337 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 38338 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38339 soc.cpu.irq_mask[7]
.sym 38341 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 38342 soc.cpu.irq_pending[14]
.sym 38343 soc.cpu.irq_pending[15]
.sym 38344 soc.cpu.cpuregs_rs1[11]
.sym 38345 iomem_wdata[29]
.sym 38346 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38347 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 38348 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38349 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 38351 soc.cpu.latched_stalu
.sym 38352 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38360 soc.cpu.cpuregs_rs1[11]
.sym 38361 soc.cpu.instr_maskirq
.sym 38362 soc.cpu.timer[13]
.sym 38363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38365 soc.cpu.cpuregs_rs1[13]
.sym 38367 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38369 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 38371 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 38372 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 38375 soc.cpu.irq_mask[10]
.sym 38376 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38377 soc.cpu.count_cycle[11]
.sym 38378 soc.cpu.instr_timer
.sym 38382 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38385 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38386 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 38387 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38388 soc.cpu.irq_mask[13]
.sym 38389 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 38392 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 38394 soc.cpu.irq_mask[10]
.sym 38400 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 38403 soc.cpu.cpuregs_rs1[11]
.sym 38409 soc.cpu.irq_mask[13]
.sym 38410 soc.cpu.timer[13]
.sym 38411 soc.cpu.instr_maskirq
.sym 38412 soc.cpu.instr_timer
.sym 38415 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 38416 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38417 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38418 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 38421 soc.cpu.count_cycle[11]
.sym 38422 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38423 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38424 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38428 soc.cpu.cpuregs_rs1[13]
.sym 38433 soc.cpu.cpuregs_rs1[13]
.sym 38434 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 38435 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38436 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 38437 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38438 clk$SB_IO_IN_$glb_clk
.sym 38439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38440 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 38441 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 38442 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 38443 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38444 soc.cpu.irq_pending[8]
.sym 38445 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 38446 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 38447 soc.cpu.irq_pending[15]
.sym 38450 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 38451 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 38454 iomem_addr[3]
.sym 38458 iomem_addr[6]
.sym 38459 soc.simpleuart.recv_divcnt[24]
.sym 38460 iomem_addr[4]
.sym 38461 soc.cpu.cpuregs_rs1[13]
.sym 38463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 38465 soc.cpu.irq_pending[7]
.sym 38466 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 38467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 38468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 38469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 38470 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38471 soc.cpu.trap_SB_LUT4_I2_O
.sym 38472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 38473 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 38475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 38481 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38482 soc.cpu.cpuregs_rs1[8]
.sym 38483 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38484 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 38485 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 38486 soc.cpu.instr_timer
.sym 38487 soc.cpu.irq_pending[13]
.sym 38489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 38490 soc.cpu.irq_mask[15]
.sym 38492 soc.cpu.count_cycle[43]
.sym 38493 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38494 soc.cpu.count_instr[11]
.sym 38495 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 38496 soc.cpu.instr_maskirq
.sym 38497 soc.cpu.irq_pending[12]
.sym 38500 soc.cpu.count_instr[43]
.sym 38502 soc.cpu.irq_pending[14]
.sym 38504 soc.cpu.irq_pending[15]
.sym 38505 soc.cpu.timer[15]
.sym 38506 soc.cpu.cpuregs_rs1[15]
.sym 38507 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 38508 soc.cpu.instr_rdcycleh
.sym 38509 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38510 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38512 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 38514 soc.cpu.irq_mask[15]
.sym 38515 soc.cpu.timer[15]
.sym 38516 soc.cpu.instr_maskirq
.sym 38517 soc.cpu.instr_timer
.sym 38521 soc.cpu.cpuregs_rs1[15]
.sym 38527 soc.cpu.cpuregs_rs1[8]
.sym 38532 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 38533 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 38534 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 38535 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 38538 soc.cpu.count_instr[11]
.sym 38539 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38540 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38541 soc.cpu.count_instr[43]
.sym 38545 soc.cpu.count_cycle[43]
.sym 38546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38547 soc.cpu.instr_rdcycleh
.sym 38550 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38551 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 38552 soc.cpu.cpuregs_rs1[15]
.sym 38553 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 38556 soc.cpu.irq_pending[15]
.sym 38557 soc.cpu.irq_pending[13]
.sym 38558 soc.cpu.irq_pending[14]
.sym 38559 soc.cpu.irq_pending[12]
.sym 38560 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 38564 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 38565 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38566 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 38567 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 38568 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 38569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[2]
.sym 38570 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 38573 soc.cpu.reg_pc[9]
.sym 38574 soc.cpu.reg_pc[4]
.sym 38576 iomem_addr[7]
.sym 38582 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 38583 soc.cpu.pcpi_rs2[24]
.sym 38584 soc.cpu.instr_maskirq
.sym 38586 iomem_addr[9]
.sym 38588 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 38589 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38590 soc.cpu.alu_out_q[3]
.sym 38591 soc.cpu.irq_pending[4]
.sym 38592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 38593 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 38595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 38596 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 38597 soc.cpu.irq_pending[2]
.sym 38598 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 38604 soc.cpu.irq_pending[2]
.sym 38605 soc.cpu.irq_pending[9]
.sym 38606 soc.cpu.irq_pending[1]
.sym 38608 soc.cpu.irq_mask[9]
.sym 38609 soc.cpu.instr_rdcycleh
.sym 38610 soc.cpu.count_instr[46]
.sym 38612 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38615 soc.cpu.count_cycle[47]
.sym 38616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 38617 soc.cpu.cpu_state[3]
.sym 38619 soc.cpu.count_instr[47]
.sym 38620 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 38621 soc.cpu.irq_pending[3]
.sym 38622 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 38623 soc.cpu.irq_mask[7]
.sym 38624 soc.cpu.timer[9]
.sym 38625 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 38626 soc.cpu.irq_pending[7]
.sym 38627 soc.cpu.instr_maskirq
.sym 38628 soc.cpu.instr_timer
.sym 38630 soc.cpu.cpuregs_rs1[9]
.sym 38631 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 38633 soc.cpu.count_cycle[46]
.sym 38634 soc.cpu.irq_pending[0]
.sym 38635 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38637 soc.cpu.count_instr[47]
.sym 38638 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38639 soc.cpu.count_cycle[47]
.sym 38640 soc.cpu.instr_rdcycleh
.sym 38645 soc.cpu.irq_pending[9]
.sym 38646 soc.cpu.irq_mask[9]
.sym 38649 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 38650 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 38651 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38652 soc.cpu.cpuregs_rs1[9]
.sym 38655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 38656 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 38657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 38658 soc.cpu.cpu_state[3]
.sym 38661 soc.cpu.irq_pending[1]
.sym 38662 soc.cpu.irq_pending[3]
.sym 38663 soc.cpu.irq_pending[2]
.sym 38664 soc.cpu.irq_pending[0]
.sym 38667 soc.cpu.instr_timer
.sym 38668 soc.cpu.timer[9]
.sym 38669 soc.cpu.instr_maskirq
.sym 38670 soc.cpu.irq_mask[9]
.sym 38673 soc.cpu.irq_pending[7]
.sym 38674 soc.cpu.irq_mask[7]
.sym 38679 soc.cpu.instr_rdcycleh
.sym 38680 soc.cpu.count_instr[46]
.sym 38681 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38682 soc.cpu.count_cycle[46]
.sym 38683 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38686 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 38687 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 38688 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 38689 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[2]
.sym 38690 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 38691 soc.cpu.reg_out[14]
.sym 38692 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[2]
.sym 38693 soc.cpu.reg_out[9]
.sym 38696 soc.cpu.reg_pc[17]
.sym 38697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 38699 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 38700 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 38701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 38702 iomem_addr[10]
.sym 38708 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 38709 iomem_addr[14]
.sym 38710 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38711 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38713 soc.cpu.reg_out[14]
.sym 38714 soc.cpu.instr_timer
.sym 38715 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 38717 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 38719 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38721 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 38727 soc.cpu.irq_mask[7]
.sym 38729 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 38730 soc.cpu.irq_mask[2]
.sym 38731 soc.cpu.irq_pending[14]
.sym 38732 soc.cpu.irq_mask[4]
.sym 38733 soc.cpu.irq_pending[7]
.sym 38734 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38735 soc.cpu.irq_mask[7]
.sym 38736 soc.cpu.irq_pending[9]
.sym 38737 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38738 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38739 soc.cpu.irq_mask[9]
.sym 38740 soc.cpu.count_instr[22]
.sym 38741 soc.cpu.irq_pending[4]
.sym 38743 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38748 soc.cpu.irq_state[1]
.sym 38749 soc.cpu.cpu_state[3]
.sym 38750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 38751 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38752 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 38755 soc.cpu.cpuregs_rs1[9]
.sym 38756 soc.cpu.irq_state[1]
.sym 38757 soc.cpu.irq_pending[2]
.sym 38760 soc.cpu.irq_state[1]
.sym 38761 soc.cpu.irq_mask[2]
.sym 38762 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 38763 soc.cpu.irq_pending[2]
.sym 38768 soc.cpu.irq_mask[9]
.sym 38769 soc.cpu.irq_pending[9]
.sym 38772 soc.cpu.cpu_state[3]
.sym 38773 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38774 soc.cpu.irq_pending[14]
.sym 38775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 38778 soc.cpu.irq_mask[7]
.sym 38779 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 38780 soc.cpu.irq_state[1]
.sym 38781 soc.cpu.irq_pending[7]
.sym 38787 soc.cpu.cpuregs_rs1[9]
.sym 38790 soc.cpu.irq_mask[4]
.sym 38792 soc.cpu.irq_pending[4]
.sym 38793 soc.cpu.irq_state[1]
.sym 38796 soc.cpu.count_instr[22]
.sym 38797 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38798 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 38799 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38802 soc.cpu.irq_mask[4]
.sym 38803 soc.cpu.irq_mask[7]
.sym 38804 soc.cpu.irq_pending[4]
.sym 38805 soc.cpu.irq_pending[7]
.sym 38806 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 38810 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 38811 soc.cpu.next_pc[9]
.sym 38812 soc.cpu.reg_pc[2]
.sym 38813 soc.cpu.reg_pc[3]
.sym 38814 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[2]
.sym 38815 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 38816 soc.cpu.cpuregs_wrdata[6]
.sym 38820 soc.cpu.reg_pc[18]
.sym 38821 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 38823 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 38824 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38825 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38827 soc.cpu.alu_out_q[5]
.sym 38830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 38831 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 38833 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38834 soc.cpu.alu_out_q[14]
.sym 38835 soc.cpu.irq_pending[15]
.sym 38836 soc.cpu.latched_stalu
.sym 38837 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 38838 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38839 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 38840 soc.cpu.cpuregs_rs1[11]
.sym 38841 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38842 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 38843 soc.cpu.latched_stalu
.sym 38844 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 38851 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38852 soc.cpu.reg_out[4]
.sym 38854 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 38855 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38858 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 38860 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 38861 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 38862 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 38863 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 38864 soc.cpu.alu_out_q[4]
.sym 38865 soc.cpu.reg_out[9]
.sym 38866 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 38867 soc.cpu.irq_state[1]
.sym 38869 soc.cpu.latched_stalu
.sym 38870 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 38871 soc.cpu.alu_out_q[9]
.sym 38872 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38873 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 38877 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 38878 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 38879 soc.cpu.alu_out_q[9]
.sym 38881 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 38883 soc.cpu.reg_out[9]
.sym 38884 soc.cpu.alu_out_q[9]
.sym 38885 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38886 soc.cpu.latched_stalu
.sym 38889 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 38890 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 38891 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 38892 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 38895 soc.cpu.alu_out_q[9]
.sym 38896 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 38897 soc.cpu.reg_out[9]
.sym 38898 soc.cpu.latched_stalu
.sym 38901 soc.cpu.alu_out_q[4]
.sym 38902 soc.cpu.reg_out[4]
.sym 38903 soc.cpu.latched_stalu
.sym 38904 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38907 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 38908 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 38910 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 38913 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38914 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 38915 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 38916 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 38919 soc.cpu.reg_out[4]
.sym 38920 soc.cpu.alu_out_q[4]
.sym 38921 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 38922 soc.cpu.latched_stalu
.sym 38925 soc.cpu.irq_state[1]
.sym 38926 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 38927 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 38928 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 38932 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 38933 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 38934 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 38935 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[2]
.sym 38936 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 38937 soc.cpu.reg_out[15]
.sym 38938 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38939 soc.cpu.cpuregs_wrdata[14]
.sym 38942 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 38945 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 38946 soc.cpu.reg_out[4]
.sym 38947 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 38949 soc.cpu.alu_out_q[1]
.sym 38951 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 38953 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 38955 soc.cpu.next_pc[9]
.sym 38956 soc.cpu.alu_out_q[7]
.sym 38957 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 38958 soc.cpu.reg_pc[2]
.sym 38959 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 38960 soc.cpu.reg_pc[3]
.sym 38961 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 38962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 38963 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 38964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 38965 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 38967 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38974 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 38975 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 38976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 38977 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 38978 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 38979 soc.cpu.cpu_state[3]
.sym 38981 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[2]
.sym 38982 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 38984 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[2]
.sym 38985 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 38987 soc.cpu.cpu_state[3]
.sym 38988 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 38989 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 38990 soc.cpu.irq_pending[2]
.sym 38993 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38996 soc.cpu.latched_stalu
.sym 38997 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 38998 soc.cpu.irq_state[1]
.sym 38999 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39000 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 39001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39002 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39003 soc.cpu.alu_out_q[1]
.sym 39006 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 39012 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39013 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39014 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 39015 soc.cpu.irq_state[1]
.sym 39018 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39019 soc.cpu.alu_out_q[1]
.sym 39020 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39021 soc.cpu.latched_stalu
.sym 39024 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 39025 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[2]
.sym 39027 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39030 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39031 soc.cpu.irq_pending[2]
.sym 39032 soc.cpu.cpu_state[3]
.sym 39033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39036 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 39042 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 39043 soc.cpu.cpu_state[3]
.sym 39044 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39048 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[2]
.sym 39050 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 39051 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39052 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39054 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39055 soc.cpu.reg_pc[15]
.sym 39056 soc.cpu.next_pc[15]
.sym 39057 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[2]
.sym 39058 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 39059 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 39060 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 39061 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39062 soc.cpu.reg_pc[6]
.sym 39065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 39066 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 39068 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 39069 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39075 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 39077 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 39078 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39080 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 39081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39082 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 39083 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 39084 soc.cpu.irq_state[1]
.sym 39085 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39086 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 39087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39088 soc.cpu.reg_pc[15]
.sym 39089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39090 soc.cpu.decoded_imm[6]
.sym 39096 soc.cpu.irq_state[1]
.sym 39098 soc.cpu.irq_pending[1]
.sym 39101 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39102 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39103 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39106 soc.cpu.latched_stalu
.sym 39107 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 39108 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39109 soc.cpu.reg_out[15]
.sym 39110 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39111 soc.cpu.cpu_state[3]
.sym 39114 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 39115 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 39118 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39119 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39122 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 39123 soc.cpu.alu_out_q[15]
.sym 39124 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 39126 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 39131 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 39136 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39141 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39142 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39143 soc.cpu.irq_state[1]
.sym 39144 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 39147 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39148 soc.cpu.cpu_state[3]
.sym 39149 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 39150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39153 soc.cpu.reg_out[15]
.sym 39154 soc.cpu.latched_stalu
.sym 39155 soc.cpu.alu_out_q[15]
.sym 39156 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39159 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 39165 soc.cpu.irq_pending[1]
.sym 39166 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 39167 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 39168 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39173 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39175 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39178 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 39179 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 39180 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 39181 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 39182 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[2]
.sym 39183 soc.cpu.cpuregs_wrdata[3]
.sym 39184 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39185 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 39189 soc.cpu.reg_pc[28]
.sym 39190 soc.cpu.reg_out[13]
.sym 39191 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39192 soc.cpu.decoded_imm[15]
.sym 39193 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 39194 soc.cpu.reg_pc[12]
.sym 39196 soc.cpu.decoded_imm[9]
.sym 39197 soc.cpu.reg_pc[15]
.sym 39198 soc.cpu.next_pc[12]
.sym 39199 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39201 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 39203 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 39204 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 39205 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 39206 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 39207 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 39208 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39209 soc.cpu.reg_pc[10]
.sym 39210 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39211 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 39212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39213 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 39220 soc.cpu.decoded_imm[2]
.sym 39223 soc.cpu.decoded_imm[0]
.sym 39225 soc.cpu.decoded_imm[4]
.sym 39226 soc.cpu.decoded_imm[3]
.sym 39227 soc.cpu.reg_pc[5]
.sym 39229 soc.cpu.reg_pc[7]
.sym 39230 soc.cpu.reg_pc[2]
.sym 39232 soc.cpu.reg_pc[3]
.sym 39234 soc.cpu.reg_pc[6]
.sym 39236 soc.cpu.decoded_imm[6]
.sym 39237 soc.cpu.decoded_imm[7]
.sym 39239 soc.cpu.reg_pc[1]
.sym 39242 soc.cpu.decoded_imm[1]
.sym 39243 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 39246 soc.cpu.decoded_imm[5]
.sym 39247 soc.cpu.reg_pc[4]
.sym 39251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39253 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 39254 soc.cpu.decoded_imm[0]
.sym 39257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39259 soc.cpu.reg_pc[1]
.sym 39260 soc.cpu.decoded_imm[1]
.sym 39261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39265 soc.cpu.decoded_imm[2]
.sym 39266 soc.cpu.reg_pc[2]
.sym 39267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39271 soc.cpu.reg_pc[3]
.sym 39272 soc.cpu.decoded_imm[3]
.sym 39273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39277 soc.cpu.reg_pc[4]
.sym 39278 soc.cpu.decoded_imm[4]
.sym 39279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39283 soc.cpu.decoded_imm[5]
.sym 39284 soc.cpu.reg_pc[5]
.sym 39285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39289 soc.cpu.decoded_imm[6]
.sym 39290 soc.cpu.reg_pc[6]
.sym 39291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39295 soc.cpu.decoded_imm[7]
.sym 39296 soc.cpu.reg_pc[7]
.sym 39297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 39301 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39302 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 39303 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 39304 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 39305 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39306 soc.cpu.reg_out[0]
.sym 39307 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[3]
.sym 39308 soc.cpu.cpuregs_wrdata[13]
.sym 39311 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39314 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 39316 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39318 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 39319 soc.cpu.decoded_imm[0]
.sym 39320 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 39321 soc.cpu.decoded_imm[4]
.sym 39322 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 39323 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39324 soc.cpu.decoded_imm[4]
.sym 39325 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 39326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39327 soc.cpu.cpuregs_rs1[11]
.sym 39328 soc.cpu.reg_pc[19]
.sym 39329 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 39330 soc.cpu.decoded_imm[22]
.sym 39331 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39332 soc.cpu.reg_pc[23]
.sym 39333 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39334 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 39335 soc.cpu.latched_stalu
.sym 39336 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 39337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39343 soc.cpu.decoded_imm[15]
.sym 39344 soc.cpu.reg_pc[14]
.sym 39345 soc.cpu.decoded_imm[10]
.sym 39346 soc.cpu.reg_pc[8]
.sym 39347 soc.cpu.reg_pc[11]
.sym 39348 soc.cpu.decoded_imm[13]
.sym 39350 soc.cpu.reg_pc[13]
.sym 39355 soc.cpu.decoded_imm[9]
.sym 39358 soc.cpu.reg_pc[15]
.sym 39360 soc.cpu.reg_pc[12]
.sym 39361 soc.cpu.decoded_imm[8]
.sym 39364 soc.cpu.decoded_imm[11]
.sym 39368 soc.cpu.reg_pc[9]
.sym 39369 soc.cpu.reg_pc[10]
.sym 39370 soc.cpu.decoded_imm[14]
.sym 39372 soc.cpu.decoded_imm[12]
.sym 39374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39376 soc.cpu.decoded_imm[8]
.sym 39377 soc.cpu.reg_pc[8]
.sym 39378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 39380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39382 soc.cpu.decoded_imm[9]
.sym 39383 soc.cpu.reg_pc[9]
.sym 39384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 39386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39388 soc.cpu.decoded_imm[10]
.sym 39389 soc.cpu.reg_pc[10]
.sym 39390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 39392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39394 soc.cpu.decoded_imm[11]
.sym 39395 soc.cpu.reg_pc[11]
.sym 39396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 39398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39400 soc.cpu.decoded_imm[12]
.sym 39401 soc.cpu.reg_pc[12]
.sym 39402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 39404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39406 soc.cpu.decoded_imm[13]
.sym 39407 soc.cpu.reg_pc[13]
.sym 39408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 39410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39412 soc.cpu.decoded_imm[14]
.sym 39413 soc.cpu.reg_pc[14]
.sym 39414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 39416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39418 soc.cpu.reg_pc[15]
.sym 39419 soc.cpu.decoded_imm[15]
.sym 39420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 39424 soc.cpu.cpuregs_wrdata[10]
.sym 39425 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39426 soc.cpu.cpuregs_rs1[6]
.sym 39427 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39428 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 39429 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 39430 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 39431 soc.cpu.cpuregs_rs1[11]
.sym 39434 COLHI$SB_IO_OUT
.sym 39435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 39437 soc.cpu.decoded_imm[15]
.sym 39438 soc.cpu.decoded_imm[3]
.sym 39439 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 39440 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 39441 soc.cpu.decoded_imm[10]
.sym 39442 soc.cpu.reg_pc[8]
.sym 39443 soc.cpu.decoded_imm[9]
.sym 39445 soc.cpu.decoded_imm[3]
.sym 39446 soc.cpu.reg_pc[13]
.sym 39447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 39448 soc.cpu.reg_pc[25]
.sym 39449 soc.cpu.irq_mask[21]
.sym 39450 soc.cpu.reg_pc[29]
.sym 39451 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 39452 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39453 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 39454 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39455 soc.cpu.reg_pc[26]
.sym 39456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39457 soc.cpu.cpuregs_wrdata[10]
.sym 39458 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 39459 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39467 soc.cpu.reg_pc[20]
.sym 39472 soc.cpu.decoded_imm[20]
.sym 39474 soc.cpu.decoded_imm[18]
.sym 39476 soc.cpu.decoded_imm[16]
.sym 39477 soc.cpu.reg_pc[21]
.sym 39479 soc.cpu.reg_pc[22]
.sym 39482 soc.cpu.decoded_imm[17]
.sym 39483 soc.cpu.reg_pc[17]
.sym 39485 soc.cpu.decoded_imm[19]
.sym 39486 soc.cpu.decoded_imm[23]
.sym 39487 soc.cpu.decoded_imm[21]
.sym 39488 soc.cpu.reg_pc[19]
.sym 39490 soc.cpu.decoded_imm[22]
.sym 39491 soc.cpu.reg_pc[16]
.sym 39492 soc.cpu.reg_pc[23]
.sym 39493 soc.cpu.reg_pc[18]
.sym 39497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 39499 soc.cpu.reg_pc[16]
.sym 39500 soc.cpu.decoded_imm[16]
.sym 39501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 39505 soc.cpu.reg_pc[17]
.sym 39506 soc.cpu.decoded_imm[17]
.sym 39507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 39509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 39511 soc.cpu.reg_pc[18]
.sym 39512 soc.cpu.decoded_imm[18]
.sym 39513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 39515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39517 soc.cpu.decoded_imm[19]
.sym 39518 soc.cpu.reg_pc[19]
.sym 39519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 39521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 39523 soc.cpu.decoded_imm[20]
.sym 39524 soc.cpu.reg_pc[20]
.sym 39525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 39529 soc.cpu.decoded_imm[21]
.sym 39530 soc.cpu.reg_pc[21]
.sym 39531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 39533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39535 soc.cpu.reg_pc[22]
.sym 39536 soc.cpu.decoded_imm[22]
.sym 39537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 39539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39541 soc.cpu.reg_pc[23]
.sym 39542 soc.cpu.decoded_imm[23]
.sym 39543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39547 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 39548 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39549 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 39550 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 39551 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 39552 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 39553 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 39554 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 39557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 39558 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 39559 soc.cpu.reg_pc[11]
.sym 39560 soc.cpu.decoded_imm[18]
.sym 39561 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 39562 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39563 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39564 soc.cpu.decoded_imm[16]
.sym 39567 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39568 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 39569 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39570 soc.cpu.decoded_imm[16]
.sym 39571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 39572 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39573 soc.cpu.irq_mask[22]
.sym 39574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 39575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 39576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 39577 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39578 soc.cpu.timer[21]
.sym 39579 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 39580 soc.cpu.irq_state[1]
.sym 39581 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39589 soc.cpu.reg_pc[27]
.sym 39590 soc.cpu.decoded_imm[27]
.sym 39593 soc.cpu.decoded_imm[30]
.sym 39598 soc.cpu.decoded_imm[31]
.sym 39599 soc.cpu.decoded_imm[28]
.sym 39600 soc.cpu.decoded_imm[29]
.sym 39605 soc.cpu.decoded_imm[25]
.sym 39606 soc.cpu.reg_pc[30]
.sym 39607 soc.cpu.reg_pc[31]
.sym 39608 soc.cpu.reg_pc[25]
.sym 39609 soc.cpu.reg_pc[24]
.sym 39610 soc.cpu.reg_pc[29]
.sym 39612 soc.cpu.reg_pc[28]
.sym 39615 soc.cpu.reg_pc[26]
.sym 39618 soc.cpu.decoded_imm[26]
.sym 39619 soc.cpu.decoded_imm[24]
.sym 39620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 39622 soc.cpu.reg_pc[24]
.sym 39623 soc.cpu.decoded_imm[24]
.sym 39624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 39626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 39628 soc.cpu.reg_pc[25]
.sym 39629 soc.cpu.decoded_imm[25]
.sym 39630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 39632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 39634 soc.cpu.decoded_imm[26]
.sym 39635 soc.cpu.reg_pc[26]
.sym 39636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 39638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 39640 soc.cpu.decoded_imm[27]
.sym 39641 soc.cpu.reg_pc[27]
.sym 39642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 39644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 39646 soc.cpu.reg_pc[28]
.sym 39647 soc.cpu.decoded_imm[28]
.sym 39648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 39650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 39652 soc.cpu.reg_pc[29]
.sym 39653 soc.cpu.decoded_imm[29]
.sym 39654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 39656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 39658 soc.cpu.decoded_imm[30]
.sym 39659 soc.cpu.reg_pc[30]
.sym 39660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 39663 soc.cpu.reg_pc[31]
.sym 39665 soc.cpu.decoded_imm[31]
.sym 39666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 39670 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39671 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 39672 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 39673 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 39674 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 39675 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 39676 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39677 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 39682 soc.cpu.next_pc[21]
.sym 39686 soc.cpu.decoded_imm[7]
.sym 39687 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 39688 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 39689 soc.cpu.decoded_imm[1]
.sym 39690 soc.cpu.decoded_imm[11]
.sym 39692 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39693 soc.cpu.reg_pc[27]
.sym 39694 soc.cpu.decoded_imm[19]
.sym 39695 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39696 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 39697 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 39698 soc.cpu.cpuregs_rs1[22]
.sym 39699 soc.cpu.alu_out_q[24]
.sym 39700 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 39702 soc.cpu.alu_out_q[21]
.sym 39703 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 39704 soc.cpu.alu_out_q[25]
.sym 39705 soc.cpu.decoded_imm[24]
.sym 39711 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39713 soc.cpu.alu_out_q[21]
.sym 39714 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39715 soc.cpu.latched_stalu
.sym 39717 soc.cpu.irq_pending[21]
.sym 39718 soc.cpu.irq_mask[21]
.sym 39719 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39720 soc.cpu.irq_mask[22]
.sym 39721 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 39723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 39725 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 39726 soc.cpu.reg_out[22]
.sym 39728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39729 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39731 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 39733 soc.cpu.alu_out_q[22]
.sym 39735 soc.cpu.reg_out[21]
.sym 39736 soc.cpu.cpu_state[3]
.sym 39737 soc.cpu.irq_pending[22]
.sym 39739 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39740 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 39741 soc.cpu.latched_stalu
.sym 39742 soc.cpu.irq_pending[16]
.sym 39744 soc.cpu.reg_out[22]
.sym 39745 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39746 soc.cpu.alu_out_q[22]
.sym 39747 soc.cpu.latched_stalu
.sym 39750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 39751 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39752 soc.cpu.irq_pending[22]
.sym 39753 soc.cpu.cpu_state[3]
.sym 39756 soc.cpu.irq_mask[22]
.sym 39757 soc.cpu.irq_pending[22]
.sym 39762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 39763 soc.cpu.cpu_state[3]
.sym 39764 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39765 soc.cpu.irq_pending[16]
.sym 39768 soc.cpu.reg_out[22]
.sym 39769 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39770 soc.cpu.alu_out_q[22]
.sym 39771 soc.cpu.latched_stalu
.sym 39774 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39775 soc.cpu.alu_out_q[21]
.sym 39776 soc.cpu.reg_out[21]
.sym 39777 soc.cpu.latched_stalu
.sym 39780 soc.cpu.irq_pending[21]
.sym 39781 soc.cpu.irq_mask[21]
.sym 39786 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 39787 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 39788 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 39789 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 39790 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39793 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 39794 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 39795 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 39796 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 39797 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 39798 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 39799 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 39800 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[2]
.sym 39805 UART_RX_SB_LUT4_I1_I0[3]
.sym 39806 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39807 soc.cpu.decoded_imm_j[2]
.sym 39808 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39809 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]
.sym 39810 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 39811 soc.cpu.decoded_imm[17]
.sym 39812 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 39813 soc.cpu.decoded_imm[0]
.sym 39814 soc.cpu.reg_out[22]
.sym 39816 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 39817 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 39818 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39820 soc.cpu.reg_pc[19]
.sym 39821 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39822 soc.cpu.next_pc[28]
.sym 39823 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39825 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 39826 soc.cpu.irq_pending[21]
.sym 39827 soc.cpu.latched_stalu
.sym 39828 soc.cpu.reg_pc[23]
.sym 39834 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[2]
.sym 39836 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39837 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 39838 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 39839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39841 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 39844 soc.cpu.irq_pending[22]
.sym 39845 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39846 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 39848 soc.cpu.irq_pending[21]
.sym 39849 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39850 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39851 soc.cpu.irq_mask[22]
.sym 39852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39855 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39857 soc.cpu.irq_state[1]
.sym 39858 soc.cpu.cpuregs_rs1[22]
.sym 39859 soc.cpu.cpu_state[3]
.sym 39861 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 39862 soc.cpu.cpu_state[3]
.sym 39863 soc.cpu.irq_pending[20]
.sym 39865 soc.cpu.irq_pending[23]
.sym 39867 soc.cpu.cpu_state[3]
.sym 39868 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39869 soc.cpu.irq_pending[20]
.sym 39870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 39875 soc.cpu.cpuregs_rs1[22]
.sym 39879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 39880 soc.cpu.cpu_state[3]
.sym 39881 soc.cpu.irq_pending[23]
.sym 39882 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 39885 soc.cpu.irq_pending[22]
.sym 39887 soc.cpu.irq_mask[22]
.sym 39891 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[2]
.sym 39892 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 39893 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39897 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 39898 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 39899 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 39900 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 39903 soc.cpu.irq_pending[20]
.sym 39904 soc.cpu.irq_pending[21]
.sym 39905 soc.cpu.irq_pending[23]
.sym 39906 soc.cpu.irq_pending[22]
.sym 39909 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 39910 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39911 soc.cpu.irq_state[1]
.sym 39912 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 39913 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 39917 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39918 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39919 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 39920 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 39921 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 39922 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 39923 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 39926 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 39928 soc.cpu.decoded_imm[23]
.sym 39930 soc.cpu.cpuregs_wrdata[22]
.sym 39931 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 39933 soc.cpu.cpuregs_raddr2[2]
.sym 39934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 39937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 39938 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 39939 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 39940 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39941 soc.cpu.reg_pc[29]
.sym 39942 soc.cpu.reg_pc[26]
.sym 39943 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 39945 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39946 soc.cpu.irq_pending[16]
.sym 39947 soc.cpu.alu_out_q[26]
.sym 39948 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39949 soc.cpu.reg_pc[25]
.sym 39950 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 39951 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39961 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 39966 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 39968 soc.cpu.irq_mask[19]
.sym 39969 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 39976 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 39979 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 39980 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 39981 soc.cpu.instr_maskirq
.sym 39982 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39984 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39985 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 39990 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 39991 soc.cpu.instr_maskirq
.sym 39992 soc.cpu.irq_mask[19]
.sym 39993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 39998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40002 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 40011 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 40014 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 40022 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 40026 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 40034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 40036 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40039 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[2]
.sym 40040 soc.cpu.reg_pc[19]
.sym 40041 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 40042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 40043 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 40044 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40045 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 40046 soc.cpu.reg_pc[26]
.sym 40050 soc.cpu.cpuregs_wrdata[19]
.sym 40051 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 40052 soc.cpu.decoded_imm[6]
.sym 40053 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 40054 soc.cpu.irq_mask[19]
.sym 40056 soc.cpu.decoded_imm[26]
.sym 40057 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 40059 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 40060 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 40061 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 40063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 40064 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 40065 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 40067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 40069 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 40070 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 40071 soc.cpu.cpuregs.wen
.sym 40072 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 40073 soc.cpu.irq_pending[24]
.sym 40074 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 40080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 40081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 40082 soc.cpu.irq_pending[30]
.sym 40084 soc.cpu.irq_mask[2]
.sym 40085 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[2]
.sym 40087 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 40088 soc.cpu.latched_stalu
.sym 40089 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 40090 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 40091 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40092 soc.cpu.irq_pending[2]
.sym 40093 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40094 soc.cpu.cpu_state[3]
.sym 40095 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 40096 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 40097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 40098 soc.cpu.reg_out[23]
.sym 40099 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40100 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 40101 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40102 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40104 soc.cpu.alu_out_q[23]
.sym 40105 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40106 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 40107 soc.cpu.irq_pending[17]
.sym 40108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 40111 soc.cpu.instr_rdcycleh
.sym 40113 soc.cpu.irq_pending[17]
.sym 40114 soc.cpu.cpu_state[3]
.sym 40115 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 40119 soc.cpu.cpu_state[3]
.sym 40120 soc.cpu.irq_pending[30]
.sym 40121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 40122 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40125 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40126 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40127 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40128 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 40132 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 40133 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 40134 soc.cpu.instr_rdcycleh
.sym 40137 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 40138 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40140 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[2]
.sym 40143 soc.cpu.alu_out_q[23]
.sym 40144 soc.cpu.reg_out[23]
.sym 40145 soc.cpu.latched_stalu
.sym 40146 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40149 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 40150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 40151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 40152 soc.cpu.cpu_state[3]
.sym 40155 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 40156 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 40157 soc.cpu.irq_pending[2]
.sym 40158 soc.cpu.irq_mask[2]
.sym 40162 soc.cpu.reg_pc[29]
.sym 40163 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 40164 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 40165 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 40166 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 40167 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[2]
.sym 40168 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40169 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 40176 soc.cpu.irq_pending[30]
.sym 40177 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 40178 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40179 soc.cpu.reg_pc[26]
.sym 40181 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 40182 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 40183 soc.cpu.reg_pc[19]
.sym 40184 soc.cpu.latched_stalu
.sym 40185 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 40187 $PACKER_VCC_NET
.sym 40188 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 40189 soc.cpu.decoded_imm[24]
.sym 40190 soc.cpu.cpuregs_rs1[22]
.sym 40191 soc.cpu.alu_out_q[24]
.sym 40192 soc.cpu.alu_out_q[25]
.sym 40193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40195 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40196 soc.cpu.irq_pending[19]
.sym 40197 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 40203 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40206 soc.cpu.irq_pending[16]
.sym 40207 soc.cpu.cpu_state[3]
.sym 40208 soc.cpu.irq_pending[26]
.sym 40209 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 40210 soc.cpu.alu_out_q[17]
.sym 40214 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40215 soc.cpu.cpu_state[3]
.sym 40217 soc.cpu.irq_pending[31]
.sym 40218 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 40219 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40221 soc.cpu.irq_mask[16]
.sym 40222 soc.cpu.reg_out[17]
.sym 40223 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40225 soc.cpu.latched_stalu
.sym 40226 soc.cpu.reg_out[18]
.sym 40227 soc.cpu.alu_out_q[18]
.sym 40229 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 40230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 40232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40233 soc.cpu.irq_pending[24]
.sym 40236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 40237 soc.cpu.irq_pending[26]
.sym 40238 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40239 soc.cpu.cpu_state[3]
.sym 40244 soc.cpu.irq_pending[16]
.sym 40245 soc.cpu.irq_mask[16]
.sym 40248 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 40249 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 40250 soc.cpu.cpu_state[3]
.sym 40251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 40256 soc.cpu.irq_pending[16]
.sym 40257 soc.cpu.irq_mask[16]
.sym 40260 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40261 soc.cpu.irq_pending[24]
.sym 40262 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 40266 soc.cpu.irq_pending[31]
.sym 40267 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40268 soc.cpu.cpu_state[3]
.sym 40269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 40272 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40273 soc.cpu.reg_out[17]
.sym 40274 soc.cpu.latched_stalu
.sym 40275 soc.cpu.alu_out_q[17]
.sym 40278 soc.cpu.reg_out[18]
.sym 40279 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40280 soc.cpu.alu_out_q[18]
.sym 40281 soc.cpu.latched_stalu
.sym 40282 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40285 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 40286 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 40287 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 40288 soc.cpu.reg_out[28]
.sym 40289 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[2]
.sym 40290 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40291 soc.cpu.reg_out[27]
.sym 40292 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 40293 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[3]
.sym 40297 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 40298 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 40299 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 40300 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40301 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3[2]
.sym 40302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 40303 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 40304 soc.cpu.irq_pending[26]
.sym 40305 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40306 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 40308 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 40309 soc.cpu.next_pc[28]
.sym 40311 soc.cpu.latched_stalu
.sym 40312 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40313 soc.cpu.alu_out_q[30]
.sym 40314 soc.cpu.reg_out[27]
.sym 40315 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 40316 soc.cpu.alu_out_q[27]
.sym 40317 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40318 soc.cpu.reg_pc[31]
.sym 40319 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 40320 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 40326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 40327 soc.cpu.irq_pending[18]
.sym 40328 soc.cpu.alu_out_q[17]
.sym 40330 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 40331 soc.cpu.irq_pending[17]
.sym 40332 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 40333 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40336 soc.cpu.irq_pending[29]
.sym 40337 soc.cpu.irq_pending[16]
.sym 40338 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 40339 soc.cpu.irq_pending[19]
.sym 40341 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 40342 soc.cpu.latched_stalu
.sym 40343 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40344 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 40345 soc.cpu.cpu_state[3]
.sym 40346 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40347 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[2]
.sym 40350 soc.cpu.latched_stalu
.sym 40351 soc.cpu.alu_out_q[24]
.sym 40352 soc.cpu.reg_out[24]
.sym 40353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40354 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 40355 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40356 soc.cpu.reg_out[17]
.sym 40357 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 40359 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 40361 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 40366 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 40371 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40372 soc.cpu.irq_pending[29]
.sym 40373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 40374 soc.cpu.cpu_state[3]
.sym 40377 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[2]
.sym 40378 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 40379 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40383 soc.cpu.irq_pending[16]
.sym 40384 soc.cpu.irq_pending[18]
.sym 40385 soc.cpu.irq_pending[19]
.sym 40386 soc.cpu.irq_pending[17]
.sym 40389 soc.cpu.reg_out[24]
.sym 40390 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40391 soc.cpu.latched_stalu
.sym 40392 soc.cpu.alu_out_q[24]
.sym 40395 soc.cpu.latched_stalu
.sym 40396 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40397 soc.cpu.alu_out_q[17]
.sym 40398 soc.cpu.reg_out[17]
.sym 40401 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 40402 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 40403 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 40404 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 40405 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40408 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 40409 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 40410 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 40411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 40412 soc.cpu.reg_pc[25]
.sym 40413 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[2]
.sym 40414 soc.cpu.next_pc[28]
.sym 40415 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 40420 soc.cpu.cpuregs_raddr2[2]
.sym 40422 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 40424 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 40426 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 40427 soc.cpu.reg_out[29]
.sym 40428 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 40430 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 40432 soc.cpu.decoded_imm[31]
.sym 40433 soc.cpu.reg_pc[25]
.sym 40434 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40435 soc.cpu.alu_out_q[26]
.sym 40437 soc.cpu.reg_out[26]
.sym 40438 soc.cpu.reg_out[24]
.sym 40439 soc.cpu.irq_pending[27]
.sym 40440 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40442 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40443 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 40449 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 40450 soc.cpu.irq_pending[25]
.sym 40451 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40452 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 40453 soc.cpu.irq_mask[28]
.sym 40454 soc.cpu.irq_mask[19]
.sym 40455 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 40457 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 40458 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 40460 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 40461 soc.cpu.alu_out_q[24]
.sym 40462 soc.cpu.irq_pending[19]
.sym 40463 soc.cpu.irq_pending[27]
.sym 40464 soc.cpu.reg_out[24]
.sym 40466 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40467 soc.cpu.irq_pending[30]
.sym 40468 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40469 soc.cpu.irq_pending[24]
.sym 40470 soc.cpu.irq_pending[28]
.sym 40471 soc.cpu.latched_stalu
.sym 40472 soc.cpu.irq_state[1]
.sym 40474 soc.cpu.irq_pending[26]
.sym 40475 soc.cpu.irq_pending[29]
.sym 40476 soc.cpu.irq_pending[31]
.sym 40477 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 40478 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40479 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40480 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 40482 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 40483 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 40484 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 40485 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40488 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40489 soc.cpu.latched_stalu
.sym 40490 soc.cpu.alu_out_q[24]
.sym 40491 soc.cpu.reg_out[24]
.sym 40494 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40495 soc.cpu.irq_state[1]
.sym 40496 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 40497 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 40500 soc.cpu.irq_pending[25]
.sym 40501 soc.cpu.irq_pending[26]
.sym 40502 soc.cpu.irq_pending[27]
.sym 40503 soc.cpu.irq_pending[24]
.sym 40506 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 40507 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 40508 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 40509 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40513 soc.cpu.irq_pending[19]
.sym 40514 soc.cpu.irq_mask[19]
.sym 40518 soc.cpu.irq_pending[30]
.sym 40519 soc.cpu.irq_pending[28]
.sym 40520 soc.cpu.irq_pending[31]
.sym 40521 soc.cpu.irq_pending[29]
.sym 40524 soc.cpu.irq_pending[28]
.sym 40525 soc.cpu.irq_mask[28]
.sym 40526 soc.cpu.irq_mask[19]
.sym 40527 soc.cpu.irq_pending[19]
.sym 40528 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40532 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 40533 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[2]
.sym 40534 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[2]
.sym 40535 soc.cpu.reg_pc[31]
.sym 40536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 40537 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[2]
.sym 40538 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40542 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 40543 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 40544 soc.cpu.reg_out[29]
.sym 40545 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 40546 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 40547 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40548 $PACKER_VCC_NET
.sym 40549 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 40550 soc.cpu.decoded_imm[23]
.sym 40553 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 40555 soc.cpu.cpuregs.wen
.sym 40556 soc.cpu.irq_pending[28]
.sym 40557 soc.cpu.cpuregs_waddr[0]
.sym 40558 soc.cpu.irq_state[1]
.sym 40560 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40561 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 40563 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 40564 soc.cpu.irq_pending[24]
.sym 40565 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 40572 soc.cpu.latched_stalu
.sym 40574 soc.cpu.irq_pending[24]
.sym 40576 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40578 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40579 soc.cpu.reg_out[30]
.sym 40580 soc.cpu.latched_stalu
.sym 40581 soc.cpu.alu_out_q[31]
.sym 40582 soc.cpu.irq_state[1]
.sym 40583 soc.cpu.latched_stalu
.sym 40585 soc.cpu.alu_out_q[30]
.sym 40586 soc.cpu.reg_out[31]
.sym 40587 soc.cpu.reg_out[30]
.sym 40590 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 40591 soc.cpu.irq_pending[27]
.sym 40592 soc.cpu.irq_mask[24]
.sym 40593 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 40594 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40596 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 40598 soc.cpu.irq_mask[27]
.sym 40600 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40602 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 40611 soc.cpu.irq_pending[27]
.sym 40612 soc.cpu.irq_pending[24]
.sym 40613 soc.cpu.irq_mask[27]
.sym 40614 soc.cpu.irq_mask[24]
.sym 40617 soc.cpu.reg_out[30]
.sym 40618 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40619 soc.cpu.alu_out_q[30]
.sym 40620 soc.cpu.latched_stalu
.sym 40623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 40629 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40630 soc.cpu.irq_state[1]
.sym 40631 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40632 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 40636 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 40637 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 40638 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40641 soc.cpu.alu_out_q[31]
.sym 40642 soc.cpu.reg_out[31]
.sym 40643 soc.cpu.latched_stalu
.sym 40644 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40647 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40648 soc.cpu.alu_out_q[30]
.sym 40649 soc.cpu.reg_out[30]
.sym 40650 soc.cpu.latched_stalu
.sym 40651 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40655 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40656 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40657 soc.cpu.irq_pending[27]
.sym 40658 soc.cpu.cpuregs_wrdata[27]
.sym 40659 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 40660 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40661 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40666 soc.cpu.latched_stalu
.sym 40667 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 40669 $PACKER_VCC_NET
.sym 40670 soc.cpu.latched_is_lb
.sym 40671 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40672 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 40673 soc.cpu.instr_auipc
.sym 40674 $PACKER_VCC_NET
.sym 40675 soc.cpu.reg_out[30]
.sym 40678 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 40679 soc.cpu.irq_mask[28]
.sym 40681 soc.cpu.decoded_imm[24]
.sym 40683 $PACKER_VCC_NET
.sym 40688 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 40689 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 40695 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 40696 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40697 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40699 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 40701 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 40703 soc.cpu.irq_mask[28]
.sym 40704 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 40705 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 40706 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 40708 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 40709 soc.cpu.irq_pending[28]
.sym 40711 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40712 soc.cpu.irq_mask[24]
.sym 40713 soc.cpu.irq_pending[24]
.sym 40714 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40715 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40718 soc.cpu.irq_state[1]
.sym 40719 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40720 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40721 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 40725 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40726 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40728 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 40729 soc.cpu.irq_state[1]
.sym 40730 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40731 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40734 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 40735 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 40737 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 40741 soc.cpu.irq_mask[24]
.sym 40742 soc.cpu.irq_pending[24]
.sym 40746 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40747 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40748 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40749 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 40752 soc.cpu.irq_pending[24]
.sym 40753 soc.cpu.irq_mask[24]
.sym 40755 soc.cpu.irq_state[1]
.sym 40758 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40759 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40760 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40761 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 40765 soc.cpu.irq_mask[28]
.sym 40767 soc.cpu.irq_pending[28]
.sym 40770 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40771 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 40772 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 40773 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 40774 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40777 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 40778 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 40779 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40782 COLHI$SB_IO_OUT
.sym 40783 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40789 soc.cpu.decoded_imm[14]
.sym 40790 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 40791 soc.cpu.decoded_imm[21]
.sym 40792 soc.cpu.latched_is_lh
.sym 40793 soc.cpu.decoded_imm[12]
.sym 40794 soc.cpu.instr_jal
.sym 40795 soc.cpu.decoded_imm[31]
.sym 40799 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 40800 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40803 soc.cpu.latched_stalu
.sym 40807 soc.cpu.irq_mask[27]
.sym 40808 soc.cpu.alu_out_q[27]
.sym 40809 soc.cpu.cpuregs.wen
.sym 40811 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 40818 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 40822 soc.cpu.cpuregs_wrdata[27]
.sym 40825 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 40826 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 40829 soc.cpu.cpuregs_wrdata[26]
.sym 40832 soc.cpu.cpuregs_wrdata[22]
.sym 40833 soc.cpu.cpuregs_wrdata[24]
.sym 40835 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 40837 soc.cpu.cpuregs_wrdata[19]
.sym 40843 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 40847 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 40849 soc.cpu.cpuregs_wrdata[21]
.sym 40852 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 40853 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 40858 soc.cpu.cpuregs_wrdata[27]
.sym 40865 soc.cpu.cpuregs_wrdata[24]
.sym 40870 soc.cpu.cpuregs_wrdata[21]
.sym 40878 soc.cpu.cpuregs_wrdata[22]
.sym 40881 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 40882 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 40883 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 40884 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 40887 soc.cpu.cpuregs_wrdata[26]
.sym 40895 soc.cpu.cpuregs_wrdata[19]
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40909 COLHI$SB_IO_OUT
.sym 40912 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 40913 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40914 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 40915 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 40917 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40918 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40919 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 40921 soc.cpu.decoded_rd[1]
.sym 40922 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40923 soc.cpu.decoded_rd[4]
.sym 40924 COLHI_SB_LUT4_O_I2[1]
.sym 40933 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 40934 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 40944 soc.cpu.decoded_imm[28]
.sym 40946 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 40952 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 40972 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40974 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40975 soc.cpu.decoded_imm[28]
.sym 40977 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 41020 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41023 COMM[0]$SB_IO_OUT
.sym 41025 COMM[3]$SB_IO_OUT
.sym 41026 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41028 COMM[2]$SB_IO_OUT
.sym 41029 COLHI_SB_LUT4_O_I2[1]
.sym 41030 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41032 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 41035 soc.cpu.instr_maskirq
.sym 41037 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 41038 soc.cpu.decoded_imm[28]
.sym 41039 soc.cpu.instr_rdcycleh
.sym 41041 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 41043 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 41044 soc.cpu.mem_rdata_q[29]
.sym 41045 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 41046 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41068 display.refresh_tick_SB_LUT4_O_I3
.sym 41093 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41097 display.refresh_tick_SB_LUT4_O_I3
.sym 41123 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41144 clk$SB_IO_IN_$glb_clk
.sym 41154 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 41156 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 41157 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41160 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41161 COMM[0]$SB_IO_OUT
.sym 41165 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 41191 COMM[2]$SB_IO_OUT
.sym 41194 COLHI_SB_LUT4_O_I2[1]
.sym 41213 COMM[2]$SB_IO_OUT
.sym 41214 COLHI_SB_LUT4_O_I2[1]
.sym 41246 soc.memory.wen[2]
.sym 41247 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 41248 gpio_out[4]
.sym 41249 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 41250 gpio_out[7]
.sym 41251 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 41252 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 41253 gpio_out[5]
.sym 41263 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41267 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 41270 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41299 iomem_wdata[15]
.sym 41307 iomem_wdata[8]
.sym 41315 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41347 iomem_wdata[15]
.sym 41363 iomem_wdata[8]
.sym 41367 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41368 clk$SB_IO_IN_$glb_clk
.sym 41369 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41375 gpio_out[6]
.sym 41378 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 41381 DBG[2]$SB_IO_OUT
.sym 41383 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41384 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41385 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 41389 DBG[0]$SB_IO_OUT
.sym 41391 iomem_wdata[8]
.sym 41393 iomem_wdata[7]
.sym 41394 iomem_wdata[12]
.sym 41395 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 41397 iomem_wdata[0]
.sym 41403 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41404 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41409 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41412 UART_RX_SB_LUT4_I1_I0[3]
.sym 41424 soc.memory.wen[2]
.sym 41462 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41463 gpio_out[10]
.sym 41464 gpio_out[14]
.sym 41473 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41476 iomem_wdata[14]
.sym 41478 iomem_wdata[10]
.sym 41481 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41490 gpio_out[10]
.sym 41491 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41492 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41493 gpio_out[14]
.sym 41508 iomem_wdata[10]
.sym 41517 iomem_wdata[14]
.sym 41530 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41531 clk$SB_IO_IN_$glb_clk
.sym 41532 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41537 iomem_wdata[6]
.sym 41540 iomem_wdata[2]
.sym 41541 soc.spimemio.dout_data[0]
.sym 41543 soc.cpu.cpu_state[3]
.sym 41544 soc.cpu.irq_pending[13]
.sym 41547 iomem_wdata[15]
.sym 41549 UART_RX_SB_LUT4_I1_O
.sym 41550 DBG[2]$SB_IO_OUT
.sym 41552 iomem_addr[14]
.sym 41553 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 41557 iomem_wdata[7]
.sym 41559 iomem_wdata[25]
.sym 41561 iomem_wdata[9]
.sym 41563 iomem_wdata[5]
.sym 41565 iomem_wdata[4]
.sym 41566 iomem_wdata[0]
.sym 41659 soc.simpleuart_reg_div_do[13]
.sym 41661 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41662 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 41664 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 41666 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 41667 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 41668 soc.simpleuart.recv_divcnt[1]
.sym 41671 iomem_addr[11]
.sym 41673 iomem_wdata[2]
.sym 41675 iomem_wdata[1]
.sym 41679 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 41681 iomem_wdata[27]
.sym 41683 iomem_wdata[11]
.sym 41684 iomem_wdata[6]
.sym 41685 soc.cpu.mem_la_wdata[7]
.sym 41686 iomem_addr[15]
.sym 41687 iomem_wdata[25]
.sym 41688 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41689 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41691 iomem_wdata[5]
.sym 41716 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 41717 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41722 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41723 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 41724 soc.cpu.trap_SB_LUT4_I2_O
.sym 41727 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41745 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 41760 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 41761 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41762 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41763 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41776 soc.cpu.trap_SB_LUT4_I2_O
.sym 41777 clk$SB_IO_IN_$glb_clk
.sym 41779 soc.simpleuart_reg_div_do[9]
.sym 41780 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 41781 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 41782 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 41783 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 41784 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 41785 soc.simpleuart_reg_div_do[14]
.sym 41786 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 41789 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 41790 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 41792 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 41794 soc.simpleuart_reg_div_do[13]
.sym 41795 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 41800 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41802 iomem_addr[16]
.sym 41803 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 41804 iomem_wdata[0]
.sym 41805 soc.cpu.trap_SB_LUT4_I2_O
.sym 41806 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 41808 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41809 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 41810 soc.cpu.trap_SB_LUT4_I2_O
.sym 41811 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 41812 soc.cpu.instr_timer
.sym 41813 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41814 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41822 soc.cpu.mem_la_wdata[3]
.sym 41824 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41825 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 41826 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41829 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 41831 soc.cpu.trap_SB_LUT4_I2_O
.sym 41833 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41834 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41840 soc.cpu.pcpi_rs2[25]
.sym 41841 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 41843 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 41845 soc.cpu.mem_la_wdata[7]
.sym 41848 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 41849 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 41851 soc.cpu.mem_la_wdata[5]
.sym 41853 soc.cpu.mem_la_wdata[7]
.sym 41859 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 41860 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41861 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41862 soc.cpu.pcpi_rs2[25]
.sym 41865 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 41866 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41868 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 41872 soc.cpu.mem_la_wdata[5]
.sym 41879 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 41883 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 41884 soc.cpu.mem_la_wdata[3]
.sym 41885 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41886 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41889 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41890 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 41891 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41892 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 41895 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 41896 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 41898 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41899 soc.cpu.trap_SB_LUT4_I2_O
.sym 41900 clk$SB_IO_IN_$glb_clk
.sym 41902 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 41903 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 41904 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 41905 soc.memory.wen[3]
.sym 41906 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 41907 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 41908 soc.simpleuart_reg_div_do[15]
.sym 41909 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 41912 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 41913 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 41914 iomem_wdata[7]
.sym 41922 soc.simpleuart_reg_div_do[8]
.sym 41923 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 41924 iomem_wdata[1]
.sym 41925 soc.simpleuart.recv_divcnt[14]
.sym 41926 iomem_wdata[31]
.sym 41928 soc.cpu.cpuregs_rs1[6]
.sym 41929 soc.cpu.timer[14]
.sym 41930 soc.cpu.reg_pc[3]
.sym 41931 soc.cpu.alu_out_q[6]
.sym 41932 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 41933 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 41934 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41935 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41943 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41944 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 41945 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41946 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41948 soc.cpu.count_instr[14]
.sym 41949 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 41950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 41951 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41952 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 41954 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41955 soc.cpu.irq_pending[5]
.sym 41956 soc.cpu.irq_mask[12]
.sym 41958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 41959 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41960 soc.cpu.mem_la_wdata[7]
.sym 41962 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 41963 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 41964 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 41965 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 41966 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 41968 soc.cpu.cpu_state[3]
.sym 41970 soc.cpu.trap_SB_LUT4_I2_O
.sym 41971 soc.cpu.irq_pending[12]
.sym 41973 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 41974 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 41976 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 41977 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 41978 soc.cpu.cpu_state[3]
.sym 41979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 41982 soc.cpu.irq_pending[5]
.sym 41983 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41984 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41988 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 41989 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 41990 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41991 soc.cpu.count_instr[14]
.sym 41996 soc.cpu.irq_pending[12]
.sym 41997 soc.cpu.irq_mask[12]
.sym 42000 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42001 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 42002 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42003 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42006 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42007 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42009 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 42012 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42013 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 42014 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42015 soc.cpu.mem_la_wdata[7]
.sym 42019 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 42020 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42021 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 42022 soc.cpu.trap_SB_LUT4_I2_O
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42025 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 42026 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 42027 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 42028 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 42029 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 42031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42038 iomem_wdata[28]
.sym 42040 soc.memory.wen[3]
.sym 42042 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42043 soc.simpleuart.recv_divcnt[8]
.sym 42044 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 42045 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 42046 soc.simpleuart.recv_divcnt[15]
.sym 42047 soc.simpleuart.recv_divcnt[10]
.sym 42049 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 42050 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42051 soc.cpu.instr_timer
.sym 42052 soc.simpleuart.recv_divcnt[13]
.sym 42053 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42055 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 42056 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 42057 iomem_wdata[4]
.sym 42058 soc.simpleuart.recv_divcnt[13]
.sym 42060 soc.cpu.instr_timer
.sym 42066 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42068 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42070 soc.cpu.irq_mask[3]
.sym 42071 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 42072 soc.cpu.cpuregs_rs1[14]
.sym 42074 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42075 soc.cpu.irq_pending[12]
.sym 42076 soc.cpu.irq_mask[14]
.sym 42077 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 42078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 42080 soc.cpu.irq_pending[3]
.sym 42081 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 42082 soc.cpu.instr_timer
.sym 42083 soc.cpu.instr_timer
.sym 42084 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 42087 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42088 soc.cpu.cpu_state[3]
.sym 42089 soc.cpu.timer[14]
.sym 42090 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42093 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42094 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42095 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 42096 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42097 soc.cpu.instr_maskirq
.sym 42099 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 42100 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 42101 soc.cpu.irq_pending[12]
.sym 42102 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42106 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42107 soc.cpu.instr_timer
.sym 42108 soc.cpu.instr_maskirq
.sym 42111 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42112 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42113 soc.cpu.cpuregs_rs1[14]
.sym 42114 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 42118 soc.cpu.cpu_state[3]
.sym 42119 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42120 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 42123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 42124 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42125 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 42126 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42129 soc.cpu.irq_mask[14]
.sym 42130 soc.cpu.instr_maskirq
.sym 42131 soc.cpu.timer[14]
.sym 42132 soc.cpu.instr_timer
.sym 42135 soc.cpu.irq_mask[3]
.sym 42136 soc.cpu.irq_pending[3]
.sym 42141 soc.cpu.irq_pending[3]
.sym 42142 soc.cpu.irq_mask[3]
.sym 42145 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42148 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 42149 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 42150 iomem_wdata[4]
.sym 42151 iomem_wdata[3]
.sym 42152 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 42154 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 42158 soc.cpu.cpuregs_wrdata[6]
.sym 42159 soc.cpu.cpuregs_rs1[6]
.sym 42161 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 42162 iomem_wdata[21]
.sym 42163 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42166 soc.simpleuart.recv_divcnt[16]
.sym 42167 soc.simpleuart_reg_div_do[16]
.sym 42168 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 42169 soc.simpleuart.recv_divcnt[23]
.sym 42170 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42172 soc.simpleuart_reg_div_do[23]
.sym 42173 COMM[3]$SB_IO_OUT
.sym 42175 soc.simpleuart.recv_divcnt[21]
.sym 42176 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42177 iomem_addr[15]
.sym 42178 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42179 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 42180 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42181 soc.cpu.irq_pending[3]
.sym 42182 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 42183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 42191 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42192 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42194 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 42196 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 42198 soc.cpu.irq_pending[11]
.sym 42199 soc.cpu.irq_mask[11]
.sym 42201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 42203 soc.cpu.irq_mask[13]
.sym 42204 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42206 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42207 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42209 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 42211 soc.cpu.instr_timer
.sym 42213 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42215 soc.cpu.cpuregs_rs1[11]
.sym 42216 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42217 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42218 soc.cpu.cpu_state[3]
.sym 42219 soc.cpu.irq_pending[13]
.sym 42220 soc.cpu.instr_maskirq
.sym 42222 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 42223 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42224 soc.cpu.irq_pending[11]
.sym 42225 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 42228 soc.cpu.irq_mask[11]
.sym 42229 soc.cpu.irq_pending[11]
.sym 42235 soc.cpu.irq_mask[11]
.sym 42236 soc.cpu.instr_maskirq
.sym 42240 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42241 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42242 soc.cpu.cpuregs_rs1[11]
.sym 42243 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 42247 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42248 soc.cpu.cpu_state[3]
.sym 42249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 42252 soc.cpu.irq_mask[13]
.sym 42254 soc.cpu.irq_pending[13]
.sym 42259 soc.cpu.irq_mask[13]
.sym 42261 soc.cpu.irq_pending[13]
.sym 42264 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42265 soc.cpu.instr_timer
.sym 42266 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42267 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42268 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42274 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 42277 soc.simpleuart_reg_div_do[23]
.sym 42281 soc.cpu.cpuregs_wrdata[14]
.sym 42282 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42283 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 42284 soc.simpleuart_reg_div_do[26]
.sym 42286 iomem_wdata[3]
.sym 42292 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42295 soc.cpu.alu_out_q[2]
.sym 42296 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 42297 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 42298 soc.simpleuart.recv_divcnt[29]
.sym 42299 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 42300 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42301 soc.cpu.trap_SB_LUT4_I2_O
.sym 42303 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42304 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 42306 soc.cpu.instr_maskirq
.sym 42313 soc.cpu.irq_mask[15]
.sym 42314 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42316 soc.cpu.irq_pending[8]
.sym 42317 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 42319 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 42321 soc.cpu.irq_pending[11]
.sym 42322 soc.cpu.irq_mask[8]
.sym 42323 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42326 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 42327 soc.cpu.irq_pending[15]
.sym 42329 soc.cpu.irq_pending[9]
.sym 42330 soc.cpu.irq_mask[11]
.sym 42337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 42338 soc.cpu.cpu_state[3]
.sym 42340 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 42345 soc.cpu.irq_pending[11]
.sym 42347 soc.cpu.irq_mask[11]
.sym 42351 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 42352 soc.cpu.irq_pending[8]
.sym 42353 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 42354 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42357 soc.cpu.irq_pending[8]
.sym 42358 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 42359 soc.cpu.irq_pending[11]
.sym 42360 soc.cpu.irq_pending[9]
.sym 42364 soc.cpu.irq_pending[15]
.sym 42365 soc.cpu.irq_mask[15]
.sym 42370 soc.cpu.irq_mask[8]
.sym 42371 soc.cpu.irq_pending[8]
.sym 42377 soc.cpu.irq_mask[8]
.sym 42378 soc.cpu.irq_pending[8]
.sym 42381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 42382 soc.cpu.cpu_state[3]
.sym 42383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 42384 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42389 soc.cpu.irq_mask[15]
.sym 42390 soc.cpu.irq_pending[15]
.sym 42391 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42394 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42396 soc.cpu.reg_out[8]
.sym 42399 soc.cpu.reg_out[3]
.sym 42400 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[2]
.sym 42401 soc.cpu.next_pc[8]
.sym 42404 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 42405 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 42406 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42407 soc.simpleuart_reg_div_do[23]
.sym 42408 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 42415 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42418 iomem_wdata[31]
.sym 42419 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 42420 soc.cpu.cpuregs_rs1[6]
.sym 42421 soc.cpu.reg_out[3]
.sym 42422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[2]
.sym 42423 soc.cpu.alu_out_q[6]
.sym 42425 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 42426 soc.cpu.reg_pc[3]
.sym 42427 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 42429 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 42435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 42436 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42437 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 42441 soc.cpu.irq_pending[7]
.sym 42442 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 42443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 42444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 42445 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42446 soc.cpu.latched_stalu
.sym 42450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42451 soc.cpu.irq_pending[3]
.sym 42454 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 42455 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42456 soc.cpu.irq_pending[4]
.sym 42457 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42458 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 42459 soc.cpu.cpu_state[3]
.sym 42460 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 42461 soc.cpu.alu_out_q[3]
.sym 42463 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42464 soc.cpu.reg_out[3]
.sym 42465 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42468 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42470 soc.cpu.irq_pending[7]
.sym 42471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42474 soc.cpu.cpu_state[3]
.sym 42475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42476 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 42480 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42481 soc.cpu.cpu_state[3]
.sym 42482 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42483 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 42486 soc.cpu.cpu_state[3]
.sym 42487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 42488 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42492 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42493 soc.cpu.irq_pending[4]
.sym 42494 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42495 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 42498 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42499 soc.cpu.irq_pending[3]
.sym 42500 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 42501 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 42504 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 42507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 42510 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42511 soc.cpu.latched_stalu
.sym 42512 soc.cpu.alu_out_q[3]
.sym 42513 soc.cpu.reg_out[3]
.sym 42517 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[2]
.sym 42518 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 42519 soc.cpu.reg_out[2]
.sym 42520 soc.cpu.reg_out[5]
.sym 42521 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42522 soc.cpu.next_pc[2]
.sym 42524 soc.cpu.next_pc[5]
.sym 42529 soc.cpu.alu_out_q[14]
.sym 42532 iomem_wdata[29]
.sym 42533 soc.cpu.latched_stalu
.sym 42534 soc.cpu.next_pc[8]
.sym 42535 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42536 iomem_wdata[16]
.sym 42538 iomem_addr[13]
.sym 42542 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42543 soc.cpu.reg_out[14]
.sym 42544 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 42546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 42547 soc.cpu.instr_timer
.sym 42548 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 42549 soc.cpu.instr_rdcycleh
.sym 42550 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 42551 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 42552 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 42559 soc.cpu.alu_out_q[5]
.sym 42560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 42562 soc.cpu.alu_out_q[7]
.sym 42564 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 42566 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 42567 soc.cpu.alu_out_q[5]
.sym 42568 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 42570 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 42571 soc.cpu.reg_out[3]
.sym 42572 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42573 soc.cpu.alu_out_q[3]
.sym 42574 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42575 soc.cpu.irq_pending[9]
.sym 42576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 42577 soc.cpu.reg_out[7]
.sym 42578 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42580 soc.cpu.cpu_state[3]
.sym 42581 soc.cpu.latched_stalu
.sym 42582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 42583 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 42584 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 42585 soc.cpu.reg_out[5]
.sym 42587 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42591 soc.cpu.reg_out[5]
.sym 42592 soc.cpu.alu_out_q[5]
.sym 42593 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42594 soc.cpu.latched_stalu
.sym 42597 soc.cpu.reg_out[7]
.sym 42598 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42599 soc.cpu.latched_stalu
.sym 42600 soc.cpu.alu_out_q[7]
.sym 42603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 42604 soc.cpu.irq_pending[9]
.sym 42605 soc.cpu.cpu_state[3]
.sym 42606 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42609 soc.cpu.latched_stalu
.sym 42610 soc.cpu.reg_out[5]
.sym 42611 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42612 soc.cpu.alu_out_q[5]
.sym 42615 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42616 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 42617 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 42618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 42622 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 42623 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 42624 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 42627 soc.cpu.reg_out[3]
.sym 42628 soc.cpu.latched_stalu
.sym 42629 soc.cpu.alu_out_q[3]
.sym 42630 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42633 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 42634 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42636 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 soc.cpu.next_pc[6]
.sym 42641 soc.cpu.reg_out[4]
.sym 42642 soc.cpu.next_pc[7]
.sym 42643 soc.cpu.reg_out[7]
.sym 42644 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 42645 soc.cpu.next_pc[3]
.sym 42646 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42647 soc.cpu.next_pc[4]
.sym 42650 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 42651 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 42653 soc.cpu.trap_SB_LUT4_I2_O
.sym 42655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 42656 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 42657 soc.cpu.next_pc[5]
.sym 42658 soc.cpu.alu_out_q[7]
.sym 42659 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 42660 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 42662 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42663 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 42664 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 42665 COMM[3]$SB_IO_OUT
.sym 42666 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 42667 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42668 soc.cpu.alu_out_q[14]
.sym 42669 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 42672 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 42673 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 42674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42675 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42683 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42684 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[2]
.sym 42685 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 42687 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 42688 soc.cpu.reg_out[9]
.sym 42689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42690 soc.cpu.irq_state[1]
.sym 42691 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 42693 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 42694 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 42695 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[2]
.sym 42697 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 42698 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 42700 soc.cpu.latched_stalu
.sym 42702 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42703 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42704 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 42706 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 42708 soc.cpu.reg_out[7]
.sym 42709 soc.cpu.alu_out_q[7]
.sym 42711 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 42714 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 42715 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[2]
.sym 42717 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42720 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[2]
.sym 42721 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 42722 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42726 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42727 soc.cpu.reg_out[9]
.sym 42729 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 42735 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42741 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42744 soc.cpu.latched_stalu
.sym 42745 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42746 soc.cpu.alu_out_q[7]
.sym 42747 soc.cpu.reg_out[7]
.sym 42750 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 42751 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 42752 soc.cpu.irq_state[1]
.sym 42753 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 42756 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 42757 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 42758 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 42759 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 42760 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42763 soc.cpu.reg_out[6]
.sym 42764 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[2]
.sym 42766 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_29_O[2]
.sym 42767 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[2]
.sym 42768 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 42769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 42770 soc.cpu.next_pc[14]
.sym 42772 soc.cpu.next_pc[3]
.sym 42773 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 42774 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42776 iomem_addr[6]
.sym 42780 soc.cpu.next_pc[4]
.sym 42781 soc.cpu.next_pc[9]
.sym 42782 soc.cpu.next_pc[6]
.sym 42784 iomem_addr[3]
.sym 42786 soc.cpu.irq_state[1]
.sym 42787 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42788 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 42789 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 42790 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 42791 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 42792 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 42793 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42795 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 42796 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 42797 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 42798 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42804 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 42805 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 42806 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 42807 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 42808 soc.cpu.alu_out_q[10]
.sym 42809 soc.cpu.alu_out_q[14]
.sym 42810 soc.cpu.irq_pending[15]
.sym 42811 soc.cpu.latched_stalu
.sym 42812 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42813 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42814 soc.cpu.reg_out[14]
.sym 42815 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 42816 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 42817 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[2]
.sym 42818 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 42819 soc.cpu.latched_stalu
.sym 42820 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 42821 soc.cpu.reg_out[10]
.sym 42822 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 42827 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42828 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42829 soc.cpu.irq_state[1]
.sym 42830 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 42832 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 42833 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42834 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 42837 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42838 soc.cpu.alu_out_q[14]
.sym 42839 soc.cpu.latched_stalu
.sym 42840 soc.cpu.reg_out[14]
.sym 42843 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 42845 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42846 soc.cpu.irq_pending[15]
.sym 42849 soc.cpu.alu_out_q[10]
.sym 42850 soc.cpu.latched_stalu
.sym 42851 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42852 soc.cpu.reg_out[10]
.sym 42855 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42856 soc.cpu.alu_out_q[10]
.sym 42857 soc.cpu.reg_out[10]
.sym 42858 soc.cpu.latched_stalu
.sym 42861 soc.cpu.irq_state[1]
.sym 42862 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 42863 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 42864 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 42867 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 42868 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 42869 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 42870 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 42873 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 42874 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42875 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[2]
.sym 42879 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 42880 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 42881 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 42882 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42886 soc.cpu.next_pc[10]
.sym 42887 soc.cpu.reg_out[10]
.sym 42888 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 42889 soc.cpu.reg_out[12]
.sym 42890 soc.cpu.reg_out[13]
.sym 42891 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 42892 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 42893 soc.cpu.next_pc[12]
.sym 42896 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 42897 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 42898 soc.cpu.instr_timer
.sym 42900 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 42902 soc.cpu.next_pc[11]
.sym 42903 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 42909 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 42910 soc.cpu.alu_out_q[1]
.sym 42911 soc.cpu.cpuregs_rs1[6]
.sym 42912 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 42913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 42915 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 42916 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 42917 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 42918 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 42919 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42920 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 42921 soc.cpu.timer[22]
.sym 42929 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[2]
.sym 42930 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 42931 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42932 soc.cpu.reg_out[15]
.sym 42937 soc.cpu.latched_stalu
.sym 42938 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[2]
.sym 42939 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[2]
.sym 42940 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42943 soc.cpu.irq_pending[13]
.sym 42944 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 42946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 42947 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42948 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 42949 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 42951 soc.cpu.alu_out_q[12]
.sym 42953 soc.cpu.cpu_state[3]
.sym 42954 soc.cpu.reg_out[12]
.sym 42957 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 42963 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 42966 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 42967 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42968 soc.cpu.reg_out[15]
.sym 42972 soc.cpu.reg_out[12]
.sym 42973 soc.cpu.latched_stalu
.sym 42974 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42975 soc.cpu.alu_out_q[12]
.sym 42978 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[2]
.sym 42980 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 42981 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42984 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42986 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[2]
.sym 42987 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 42990 soc.cpu.cpu_state[3]
.sym 42991 soc.cpu.irq_pending[13]
.sym 42992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 42993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 42996 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42998 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[2]
.sym 42999 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 43005 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43006 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.reg_pc[1]
.sym 43011 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 43014 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43019 soc.cpu.cpu_state[3]
.sym 43020 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 43024 soc.cpu.next_pc[17]
.sym 43025 soc.cpu.decoded_imm[8]
.sym 43026 soc.cpu.decoded_imm[7]
.sym 43027 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 43028 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 43029 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 43030 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 43032 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43033 soc.cpu.cpuregs_rs1[22]
.sym 43034 soc.cpu.instr_maskirq
.sym 43035 soc.cpu.alu_out_q[11]
.sym 43036 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43037 soc.cpu.cpuregs_rs1[6]
.sym 43038 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43039 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 43040 soc.cpu.instr_rdcycleh
.sym 43041 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43043 soc.cpu.instr_timer
.sym 43044 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 43051 soc.cpu.irq_state[1]
.sym 43052 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43053 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43054 soc.cpu.reg_out[13]
.sym 43056 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43057 soc.cpu.decoded_imm[6]
.sym 43058 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43059 soc.cpu.irq_state[1]
.sym 43060 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 43061 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 43063 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43064 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43065 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43066 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43069 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 43070 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 43073 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 43074 soc.cpu.alu_out_q[13]
.sym 43075 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43077 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 43078 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 43079 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43080 soc.cpu.latched_stalu
.sym 43083 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 43085 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43086 soc.cpu.decoded_imm[6]
.sym 43089 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 43090 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43091 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43092 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43095 soc.cpu.reg_out[13]
.sym 43096 soc.cpu.alu_out_q[13]
.sym 43097 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43098 soc.cpu.latched_stalu
.sym 43101 soc.cpu.irq_state[1]
.sym 43102 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43103 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 43104 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43107 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43108 soc.cpu.alu_out_q[13]
.sym 43109 soc.cpu.reg_out[13]
.sym 43110 soc.cpu.latched_stalu
.sym 43113 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43114 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43115 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43116 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 43119 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43120 soc.cpu.irq_state[1]
.sym 43121 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43122 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 43125 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43126 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43127 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 43128 soc.cpu.irq_state[1]
.sym 43129 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43132 soc.cpu.reg_pc[13]
.sym 43133 soc.cpu.cpuregs_wrdata[8]
.sym 43134 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 43135 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 43137 soc.cpu.reg_pc[14]
.sym 43138 soc.cpu.reg_pc[8]
.sym 43139 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[2]
.sym 43142 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 43143 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43147 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 43151 soc.cpu.reg_pc[1]
.sym 43152 soc.cpu.decoded_imm[5]
.sym 43154 soc.cpu.next_pc[19]
.sym 43155 soc.cpu.irq_state[1]
.sym 43156 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 43157 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 43158 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 43159 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43160 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 43161 soc.cpu.reg_pc[8]
.sym 43162 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 43163 soc.cpu.cpuregs_wrdata[3]
.sym 43164 COMM[3]$SB_IO_OUT
.sym 43165 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 43166 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43167 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 43173 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43174 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43175 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43176 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43177 soc.cpu.irq_state[1]
.sym 43179 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[3]
.sym 43180 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 43181 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 43182 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 43183 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43184 soc.cpu.irq_mask[22]
.sym 43185 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[2]
.sym 43186 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 43187 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 43188 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 43189 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 43190 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43191 soc.cpu.timer[22]
.sym 43192 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 43193 soc.cpu.cpuregs_rs1[22]
.sym 43194 soc.cpu.instr_maskirq
.sym 43195 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43196 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 43197 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 43198 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 43199 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43200 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 43202 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43203 soc.cpu.instr_timer
.sym 43206 soc.cpu.irq_state[1]
.sym 43207 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43208 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 43209 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 43212 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 43213 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43214 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43215 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 43218 soc.cpu.cpuregs_rs1[22]
.sym 43219 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 43220 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[3]
.sym 43221 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 43224 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43225 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43226 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43227 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 43230 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 43232 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43233 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[2]
.sym 43236 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 43237 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 43239 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 43242 soc.cpu.timer[22]
.sym 43243 soc.cpu.instr_maskirq
.sym 43244 soc.cpu.irq_mask[22]
.sym 43245 soc.cpu.instr_timer
.sym 43248 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 43249 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 43250 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43251 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 43256 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43257 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 43258 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 43259 soc.cpu.reg_pc[11]
.sym 43260 soc.cpu.cpuregs_wrdata[11]
.sym 43261 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 43262 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 43265 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 43266 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 43267 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43268 soc.cpu.reg_out[11]
.sym 43269 UART_RX_SB_LUT4_I1_I0[3]
.sym 43270 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43271 soc.cpu.next_pc[23]
.sym 43272 soc.cpu.irq_mask[22]
.sym 43273 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 43274 soc.cpu.decoded_imm[6]
.sym 43275 soc.cpu.decoded_imm[8]
.sym 43276 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 43277 soc.cpu.irq_state[1]
.sym 43278 soc.cpu.decoded_imm[2]
.sym 43279 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43280 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43281 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 43282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 43283 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 43284 soc.cpu.instr_jal
.sym 43285 soc.cpu.reg_out[21]
.sym 43286 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 43287 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 43288 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 43289 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43290 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43296 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43297 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 43298 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 43299 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 43300 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 43301 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 43302 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 43303 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 43304 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 43306 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 43307 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 43309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 43310 soc.cpu.decoded_imm[11]
.sym 43311 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 43312 soc.cpu.irq_mask[21]
.sym 43313 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 43314 soc.cpu.cpu_state[3]
.sym 43315 soc.cpu.timer[21]
.sym 43316 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43317 soc.cpu.instr_maskirq
.sym 43318 soc.cpu.instr_timer
.sym 43319 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 43320 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43321 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 43322 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 43323 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43324 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 43325 soc.cpu.irq_state[1]
.sym 43326 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43327 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 43329 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 43330 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43331 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 43332 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 43335 soc.cpu.timer[21]
.sym 43336 soc.cpu.instr_timer
.sym 43337 soc.cpu.instr_maskirq
.sym 43338 soc.cpu.irq_mask[21]
.sym 43341 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 43342 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 43343 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43344 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 43347 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 43348 soc.cpu.irq_state[1]
.sym 43349 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43350 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 43353 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 43354 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 43355 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43356 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 43359 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 43360 soc.cpu.cpu_state[3]
.sym 43361 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 43362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 43365 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43366 soc.cpu.decoded_imm[11]
.sym 43368 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 43371 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 43372 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43373 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 43374 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 43375 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43378 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 43379 soc.cpu.reg_out[21]
.sym 43380 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 43381 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 43382 soc.cpu.next_pc[21]
.sym 43383 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 43384 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 43385 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 43391 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 43393 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 43394 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 43395 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 43397 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 43398 soc.cpu.decoded_imm[11]
.sym 43399 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 43400 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 43401 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 43402 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43403 soc.cpu.cpuregs_rs1[6]
.sym 43404 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43405 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 43406 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 43407 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 43408 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 43409 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43410 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 43412 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 43413 soc.cpu.reg_out[21]
.sym 43419 soc.cpu.cpuregs_wrdata[10]
.sym 43423 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 43424 soc.cpu.cpuregs_wrdata[11]
.sym 43425 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 43427 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 43432 soc.cpu.irq_mask[21]
.sym 43433 soc.cpu.cpuregs_wrdata[3]
.sym 43434 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 43437 soc.cpu.cpuregs_wrdata[6]
.sym 43438 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43440 soc.cpu.cpuregs_wrdata[14]
.sym 43441 soc.cpu.irq_pending[21]
.sym 43444 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43445 soc.cpu.irq_state[1]
.sym 43449 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43453 soc.cpu.cpuregs_wrdata[11]
.sym 43459 soc.cpu.irq_pending[21]
.sym 43461 soc.cpu.irq_mask[21]
.sym 43466 soc.cpu.cpuregs_wrdata[6]
.sym 43470 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 43471 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 43472 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43473 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 43478 soc.cpu.cpuregs_wrdata[10]
.sym 43484 soc.cpu.cpuregs_wrdata[14]
.sym 43488 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43489 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 43490 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 43491 soc.cpu.irq_state[1]
.sym 43494 soc.cpu.cpuregs_wrdata[3]
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43502 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43503 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43504 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43505 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 43506 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43507 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43508 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43514 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 43515 iomem_addr[31]
.sym 43516 soc.cpu.decoded_imm[22]
.sym 43517 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43520 soc.cpu.decoded_imm[22]
.sym 43521 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 43522 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43523 soc.cpu.irq_pending[21]
.sym 43524 soc.cpu.next_pc[28]
.sym 43525 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 43526 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43527 soc.cpu.instr_timer
.sym 43528 soc.cpu.instr_maskirq
.sym 43529 soc.cpu.cpuregs_rs1[22]
.sym 43530 soc.cpu.instr_maskirq
.sym 43531 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 43532 soc.cpu.instr_rdcycleh
.sym 43533 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43535 soc.cpu.instr_maskirq
.sym 43536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43543 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43546 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43548 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43550 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43551 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43552 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43553 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 43554 soc.cpu.instr_jal
.sym 43556 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43557 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43558 soc.cpu.instr_jal
.sym 43560 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43561 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43566 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43567 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43568 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43569 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43570 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43575 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43576 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43577 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43578 soc.cpu.instr_jal
.sym 43581 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43582 soc.cpu.instr_jal
.sym 43583 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43584 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43587 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43589 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 43590 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43594 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43595 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43596 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43599 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43600 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43601 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 43602 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43605 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43607 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43608 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43611 soc.cpu.instr_jal
.sym 43612 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43613 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43614 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43617 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43618 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43619 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43620 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43621 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43624 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43625 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43626 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43627 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43628 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43629 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43630 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43631 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43635 soc.cpu.alu_out_q[29]
.sym 43636 soc.cpu.alu_out_q[26]
.sym 43637 soc.cpu.decoded_imm_j[8]
.sym 43638 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43640 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 43641 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43642 soc.cpu.instr_jal
.sym 43645 soc.cpu.irq_pending[16]
.sym 43646 soc.cpu.reg_pc[25]
.sym 43648 COMM[3]$SB_IO_OUT
.sym 43649 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 43650 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 43651 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 43652 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 43653 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 43654 soc.cpu.decoded_imm[25]
.sym 43655 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43656 soc.cpu.reg_pc[31]
.sym 43657 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43658 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43665 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 43666 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 43668 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43669 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 43670 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43671 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43673 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43674 soc.cpu.instr_jal
.sym 43675 soc.cpu.instr_jal
.sym 43676 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43678 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 43682 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43683 soc.cpu.reg_out[21]
.sym 43684 soc.cpu.latched_stalu
.sym 43685 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43687 soc.cpu.alu_out_q[21]
.sym 43688 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 43689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43690 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43691 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 43693 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43694 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 43695 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43698 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 43699 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43700 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43701 soc.cpu.instr_jal
.sym 43704 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43705 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43706 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43707 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43710 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43711 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43712 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43713 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43716 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 43717 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43718 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43719 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 43722 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 43723 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 43724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43725 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43728 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43729 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43730 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 43731 soc.cpu.instr_jal
.sym 43734 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43735 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43736 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 43740 soc.cpu.latched_stalu
.sym 43741 soc.cpu.alu_out_q[21]
.sym 43742 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43743 soc.cpu.reg_out[21]
.sym 43744 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43748 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43749 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43750 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43751 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43752 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 43753 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43754 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43759 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 43760 soc.cpu.instr_jal
.sym 43761 soc.cpu.instr_jal
.sym 43762 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43764 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43765 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 43767 soc.cpu.decoded_imm[1]
.sym 43769 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43771 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43772 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 43773 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43774 soc.cpu.instr_jal
.sym 43775 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 43776 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43777 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 43778 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43779 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 43780 soc.cpu.decoded_imm[13]
.sym 43781 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43782 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43789 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43790 soc.cpu.instr_jal
.sym 43791 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 43792 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43793 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43795 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43796 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43798 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 43799 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 43800 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43803 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[2]
.sym 43805 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43806 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43807 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 43808 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 43809 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43812 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 43813 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43814 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43817 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43821 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43822 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43823 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43827 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 43829 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43830 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[2]
.sym 43833 soc.cpu.instr_jal
.sym 43834 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43835 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43836 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 43840 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 43841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43842 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43845 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43846 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43847 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43848 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43851 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43852 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 43853 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43854 soc.cpu.instr_jal
.sym 43858 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 43859 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43860 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43863 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43865 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 43866 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43867 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43871 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43872 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43873 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43874 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43875 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43876 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 43877 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43878 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 43880 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 43883 soc.cpu.decoded_imm[19]
.sym 43884 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43885 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 43886 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43887 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43888 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 43889 $PACKER_VCC_NET
.sym 43890 soc.cpu.decoded_imm[11]
.sym 43892 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 43893 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 43894 soc.cpu.reg_out[20]
.sym 43897 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43898 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43899 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 43900 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43902 soc.cpu.reg_out[18]
.sym 43903 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43904 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43905 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 43911 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43912 soc.cpu.reg_out[20]
.sym 43914 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43915 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43917 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 43919 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[2]
.sym 43920 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43921 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43922 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 43923 soc.cpu.alu_out_q[20]
.sym 43924 soc.cpu.latched_stalu
.sym 43927 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43929 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43932 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43934 soc.cpu.instr_jal
.sym 43935 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43936 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43938 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43942 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43944 soc.cpu.latched_stalu
.sym 43945 soc.cpu.reg_out[20]
.sym 43946 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43947 soc.cpu.alu_out_q[20]
.sym 43952 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43956 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43957 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43958 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 43963 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43964 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[2]
.sym 43965 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 43968 soc.cpu.latched_stalu
.sym 43969 soc.cpu.reg_out[20]
.sym 43970 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43971 soc.cpu.alu_out_q[20]
.sym 43974 soc.cpu.instr_jal
.sym 43975 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43976 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 43977 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 43980 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 43982 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43983 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43989 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43990 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 43994 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43995 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43996 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 43997 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 43998 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43999 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44000 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44005 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 44006 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44007 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 44008 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44009 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44010 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 44011 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 44012 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44013 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 44014 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 44016 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 44017 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 44018 soc.cpu.instr_timer
.sym 44019 soc.cpu.cpuregs_raddr2[1]
.sym 44020 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 44021 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 44022 soc.cpu.cpuregs_waddr[1]
.sym 44023 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44024 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44025 soc.cpu.cpuregs_waddr[2]
.sym 44026 soc.cpu.instr_maskirq
.sym 44027 soc.cpu.instr_maskirq
.sym 44028 soc.cpu.instr_rdcycleh
.sym 44034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 44035 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44037 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 44038 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 44039 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44040 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[2]
.sym 44041 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44043 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44044 soc.cpu.reg_out[19]
.sym 44045 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 44046 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44047 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[2]
.sym 44048 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44049 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 44052 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44053 soc.cpu.irq_pending[19]
.sym 44054 soc.cpu.alu_out_q[19]
.sym 44056 soc.cpu.latched_stalu
.sym 44057 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44058 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44059 soc.cpu.cpu_state[3]
.sym 44060 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 44062 soc.cpu.reg_out[18]
.sym 44063 soc.cpu.alu_out_q[18]
.sym 44070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44073 soc.cpu.irq_pending[19]
.sym 44074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 44075 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44076 soc.cpu.cpu_state[3]
.sym 44079 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44080 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 44081 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 44085 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44086 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 44087 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44088 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44091 soc.cpu.alu_out_q[19]
.sym 44092 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44093 soc.cpu.latched_stalu
.sym 44094 soc.cpu.reg_out[19]
.sym 44097 soc.cpu.reg_out[18]
.sym 44098 soc.cpu.latched_stalu
.sym 44099 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44100 soc.cpu.alu_out_q[18]
.sym 44103 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 44104 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44105 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[2]
.sym 44109 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 44110 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44112 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[2]
.sym 44113 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 44117 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 44118 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 44119 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44120 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 44121 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44122 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44123 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 44128 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44129 soc.cpu.reg_out[24]
.sym 44130 soc.cpu.reg_out[19]
.sym 44131 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 44132 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 44133 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 44134 soc.cpu.reg_out[26]
.sym 44137 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44138 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44140 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 44141 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 44142 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 44143 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44144 COMM[3]$SB_IO_OUT
.sym 44145 soc.cpu.decoded_imm[25]
.sym 44146 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44148 soc.cpu.reg_pc[31]
.sym 44149 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 44150 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 44151 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 44157 soc.cpu.reg_out[29]
.sym 44158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 44159 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 44160 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 44161 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[2]
.sym 44162 soc.cpu.irq_pending[28]
.sym 44163 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44164 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 44166 soc.cpu.reg_out[19]
.sym 44167 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 44168 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3[2]
.sym 44169 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44170 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44171 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44172 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 44173 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44175 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 44176 soc.cpu.latched_stalu
.sym 44177 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44179 soc.cpu.cpu_state[3]
.sym 44180 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 44181 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 44182 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 44184 soc.cpu.irq_pending[27]
.sym 44185 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44187 soc.cpu.alu_out_q[19]
.sym 44188 soc.cpu.alu_out_q[29]
.sym 44190 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44191 soc.cpu.latched_stalu
.sym 44192 soc.cpu.reg_out[19]
.sym 44193 soc.cpu.alu_out_q[19]
.sym 44196 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44197 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44198 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 44199 soc.cpu.irq_pending[27]
.sym 44202 soc.cpu.cpu_state[3]
.sym 44203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 44204 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44205 soc.cpu.irq_pending[28]
.sym 44209 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 44210 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 44211 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 44214 soc.cpu.reg_out[29]
.sym 44215 soc.cpu.latched_stalu
.sym 44216 soc.cpu.alu_out_q[29]
.sym 44217 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44220 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 44221 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[2]
.sym 44222 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44226 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 44227 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 44228 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 44232 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 44233 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3[2]
.sym 44235 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 44240 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 44241 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44242 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 44243 soc.cpu.next_pc[27]
.sym 44244 soc.cpu.next_pc[26]
.sym 44245 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 44246 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 44252 soc.cpu.reg_out[19]
.sym 44253 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 44254 soc.cpu.decoded_imm[7]
.sym 44255 soc.cpu.cpu_state[0]
.sym 44256 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 44257 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44258 soc.cpu.irq_pending[28]
.sym 44259 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 44260 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 44262 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 44263 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44264 soc.cpu.decoded_imm[13]
.sym 44266 soc.cpu.reg_out[28]
.sym 44267 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 44268 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44269 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44271 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 44272 soc.cpu.reg_out[27]
.sym 44273 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 44282 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 44283 soc.cpu.reg_out[28]
.sym 44284 soc.cpu.reg_out[29]
.sym 44290 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 44292 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 44293 soc.cpu.irq_pending[19]
.sym 44294 soc.cpu.latched_stalu
.sym 44295 soc.cpu.alu_out_q[25]
.sym 44297 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44298 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44299 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44300 soc.cpu.alu_out_q[29]
.sym 44302 soc.cpu.reg_out[25]
.sym 44303 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44305 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44306 soc.cpu.irq_mask[19]
.sym 44307 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44309 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[2]
.sym 44311 soc.cpu.irq_state[1]
.sym 44313 soc.cpu.alu_out_q[25]
.sym 44314 soc.cpu.latched_stalu
.sym 44315 soc.cpu.reg_out[25]
.sym 44316 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44319 soc.cpu.latched_stalu
.sym 44320 soc.cpu.reg_out[29]
.sym 44321 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44322 soc.cpu.alu_out_q[29]
.sym 44325 soc.cpu.irq_pending[19]
.sym 44326 soc.cpu.irq_mask[19]
.sym 44327 soc.cpu.irq_state[1]
.sym 44331 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 44332 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[2]
.sym 44334 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44340 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44343 soc.cpu.latched_stalu
.sym 44344 soc.cpu.reg_out[25]
.sym 44345 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44346 soc.cpu.alu_out_q[25]
.sym 44350 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44351 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44352 soc.cpu.reg_out[28]
.sym 44356 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44357 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 44358 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 44359 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44363 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 44365 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 44366 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 44367 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 44368 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 44369 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44370 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 44372 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44377 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 44378 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 44379 soc.cpu.decoded_imm[16]
.sym 44380 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 44381 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 44383 soc.cpu.decoded_imm[18]
.sym 44384 soc.cpu.reg_pc[25]
.sym 44386 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44387 soc.cpu.cpuregs_waddr[4]
.sym 44388 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44389 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 44390 COLHI_SB_LUT4_O_I2[0]
.sym 44391 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44392 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 44393 soc.cpu.cpuregs_waddr[3]
.sym 44394 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44396 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 44397 soc.cpu.alu_out_q[31]
.sym 44403 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 44404 soc.cpu.reg_out[26]
.sym 44405 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44409 soc.cpu.alu_out_q[27]
.sym 44410 soc.cpu.alu_out_q[26]
.sym 44411 soc.cpu.latched_stalu
.sym 44414 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[2]
.sym 44415 soc.cpu.reg_out[27]
.sym 44416 soc.cpu.latched_stalu
.sym 44417 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44420 soc.cpu.alu_out_q[28]
.sym 44421 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[2]
.sym 44426 soc.cpu.reg_out[28]
.sym 44427 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44429 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44430 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44433 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[2]
.sym 44442 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44443 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 44445 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[2]
.sym 44448 soc.cpu.latched_stalu
.sym 44449 soc.cpu.reg_out[26]
.sym 44450 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44451 soc.cpu.alu_out_q[26]
.sym 44454 soc.cpu.reg_out[27]
.sym 44455 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44456 soc.cpu.latched_stalu
.sym 44457 soc.cpu.alu_out_q[27]
.sym 44461 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44466 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44467 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[2]
.sym 44468 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44472 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44473 soc.cpu.reg_out[28]
.sym 44474 soc.cpu.latched_stalu
.sym 44475 soc.cpu.alu_out_q[28]
.sym 44478 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[2]
.sym 44479 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44480 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44482 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44485 soc.cpu.decoded_imm[13]
.sym 44486 soc.cpu.decoded_imm[21]
.sym 44487 soc.cpu.decoded_imm[25]
.sym 44488 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 44489 soc.cpu.decoded_imm[14]
.sym 44490 soc.cpu.decoded_imm[12]
.sym 44491 soc.cpu.decoded_imm[31]
.sym 44492 soc.cpu.decoded_imm[20]
.sym 44497 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 44498 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 44499 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44500 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 44501 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 44502 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44503 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44505 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44506 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 44507 soc.cpu.latched_stalu
.sym 44508 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 44509 soc.cpu.cpuregs_waddr[1]
.sym 44510 soc.cpu.decoded_imm[27]
.sym 44511 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 44513 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44514 soc.cpu.instr_timer
.sym 44515 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 44517 soc.cpu.cpuregs_waddr[2]
.sym 44518 soc.cpu.instr_maskirq
.sym 44520 soc.cpu.instr_rdcycleh
.sym 44527 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44528 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 44529 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 44531 soc.cpu.alu_out_q[26]
.sym 44532 soc.cpu.irq_pending[28]
.sym 44533 soc.cpu.alu_out_q[28]
.sym 44535 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44536 soc.cpu.reg_out[28]
.sym 44537 soc.cpu.irq_pending[27]
.sym 44538 soc.cpu.reg_out[26]
.sym 44541 soc.cpu.irq_state[1]
.sym 44542 soc.cpu.reg_out[27]
.sym 44543 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 44544 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44545 soc.cpu.alu_out_q[27]
.sym 44546 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44548 soc.cpu.latched_stalu
.sym 44550 soc.cpu.irq_mask[28]
.sym 44551 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 44552 soc.cpu.irq_mask[27]
.sym 44555 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 44556 soc.cpu.latched_stalu
.sym 44559 soc.cpu.latched_stalu
.sym 44560 soc.cpu.alu_out_q[28]
.sym 44561 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44562 soc.cpu.reg_out[28]
.sym 44565 soc.cpu.alu_out_q[27]
.sym 44566 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44567 soc.cpu.latched_stalu
.sym 44568 soc.cpu.reg_out[27]
.sym 44571 soc.cpu.latched_stalu
.sym 44572 soc.cpu.alu_out_q[26]
.sym 44573 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44574 soc.cpu.reg_out[26]
.sym 44578 soc.cpu.irq_pending[27]
.sym 44579 soc.cpu.irq_mask[27]
.sym 44583 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 44584 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 44585 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 44586 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 44590 soc.cpu.irq_state[1]
.sym 44591 soc.cpu.irq_mask[28]
.sym 44592 soc.cpu.irq_pending[28]
.sym 44595 soc.cpu.irq_state[1]
.sym 44596 soc.cpu.irq_mask[27]
.sym 44597 soc.cpu.irq_pending[27]
.sym 44602 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 44603 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44604 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 44605 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44608 soc.cpu.cpuregs_waddr[4]
.sym 44609 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 44610 soc.cpu.cpuregs_waddr[2]
.sym 44611 soc.cpu.cpuregs_waddr[3]
.sym 44612 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44613 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44614 soc.cpu.cpuregs_waddr[1]
.sym 44615 soc.cpu.cpuregs_waddr[0]
.sym 44620 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44621 soc.cpu.decoded_imm[31]
.sym 44622 soc.cpu.instr_jalr
.sym 44625 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44627 soc.cpu.alu_out_q[26]
.sym 44628 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44629 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44631 soc.cpu.decoded_imm[25]
.sym 44632 soc.cpu.decoded_imm[25]
.sym 44635 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44636 COMM[3]$SB_IO_OUT
.sym 44637 soc.cpu.decoded_rd[3]
.sym 44638 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44640 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 44641 soc.cpu.instr_auipc
.sym 44642 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44643 soc.cpu.decoded_rd[0]
.sym 44653 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44654 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 44655 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 44656 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 44661 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44662 COLHI_SB_LUT4_O_I2[0]
.sym 44663 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 44665 soc.cpu.cpuregs_waddr[4]
.sym 44667 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 44670 soc.cpu.decoded_imm[27]
.sym 44671 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 44674 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44675 soc.cpu.cpuregs_waddr[2]
.sym 44676 soc.cpu.cpuregs_waddr[3]
.sym 44677 COLHI_SB_LUT4_O_I2[1]
.sym 44679 soc.cpu.cpuregs_waddr[1]
.sym 44680 soc.cpu.cpuregs_waddr[0]
.sym 44682 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44683 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 44685 soc.cpu.decoded_imm[27]
.sym 44688 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 44689 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 44690 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 44691 soc.cpu.cpuregs_waddr[3]
.sym 44694 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44695 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 44696 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 44714 COLHI_SB_LUT4_O_I2[1]
.sym 44715 COLHI_SB_LUT4_O_I2[0]
.sym 44718 soc.cpu.cpuregs_waddr[4]
.sym 44719 soc.cpu.cpuregs_waddr[1]
.sym 44720 soc.cpu.cpuregs_waddr[0]
.sym 44721 soc.cpu.cpuregs_waddr[2]
.sym 44728 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44731 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 44732 soc.cpu.instr_rdcycle
.sym 44733 soc.cpu.instr_timer
.sym 44734 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 44735 soc.cpu.instr_maskirq
.sym 44736 soc.cpu.instr_rdcycleh
.sym 44737 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44738 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44743 soc.cpu.decoded_rd[2]
.sym 44744 soc.cpu.cpuregs_waddr[1]
.sym 44745 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 44746 soc.cpu.cpuregs_waddr[3]
.sym 44747 display.refresh_timer_state[0]
.sym 44748 soc.cpu.cpuregs_waddr[0]
.sym 44749 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44750 soc.cpu.cpuregs_waddr[4]
.sym 44751 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 44753 soc.cpu.mem_rdata_q[29]
.sym 44754 soc.cpu.cpuregs_waddr[2]
.sym 44760 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 44857 SEG[1]$SB_IO_OUT
.sym 44866 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44867 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 44868 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 44870 soc.cpu.decoded_imm[24]
.sym 44872 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44874 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 44876 soc.cpu.decoded_imm[17]
.sym 44877 soc.cpu.instr_timer
.sym 44885 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44895 display.refresh_tick
.sym 44899 COMM[3]$SB_IO_OUT
.sym 44906 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44911 COMM[0]$SB_IO_OUT
.sym 44925 COLHI_SB_LUT4_O_I2[1]
.sym 44926 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44928 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44930 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44940 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44942 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44949 COMM[0]$SB_IO_OUT
.sym 44959 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44961 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44964 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 44966 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 44970 COLHI_SB_LUT4_O_I2[1]
.sym 44975 display.refresh_tick
.sym 44976 COMM[3]$SB_IO_OUT
.sym 44987 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44988 $PACKER_GND_NET
.sym 44991 COMM[3]$SB_IO_OUT
.sym 44992 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 44996 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 45010 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 45049 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 45078 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 45079 gpio_out[9]
.sym 45080 gpio_out[12]
.sym 45081 gpio_out[13]
.sym 45082 gpio_out[11]
.sym 45084 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 45088 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45089 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 45094 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45096 UART_RX_SB_LUT4_I1_I0[3]
.sym 45100 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45119 iomem_wdata[7]
.sym 45120 iomem_wdata[4]
.sym 45121 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 45123 DBG[3]$SB_IO_OUT
.sym 45125 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45126 iomem_wdata[5]
.sym 45127 iomem_wstrb[2]
.sym 45128 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45129 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45131 gpio_out[15]
.sym 45132 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45133 DBG[0]$SB_IO_OUT
.sym 45134 gpio_out[8]
.sym 45138 gpio_out[12]
.sym 45140 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 45145 gpio_out[4]
.sym 45147 gpio_out[7]
.sym 45148 gpio_out[11]
.sym 45152 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45155 iomem_wstrb[2]
.sym 45158 gpio_out[12]
.sym 45159 gpio_out[8]
.sym 45160 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45161 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45165 iomem_wdata[4]
.sym 45170 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 45171 DBG[3]$SB_IO_OUT
.sym 45172 gpio_out[7]
.sym 45173 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45176 iomem_wdata[7]
.sym 45182 gpio_out[15]
.sym 45183 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45184 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45185 gpio_out[11]
.sym 45188 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45189 DBG[0]$SB_IO_OUT
.sym 45190 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45191 gpio_out[4]
.sym 45196 iomem_wdata[5]
.sym 45198 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 45199 clk$SB_IO_IN_$glb_clk
.sym 45200 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45207 soc.simpleuart.recv_state[2]
.sym 45208 soc.simpleuart.recv_state[3]
.sym 45209 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 45210 UART_RX_SB_LUT4_I1_I2[0]
.sym 45211 soc.simpleuart.recv_state[1]
.sym 45212 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 45217 iomem_wstrb[2]
.sym 45218 iomem_wdata[7]
.sym 45219 iomem_wdata[9]
.sym 45223 DBG[3]$SB_IO_OUT
.sym 45225 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45226 iomem_wdata[5]
.sym 45227 iomem_wdata[0]
.sym 45228 iomem_wdata[4]
.sym 45253 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45259 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45264 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 45268 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45286 iomem_wdata[6]
.sym 45289 iomem_wdata[2]
.sym 45291 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45292 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45293 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 45297 DBG[2]$SB_IO_OUT
.sym 45299 gpio_out[6]
.sym 45322 iomem_wdata[6]
.sym 45339 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45340 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45341 DBG[2]$SB_IO_OUT
.sym 45342 gpio_out[6]
.sym 45359 iomem_wdata[2]
.sym 45361 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 45362 clk$SB_IO_IN_$glb_clk
.sym 45363 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 45365 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 45366 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 45367 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 45368 soc.simpleuart.recv_divcnt[1]
.sym 45369 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 45370 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 45371 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 45377 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45380 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45385 iomem_wdata[11]
.sym 45386 UART_RX_SB_LUT4_I1_I0[3]
.sym 45388 iomem_wdata[6]
.sym 45389 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 45390 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 45394 iomem_wdata[2]
.sym 45395 iomem_wdata[3]
.sym 45399 soc.simpleuart_reg_div_do[13]
.sym 45407 soc.cpu.trap_SB_LUT4_I2_O
.sym 45416 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 45417 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 45464 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 45482 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 45484 soc.cpu.trap_SB_LUT4_I2_O
.sym 45485 clk$SB_IO_IN_$glb_clk
.sym 45487 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 45488 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 45489 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 45490 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 45491 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 45492 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 45493 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 45494 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 45497 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 45498 soc.cpu.instr_timer
.sym 45499 soc.simpleuart_reg_div_do[7]
.sym 45501 soc.cpu.trap_SB_LUT4_I2_O
.sym 45502 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 45503 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 45505 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 45506 iomem_wdata[0]
.sym 45508 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 45509 iomem_wdata[6]
.sym 45512 soc.simpleuart_reg_div_do[14]
.sym 45515 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 45516 soc.simpleuart_reg_div_do[9]
.sym 45517 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 45521 soc.cpu.decoded_imm[0]
.sym 45530 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45538 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 45541 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 45546 iomem_wdata[12]
.sym 45553 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 45554 iomem_wdata[13]
.sym 45579 iomem_wdata[13]
.sym 45591 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 45592 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 45594 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 45597 iomem_wdata[12]
.sym 45607 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45608 clk$SB_IO_IN_$glb_clk
.sym 45609 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45620 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 45622 flash_clk_SB_LUT4_I1_I2[3]
.sym 45626 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45627 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 45633 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 45634 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 45636 iomem_wstrb[3]
.sym 45637 soc.simpleuart_reg_div_do[13]
.sym 45638 soc.simpleuart_reg_div_do[14]
.sym 45640 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 45641 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45642 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 45645 soc.memory.wen[3]
.sym 45651 soc.simpleuart_reg_div_do[9]
.sym 45653 iomem_wdata[9]
.sym 45655 soc.simpleuart.recv_divcnt[14]
.sym 45659 soc.simpleuart_reg_div_do[9]
.sym 45661 soc.simpleuart.recv_divcnt[9]
.sym 45669 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45677 iomem_wdata[14]
.sym 45680 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45681 soc.simpleuart_reg_div_do[14]
.sym 45686 iomem_wdata[9]
.sym 45692 soc.simpleuart_reg_div_do[9]
.sym 45699 soc.simpleuart_reg_div_do[14]
.sym 45702 soc.simpleuart.recv_divcnt[9]
.sym 45710 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45714 soc.simpleuart_reg_div_do[14]
.sym 45715 soc.simpleuart_reg_div_do[9]
.sym 45716 soc.simpleuart.recv_divcnt[9]
.sym 45717 soc.simpleuart.recv_divcnt[14]
.sym 45721 iomem_wdata[14]
.sym 45729 soc.simpleuart.recv_divcnt[14]
.sym 45730 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45731 clk$SB_IO_IN_$glb_clk
.sym 45732 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45744 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 45745 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 45747 soc.simpleuart.recv_divcnt[9]
.sym 45749 soc.simpleuart.recv_divcnt[13]
.sym 45750 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 45751 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 45754 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 45755 iomem_wdata[0]
.sym 45757 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45761 iomem_wdata[4]
.sym 45763 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 45765 soc.cpu.decoded_imm[0]
.sym 45767 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 45779 iomem_wdata[15]
.sym 45780 soc.simpleuart_reg_div_do[15]
.sym 45783 soc.simpleuart.recv_divcnt[8]
.sym 45784 soc.simpleuart.recv_divcnt[15]
.sym 45785 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45787 soc.simpleuart.recv_divcnt[10]
.sym 45795 soc.simpleuart.recv_divcnt[13]
.sym 45796 iomem_wstrb[3]
.sym 45797 soc.simpleuart_reg_div_do[13]
.sym 45801 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45803 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 45805 soc.simpleuart.recv_divcnt[13]
.sym 45807 soc.simpleuart.recv_divcnt[8]
.sym 45813 soc.simpleuart.recv_divcnt[15]
.sym 45814 soc.simpleuart.recv_divcnt[13]
.sym 45815 soc.simpleuart_reg_div_do[13]
.sym 45816 soc.simpleuart_reg_div_do[15]
.sym 45819 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 45826 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45828 iomem_wstrb[3]
.sym 45831 soc.simpleuart.recv_divcnt[10]
.sym 45837 soc.simpleuart.recv_divcnt[15]
.sym 45844 iomem_wdata[15]
.sym 45851 soc.simpleuart.recv_divcnt[13]
.sym 45853 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45854 clk$SB_IO_IN_$glb_clk
.sym 45855 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45867 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45868 iomem_wdata[27]
.sym 45870 iomem_wdata[5]
.sym 45871 soc.simpleuart_reg_div_do[10]
.sym 45872 soc.simpleuart.recv_divcnt[21]
.sym 45875 iomem_wdata[6]
.sym 45876 iomem_wdata[25]
.sym 45877 soc.simpleuart_reg_div_do[16]
.sym 45881 soc.cpu.instr_timer
.sym 45882 soc.cpu.alu_out_q[6]
.sym 45883 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 45884 soc.cpu.instr_timer
.sym 45885 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 45886 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45889 soc.simpleuart_reg_div_do[15]
.sym 45891 iomem_wdata[3]
.sym 45897 soc.simpleuart_reg_div_do[16]
.sym 45898 soc.simpleuart.recv_divcnt[16]
.sym 45899 soc.simpleuart.recv_divcnt[23]
.sym 45902 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45907 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 45911 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 45912 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 45920 soc.simpleuart.recv_divcnt[21]
.sym 45922 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 45925 soc.simpleuart_reg_div_do[23]
.sym 45933 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 45936 soc.simpleuart.recv_divcnt[16]
.sym 45937 soc.simpleuart_reg_div_do[16]
.sym 45938 soc.simpleuart_reg_div_do[23]
.sym 45939 soc.simpleuart.recv_divcnt[23]
.sym 45945 soc.simpleuart.recv_divcnt[21]
.sym 45948 soc.simpleuart.recv_divcnt[16]
.sym 45954 soc.simpleuart.recv_divcnt[23]
.sym 45966 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 45967 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45968 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 45969 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 45986 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 45990 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 45992 soc.cpu.trap_SB_LUT4_I2_O
.sym 45993 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45995 soc.simpleuart.recv_divcnt[29]
.sym 45996 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 45999 iomem_wdata[17]
.sym 46003 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 46004 iomem_wdata[31]
.sym 46005 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 46006 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 46007 soc.cpu.mem_la_wdata[3]
.sym 46009 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 46010 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46011 UART_RX_SB_LUT4_I1_I0[3]
.sym 46012 soc.simpleuart_reg_div_do[14]
.sym 46020 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46022 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 46025 soc.cpu.mem_la_wdata[3]
.sym 46026 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46028 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 46030 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46038 soc.cpu.trap_SB_LUT4_I2_O
.sym 46041 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46046 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46049 soc.simpleuart.recv_divcnt[24]
.sym 46051 soc.simpleuart.recv_divcnt[29]
.sym 46053 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46054 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46056 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 46061 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46065 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 46073 soc.cpu.mem_la_wdata[3]
.sym 46079 soc.simpleuart.recv_divcnt[29]
.sym 46089 soc.simpleuart.recv_divcnt[24]
.sym 46099 soc.cpu.trap_SB_LUT4_I2_O
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46102 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 46103 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 46104 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 46105 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 46106 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 46107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46108 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 46109 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 46112 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 46113 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 46117 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 46118 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 46120 iomem_wdata[4]
.sym 46124 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46126 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 46130 soc.simpleuart_reg_div_do[23]
.sym 46133 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 46135 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 46145 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 46158 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 46164 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 46165 iomem_wdata[23]
.sym 46169 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 46194 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 46196 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 46197 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 46212 iomem_wdata[23]
.sym 46222 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 46223 clk$SB_IO_IN_$glb_clk
.sym 46224 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46225 soc.simpleuart.recv_pattern[6]
.sym 46231 soc.simpleuart.recv_pattern[7]
.sym 46236 soc.cpu.instr_maskirq
.sym 46239 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 46246 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 46248 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 46249 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 46251 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 46252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 46253 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46255 soc.cpu.next_pc[8]
.sym 46257 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 46259 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46260 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 46270 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46271 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 46273 soc.cpu.latched_stalu
.sym 46277 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46279 soc.cpu.alu_out_q[8]
.sym 46282 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 46284 soc.cpu.reg_out[8]
.sym 46287 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46288 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 46290 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46291 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 46292 soc.cpu.reg_out[8]
.sym 46295 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46299 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46300 soc.cpu.reg_out[8]
.sym 46301 soc.cpu.alu_out_q[8]
.sym 46302 soc.cpu.latched_stalu
.sym 46311 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 46312 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46313 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 46329 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46330 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 46331 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 46335 soc.cpu.alu_out_q[8]
.sym 46336 soc.cpu.reg_out[8]
.sym 46337 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46338 soc.cpu.latched_stalu
.sym 46341 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46342 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46344 soc.cpu.reg_out[8]
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46349 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 46351 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 46353 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 46355 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 46358 soc.cpu.instr_rdcycleh
.sym 46359 UART_RX_SB_LUT4_I1_I0[3]
.sym 46361 soc.simpleuart.recv_pattern[7]
.sym 46363 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 46365 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46366 iomem_addr[15]
.sym 46369 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 46372 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46374 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 46375 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 46376 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46377 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 46378 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 46379 iomem_wdata[3]
.sym 46380 soc.cpu.instr_timer
.sym 46381 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 46382 soc.cpu.alu_out_q[6]
.sym 46383 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 46390 soc.cpu.alu_out_q[2]
.sym 46391 soc.cpu.reg_out[2]
.sym 46394 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46395 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[2]
.sym 46397 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 46398 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 46400 soc.cpu.reg_out[5]
.sym 46401 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 46402 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46404 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 46406 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46407 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 46409 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 46412 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46413 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46415 soc.cpu.reg_out[2]
.sym 46416 soc.cpu.latched_stalu
.sym 46417 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 46420 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46422 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46423 soc.cpu.alu_out_q[2]
.sym 46424 soc.cpu.latched_stalu
.sym 46425 soc.cpu.reg_out[2]
.sym 46428 soc.cpu.alu_out_q[2]
.sym 46429 soc.cpu.reg_out[2]
.sym 46430 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46431 soc.cpu.latched_stalu
.sym 46434 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 46436 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 46437 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 46440 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 46442 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46443 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 46446 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46447 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46448 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[2]
.sym 46452 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 46453 soc.cpu.reg_out[2]
.sym 46455 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46465 soc.cpu.reg_out[5]
.sym 46467 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 46474 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 46476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 46478 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46479 flash_io1_di
.sym 46482 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 46483 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 46485 soc.cpu.next_pc[2]
.sym 46491 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46492 soc.cpu.trap_SB_LUT4_I2_O
.sym 46493 iomem_addr[5]
.sym 46495 UART_RX_SB_LUT4_I1_I0[3]
.sym 46496 iomem_wdata[31]
.sym 46498 soc.cpu.next_pc[14]
.sym 46499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46500 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46501 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 46502 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46504 soc.cpu.cpu_state[3]
.sym 46505 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 46506 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46512 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[2]
.sym 46513 soc.cpu.reg_out[4]
.sym 46516 soc.cpu.alu_out_q[6]
.sym 46517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[2]
.sym 46518 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46519 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46520 soc.cpu.reg_out[6]
.sym 46522 soc.cpu.reg_out[3]
.sym 46523 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 46525 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46527 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46530 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46531 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46532 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46536 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 46537 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 46538 soc.cpu.latched_stalu
.sym 46539 soc.cpu.reg_out[7]
.sym 46540 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 46541 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 46545 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 46547 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46548 soc.cpu.reg_out[6]
.sym 46552 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46553 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46554 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46557 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46559 soc.cpu.reg_out[7]
.sym 46560 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 46563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46564 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[2]
.sym 46569 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46570 soc.cpu.latched_stalu
.sym 46571 soc.cpu.alu_out_q[6]
.sym 46572 soc.cpu.reg_out[6]
.sym 46575 soc.cpu.reg_out[3]
.sym 46576 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46578 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 46581 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[2]
.sym 46583 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 46584 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46587 soc.cpu.reg_out[4]
.sym 46588 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46589 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46595 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 46597 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46599 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 46601 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 46602 iomem_addr[7]
.sym 46604 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 46605 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46606 iomem_addr[16]
.sym 46607 iomem_wdata[31]
.sym 46610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 46611 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 46612 soc.cpu.next_pc[7]
.sym 46614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46615 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46616 iomem_addr[4]
.sym 46618 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 46619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 46620 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46621 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 46622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 46624 soc.cpu.latched_stalu
.sym 46625 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 46626 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 46627 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46628 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 46629 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46635 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46637 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 46638 soc.cpu.reg_out[14]
.sym 46639 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 46640 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46641 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 46642 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46643 soc.cpu.alu_out_q[14]
.sym 46645 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 46650 soc.cpu.latched_stalu
.sym 46651 soc.cpu.reg_out[6]
.sym 46652 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[2]
.sym 46654 soc.cpu.alu_out_q[6]
.sym 46655 soc.cpu.alu_out_q[1]
.sym 46656 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 46661 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 46663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 46664 soc.cpu.cpu_state[3]
.sym 46665 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46666 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46668 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46669 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 46670 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 46671 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 46674 soc.cpu.reg_out[14]
.sym 46675 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46676 soc.cpu.alu_out_q[14]
.sym 46677 soc.cpu.latched_stalu
.sym 46686 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46687 soc.cpu.latched_stalu
.sym 46688 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 46689 soc.cpu.alu_out_q[1]
.sym 46692 soc.cpu.latched_stalu
.sym 46693 soc.cpu.alu_out_q[6]
.sym 46694 soc.cpu.reg_out[6]
.sym 46695 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46698 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46699 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 46700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 46701 soc.cpu.cpu_state[3]
.sym 46704 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 46705 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46707 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[2]
.sym 46711 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46712 soc.cpu.reg_out[14]
.sym 46713 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46718 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 46720 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46722 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 46724 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 46735 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 46737 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 46739 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46741 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46742 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 46743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 46744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 46745 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46746 soc.cpu.reg_pc[1]
.sym 46748 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 46749 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 46750 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 46751 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46758 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46759 soc.cpu.reg_out[10]
.sym 46760 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46761 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 46762 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[2]
.sym 46763 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 46764 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 46767 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 46768 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 46769 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_29_O[2]
.sym 46771 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46772 soc.cpu.reg_out[12]
.sym 46775 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46776 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 46777 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 46779 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 46780 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46781 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 46783 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46786 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 46787 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 46788 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 46789 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46791 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46792 soc.cpu.reg_out[10]
.sym 46793 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 46797 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46798 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46799 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 46800 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46803 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46804 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 46805 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_29_O[2]
.sym 46809 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 46810 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46812 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 46816 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 46817 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 46818 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 46821 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 46822 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46823 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 46824 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46827 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[2]
.sym 46828 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 46829 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46834 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46835 soc.cpu.reg_out[12]
.sym 46836 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46841 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 46843 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 46845 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 46847 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 46850 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 46851 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 46852 soc.cpu.next_pc[10]
.sym 46854 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46858 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 46860 soc.cpu.reg_out[12]
.sym 46863 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46864 soc.cpu.instr_timer
.sym 46865 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46866 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 46867 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 46868 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46870 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 46871 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 46872 soc.cpu.reg_pc[1]
.sym 46873 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 46874 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46875 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 46884 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 46890 soc.cpu.cpu_state[3]
.sym 46891 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46893 soc.cpu.irq_state[1]
.sym 46894 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 46905 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46908 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 46912 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46917 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46926 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 46927 soc.cpu.irq_state[1]
.sym 46928 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 46929 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 46944 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46945 soc.cpu.cpu_state[3]
.sym 46946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 46947 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46960 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46964 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 46966 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 46968 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 46970 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 46973 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 46974 soc.cpu.instr_timer
.sym 46975 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 46977 iomem_addr[22]
.sym 46979 iomem_addr[18]
.sym 46983 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 46985 iomem_addr[20]
.sym 46987 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46988 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 46989 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46992 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 46993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 46994 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 46995 soc.cpu.reg_pc[13]
.sym 46996 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 46998 UART_RX_SB_LUT4_I1_I0[3]
.sym 47006 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 47008 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47010 soc.cpu.alu_out_q[11]
.sym 47012 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 47014 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 47015 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 47016 soc.cpu.reg_out[11]
.sym 47017 soc.cpu.irq_state[1]
.sym 47018 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 47020 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47022 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47024 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47028 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 47029 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47030 soc.cpu.latched_stalu
.sym 47033 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 47037 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47043 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 47044 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 47045 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 47046 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 47049 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47050 soc.cpu.reg_out[11]
.sym 47051 soc.cpu.alu_out_q[11]
.sym 47052 soc.cpu.latched_stalu
.sym 47055 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 47056 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 47057 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 47058 soc.cpu.irq_state[1]
.sym 47070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47073 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47079 soc.cpu.latched_stalu
.sym 47080 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47081 soc.cpu.reg_out[11]
.sym 47082 soc.cpu.alu_out_q[11]
.sym 47083 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47087 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 47089 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 47091 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 47093 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 47096 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 47100 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 47101 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 47102 soc.cpu.cpuregs_wrdata[8]
.sym 47103 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 47104 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 47107 iomem_addr[25]
.sym 47110 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47111 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47112 soc.cpu.next_pc[20]
.sym 47113 soc.cpu.instr_jal
.sym 47114 soc.cpu.next_pc[27]
.sym 47115 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47116 soc.cpu.latched_stalu
.sym 47117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 47119 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47120 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47121 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47127 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47128 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47129 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 47130 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 47132 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 47133 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47134 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 47135 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 47137 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 47140 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 47141 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 47142 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[2]
.sym 47143 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 47144 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 47145 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47146 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 47149 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47150 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47151 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47152 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47155 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47157 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47160 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47161 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 47162 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47163 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 47167 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 47168 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47169 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[2]
.sym 47172 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47173 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 47174 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47175 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 47178 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47179 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47180 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47181 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47190 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 47191 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 47192 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 47193 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 47196 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47197 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47198 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47199 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47202 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 47203 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47204 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 47205 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47206 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47210 iomem_addr[31]
.sym 47211 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 47212 soc.cpu.next_pc[22]
.sym 47213 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47214 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 47215 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 47216 soc.cpu.next_pc[20]
.sym 47220 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47221 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 47223 soc.cpu.cpuregs_wrdata[11]
.sym 47224 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 47228 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 47229 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 47230 soc.cpu.next_pc[26]
.sym 47233 soc.cpu.compressed_instr
.sym 47234 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47235 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47236 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47237 soc.cpu.next_pc[29]
.sym 47238 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47239 soc.cpu.decoded_imm[13]
.sym 47240 soc.cpu.decoded_imm_j[3]
.sym 47241 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 47242 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47243 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 47244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 47251 soc.cpu.compressed_instr
.sym 47252 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47253 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47254 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 47255 soc.cpu.irq_pending[21]
.sym 47256 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 47257 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47259 soc.cpu.instr_jal
.sym 47260 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 47262 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 47263 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47264 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47265 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47267 soc.cpu.reg_out[21]
.sym 47269 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 47270 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47271 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 47272 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47273 soc.cpu.instr_jal
.sym 47277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 47278 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 47280 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 47281 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47283 soc.cpu.instr_jal
.sym 47284 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47285 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47286 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 47289 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 47290 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 47292 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47295 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47296 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47297 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47298 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 47301 soc.cpu.compressed_instr
.sym 47307 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47308 soc.cpu.reg_out[21]
.sym 47310 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 47313 soc.cpu.instr_jal
.sym 47314 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47315 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 47316 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 47319 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47320 soc.cpu.irq_pending[21]
.sym 47321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 47322 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 47325 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47326 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47327 soc.cpu.instr_jal
.sym 47328 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47333 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 47334 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 47335 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 47336 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 47337 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 47338 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 47339 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 47340 soc.mem_rdata[21]
.sym 47343 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 47344 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 47348 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 47349 soc.cpu.reg_out[20]
.sym 47350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 47353 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47354 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 47355 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 47356 soc.cpu.instr_timer
.sym 47357 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47358 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47359 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47360 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47361 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47362 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47363 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 47364 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 47365 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 47366 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 47367 soc.cpu.decoded_imm[20]
.sym 47375 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47384 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47385 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47387 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47391 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47392 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47393 soc.cpu.compressed_instr
.sym 47395 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47398 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47400 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47405 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47407 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 47408 soc.cpu.compressed_instr
.sym 47411 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47413 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47414 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47415 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47417 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47420 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47421 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47423 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47427 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47429 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47432 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47433 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47435 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47439 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47441 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47443 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47445 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47447 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47449 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47451 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47455 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 47456 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 47457 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 47458 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 47459 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 47460 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 47461 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 47462 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 47465 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47466 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 47469 soc.cpu.cpuregs_raddr2[3]
.sym 47470 soc.cpu.instr_jal
.sym 47471 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 47472 soc.cpu.decoded_imm_j[1]
.sym 47473 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47475 soc.cpu.instr_jal
.sym 47476 soc.cpu.decoded_imm_j[6]
.sym 47478 soc.cpu.decoded_imm_j[1]
.sym 47479 soc.cpu.decoded_imm[29]
.sym 47480 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47482 soc.cpu.decoded_imm[30]
.sym 47483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 47484 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47485 UART_RX_SB_LUT4_I1_I0[3]
.sym 47486 soc.cpu.decoded_imm[28]
.sym 47487 soc.cpu.decoded_imm_j[5]
.sym 47488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 47489 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 47490 soc.cpu.decoded_imm_j[10]
.sym 47491 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47501 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47504 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47509 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47511 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47512 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47518 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47525 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47528 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47531 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47532 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47534 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47537 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47538 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47540 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47544 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47546 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47550 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47552 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47554 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47556 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47558 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47562 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47564 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47568 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47570 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47574 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47578 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 47579 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 47580 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 47581 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 47582 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 47583 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 47584 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 47585 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 47590 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 47592 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 47594 soc.cpu.decoded_imm_j[11]
.sym 47595 soc.cpu.reg_out[18]
.sym 47596 soc.cpu.cpu_state[3]
.sym 47597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 47598 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 47599 soc.cpu.reg_out[20]
.sym 47600 soc.cpu.decoded_imm_j[9]
.sym 47601 soc.cpu.decoded_imm_j[15]
.sym 47602 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 47604 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 47605 soc.cpu.decoded_imm_j[14]
.sym 47606 soc.cpu.decoded_imm[14]
.sym 47607 soc.cpu.cpuregs_raddr2[4]
.sym 47608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47609 soc.cpu.instr_jal
.sym 47610 soc.cpu.next_pc[27]
.sym 47611 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47613 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47614 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47628 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47632 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47637 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47651 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47655 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47657 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47661 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47663 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47667 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47669 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47673 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47675 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47679 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47681 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47685 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47687 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47690 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47691 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47693 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47696 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47697 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47701 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 47702 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 47703 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 47704 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 47705 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 47706 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 47707 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 47708 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 47712 soc.cpu.instr_maskirq
.sym 47714 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 47715 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47716 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47717 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 47718 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 47719 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47720 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 47722 soc.cpu.decoded_imm_j[18]
.sym 47723 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 47724 soc.cpu.decoded_imm_j[19]
.sym 47725 soc.cpu.compressed_instr
.sym 47726 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 47727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 47729 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47730 soc.cpu.next_pc[24]
.sym 47731 soc.cpu.decoded_imm[13]
.sym 47732 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47733 soc.cpu.next_pc[29]
.sym 47735 soc.cpu.decoded_imm_j[12]
.sym 47736 soc.cpu.cpuregs_waddr[3]
.sym 47737 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47749 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 47750 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47754 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47756 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47757 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47761 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47766 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47768 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47769 soc.cpu.instr_jal
.sym 47773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47774 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47778 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47780 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47783 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47784 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47786 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47788 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47790 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47792 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47796 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47798 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47800 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47802 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47804 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47808 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47812 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47814 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47817 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 47818 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47819 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47820 soc.cpu.instr_jal
.sym 47824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 47825 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 47826 soc.cpu.next_pc[29]
.sym 47827 soc.cpu.reg_out[31]
.sym 47828 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 47829 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47830 soc.cpu.reg_out[26]
.sym 47831 soc.cpu.reg_out[25]
.sym 47832 UART_RX_SB_LUT4_I1_I0[3]
.sym 47834 soc.cpu.instr_rdcycleh
.sym 47837 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47838 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 47839 soc.cpu.reg_out[23]
.sym 47840 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 47841 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 47843 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47845 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 47846 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47847 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47848 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 47850 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 47851 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 47852 soc.cpu.instr_timer
.sym 47853 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47854 soc.cpu.decoded_imm[20]
.sym 47855 soc.cpu.reg_out[25]
.sym 47856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 47857 soc.cpu.cpuregs_raddr2[0]
.sym 47858 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47859 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47865 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47866 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47868 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47869 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47870 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 47873 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 47874 soc.cpu.instr_jal
.sym 47875 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47876 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 47877 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 47878 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 47879 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47880 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47881 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47886 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47887 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47888 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47890 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47898 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47899 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47900 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47901 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47904 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47905 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47906 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 47907 soc.cpu.instr_jal
.sym 47910 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 47911 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47912 soc.cpu.instr_jal
.sym 47913 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47916 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47917 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47918 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47919 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47923 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47924 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47925 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47928 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 47929 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47930 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47931 soc.cpu.instr_jal
.sym 47934 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 47935 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47936 soc.cpu.instr_jal
.sym 47937 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 47940 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47941 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 47942 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47943 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47947 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 47948 soc.cpu.next_pc[25]
.sym 47949 soc.cpu.next_pc[24]
.sym 47950 soc.cpu.next_pc[30]
.sym 47951 soc.cpu.next_pc[31]
.sym 47952 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[3]
.sym 47953 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 47954 soc.cpu.decoded_imm_j[2]
.sym 47958 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 47959 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 47960 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47962 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 47963 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47964 soc.cpu.reg_out[17]
.sym 47965 soc.cpu.instr_jal
.sym 47967 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 47968 soc.cpu.reg_out[18]
.sym 47970 soc.cpu.instr_jal
.sym 47971 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47972 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47973 soc.cpu.reg_out[31]
.sym 47974 soc.cpu.decoded_imm[30]
.sym 47975 soc.cpu.decoded_imm[29]
.sym 47976 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47977 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 47978 soc.cpu.decoded_imm[28]
.sym 47979 soc.cpu.reg_out[26]
.sym 47980 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 47981 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 47982 soc.cpu.decoded_imm_j[10]
.sym 47989 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 47991 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 47992 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 47993 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47995 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 47996 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 47997 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47999 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48000 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 48002 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48007 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48010 soc.cpu.instr_jal
.sym 48011 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48012 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48014 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48015 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48016 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 48018 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 48019 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48022 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48023 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48024 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 48027 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 48028 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48029 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 48033 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 48036 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 48039 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48040 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48041 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 48042 soc.cpu.instr_jal
.sym 48045 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 48046 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48047 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48051 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 48052 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48054 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48057 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48058 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48059 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48060 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48063 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 48064 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48065 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 48067 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.cpuregs_raddr2[4]
.sym 48071 soc.cpu.decoded_imm_j[20]
.sym 48072 soc.cpu.cpuregs_raddr2[2]
.sym 48073 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 48074 soc.cpu.cpuregs_raddr2[0]
.sym 48075 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 48076 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 48077 soc.cpu.cpuregs_raddr2[1]
.sym 48078 soc.cpu.decoded_imm_j[5]
.sym 48080 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48082 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 48084 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 48085 soc.cpu.cpuregs_waddr[3]
.sym 48087 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 48088 soc.cpu.decoded_imm_j[9]
.sym 48089 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48090 soc.cpu.reg_out[17]
.sym 48091 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 48093 soc.cpu.decoded_imm_j[15]
.sym 48094 soc.cpu.next_pc[27]
.sym 48095 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 48096 soc.cpu.instr_jal
.sym 48097 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48098 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48099 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48100 soc.cpu.decoded_imm[0]
.sym 48101 soc.cpu.decoded_imm_j[14]
.sym 48102 soc.cpu.decoded_imm[14]
.sym 48103 soc.cpu.cpuregs_raddr2[4]
.sym 48104 soc.cpu.mem_rdata_q[19]
.sym 48105 soc.cpu.instr_jal
.sym 48112 soc.cpu.instr_jal
.sym 48116 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48118 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48120 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 48121 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48122 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 48123 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 48124 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 48125 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 48126 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 48127 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 48128 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 48129 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48131 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48132 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 48134 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48138 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 48139 soc.cpu.reg_out[26]
.sym 48140 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 48141 soc.cpu.reg_out[27]
.sym 48142 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48144 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 48145 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48146 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 48147 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 48150 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 48151 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 48152 soc.cpu.instr_jal
.sym 48153 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48156 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 48157 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48158 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48159 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 48162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 48163 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48164 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 48165 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48169 soc.cpu.reg_out[27]
.sym 48170 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 48171 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48174 soc.cpu.reg_out[26]
.sym 48176 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48177 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 48180 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48181 soc.cpu.instr_jal
.sym 48182 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 48183 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48186 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48187 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48188 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48189 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48190 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 48194 soc.cpu.decoded_imm[0]
.sym 48195 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 48196 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_DFFSR_Q_R
.sym 48197 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 48198 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 48199 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[1]
.sym 48200 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 48202 soc.cpu.mem_rdata_latched[1]
.sym 48206 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 48207 soc.cpu.next_pc[26]
.sym 48208 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 48209 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 48210 soc.cpu.cpuregs_raddr2[1]
.sym 48212 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 48213 soc.cpu.mem_do_rinst
.sym 48214 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 48216 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 48217 soc.cpu.compressed_instr
.sym 48218 soc.cpu.instr_auipc
.sym 48219 soc.cpu.decoded_imm_j[12]
.sym 48220 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48221 soc.cpu.cpuregs_raddr2[0]
.sym 48222 soc.cpu.decoded_imm[13]
.sym 48223 soc.cpu.cpuregs_waddr[3]
.sym 48226 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48227 soc.cpu.cpuregs.wen
.sym 48228 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 48234 soc.cpu.cpuregs.wen
.sym 48235 soc.cpu.decoded_imm_j[20]
.sym 48236 soc.cpu.cpuregs_raddr2[2]
.sym 48241 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 48242 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 48243 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 48244 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48245 soc.cpu.reg_out[31]
.sym 48247 soc.cpu.latched_stalu
.sym 48249 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 48250 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48253 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 48254 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_DFFSR_Q_R
.sym 48255 soc.cpu.instr_auipc
.sym 48257 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 48259 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48260 soc.cpu.alu_out_q[31]
.sym 48261 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48264 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48265 soc.cpu.instr_jal
.sym 48267 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48268 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 48269 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 48273 soc.cpu.alu_out_q[31]
.sym 48274 soc.cpu.reg_out[31]
.sym 48275 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48276 soc.cpu.latched_stalu
.sym 48286 soc.cpu.cpuregs.wen
.sym 48291 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48292 soc.cpu.instr_auipc
.sym 48293 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48294 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 48297 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 48298 soc.cpu.cpuregs_raddr2[2]
.sym 48299 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 48305 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 48306 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48310 soc.cpu.instr_jal
.sym 48311 soc.cpu.decoded_imm_j[20]
.sym 48312 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_DFFSR_Q_R
.sym 48316 soc.cpu.decoded_imm_j[13]
.sym 48317 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 48318 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 48319 soc.cpu.decoded_imm_j[14]
.sym 48320 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 48321 soc.cpu.cpuregs_raddr1[2]
.sym 48322 soc.cpu.compressed_instr
.sym 48323 soc.cpu.decoded_imm_j[12]
.sym 48328 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 48330 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 48331 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48332 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48333 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 48336 soc.cpu.instr_waitirq
.sym 48337 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 48338 soc.cpu.decoded_imm[10]
.sym 48339 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 48340 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 48341 soc.cpu.cpuregs_waddr[1]
.sym 48342 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 48343 $PACKER_VCC_NET
.sym 48344 soc.cpu.instr_timer
.sym 48345 soc.cpu.cpuregs_waddr[4]
.sym 48346 soc.cpu.decoded_imm[20]
.sym 48347 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48348 soc.cpu.instr_maskirq
.sym 48349 soc.cpu.cpuregs_waddr[2]
.sym 48350 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 48351 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48358 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 48359 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48360 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 48365 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48368 soc.cpu.instr_jal
.sym 48369 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 48370 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48371 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48372 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48373 soc.cpu.decoded_imm_j[13]
.sym 48378 soc.cpu.instr_auipc
.sym 48379 soc.cpu.decoded_imm_j[12]
.sym 48380 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48382 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 48384 soc.cpu.decoded_imm_j[14]
.sym 48385 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48386 soc.cpu.instr_auipc
.sym 48388 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48390 soc.cpu.decoded_imm_j[13]
.sym 48391 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 48392 soc.cpu.instr_jal
.sym 48396 soc.cpu.instr_auipc
.sym 48397 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48398 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48399 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48402 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48403 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48404 soc.cpu.instr_auipc
.sym 48405 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48408 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48409 soc.cpu.instr_auipc
.sym 48410 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48411 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 48414 soc.cpu.decoded_imm_j[14]
.sym 48415 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 48416 soc.cpu.instr_jal
.sym 48421 soc.cpu.decoded_imm_j[12]
.sym 48422 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 48423 soc.cpu.instr_jal
.sym 48426 soc.cpu.instr_auipc
.sym 48427 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48428 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48429 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48432 soc.cpu.instr_auipc
.sym 48433 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48434 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48435 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48436 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 48439 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 48440 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48441 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 48442 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 48443 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48444 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 48445 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[3]
.sym 48446 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 48450 soc.cpu.instr_timer
.sym 48451 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48452 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 48455 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48457 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 48460 soc.cpu.instr_waitirq
.sym 48461 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 48462 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 48463 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 48464 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 48465 soc.cpu.decoded_imm[28]
.sym 48467 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48468 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 48469 soc.cpu.cpuregs_waddr[0]
.sym 48470 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 48471 soc.cpu.decoded_imm[29]
.sym 48473 soc.cpu.decoded_imm[30]
.sym 48480 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 48481 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48483 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48487 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 48490 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48491 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 48493 soc.cpu.decoded_rd[2]
.sym 48496 soc.cpu.instr_auipc
.sym 48498 soc.cpu.decoded_rd[0]
.sym 48500 soc.cpu.decoded_rd[3]
.sym 48502 soc.cpu.cpu_state[3]
.sym 48503 soc.cpu.cpu_state[3]
.sym 48505 soc.cpu.decoded_rd[4]
.sym 48506 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48507 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48508 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48511 soc.cpu.decoded_rd[1]
.sym 48514 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48515 soc.cpu.decoded_rd[4]
.sym 48516 soc.cpu.cpu_state[3]
.sym 48519 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48520 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 48521 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48522 soc.cpu.instr_auipc
.sym 48525 soc.cpu.cpu_state[3]
.sym 48526 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48527 soc.cpu.decoded_rd[2]
.sym 48528 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 48531 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48532 soc.cpu.decoded_rd[3]
.sym 48533 soc.cpu.cpu_state[3]
.sym 48539 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48540 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48543 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48544 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48545 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48549 soc.cpu.cpu_state[3]
.sym 48550 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48551 soc.cpu.decoded_rd[1]
.sym 48552 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 48555 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48556 soc.cpu.decoded_rd[0]
.sym 48557 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 48558 soc.cpu.cpu_state[3]
.sym 48559 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48562 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48563 soc.cpu.decoded_imm[27]
.sym 48564 soc.cpu.decoded_imm[29]
.sym 48565 soc.cpu.decoded_imm[30]
.sym 48566 soc.cpu.decoded_imm[26]
.sym 48567 soc.cpu.decoded_imm[24]
.sym 48568 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48569 soc.cpu.decoded_imm[28]
.sym 48574 COLHI_SB_LUT4_O_I2[0]
.sym 48576 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 48577 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48578 soc.cpu.instr_jalr
.sym 48579 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48582 gpio_in[0]
.sym 48583 COLHI_SB_LUT4_O_I2[0]
.sym 48585 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 48590 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48593 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 48594 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 48595 soc.cpu.cpuregs_waddr[1]
.sym 48605 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48607 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48608 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48609 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 48611 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48612 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48616 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48617 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48618 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48619 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48622 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48624 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48627 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48628 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48630 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48634 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48636 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48638 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48642 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48643 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48644 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48645 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48648 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48649 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48650 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48651 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48654 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48657 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 48660 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48661 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48662 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48663 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48667 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48669 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48672 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48673 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48674 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48678 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48679 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48680 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48681 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48682 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48693 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 48697 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 48698 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48699 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48700 soc.cpu.decoded_imm[30]
.sym 48701 soc.cpu.instr_rdcycle
.sym 48703 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48705 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48706 soc.cpu.decoded_imm[27]
.sym 48707 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48708 soc.cpu.decoded_imm[29]
.sym 48714 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 48742 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 48745 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 48750 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48755 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48777 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48778 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48779 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 48780 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 48817 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 48819 soc.cpu.decoded_rd[3]
.sym 48820 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48821 soc.cpu.instr_auipc
.sym 48823 soc.cpu.decoded_rd[0]
.sym 48824 SEG[1]$SB_IO_OUT
.sym 48825 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48826 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 48841 SEG[1]$SB_IO_OUT
.sym 48880 SEG[1]$SB_IO_OUT
.sym 48882 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48904 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48908 DBG[1]$SB_IO_OUT
.sym 48914 DBG[3]$SB_IO_OUT
.sym 48915 DBG[0]$SB_IO_OUT
.sym 48926 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48940 UART_TX$SB_IO_OUT
.sym 48952 gpio_out[9]
.sym 48955 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 48957 iomem_wdata[9]
.sym 48961 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 48964 iomem_wdata[11]
.sym 48965 gpio_out[5]
.sym 48970 gpio_out[13]
.sym 48972 iomem_wdata[12]
.sym 48974 DBG[1]$SB_IO_OUT
.sym 48975 iomem_wdata[13]
.sym 48976 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 48981 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 48989 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 48990 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 48991 DBG[1]$SB_IO_OUT
.sym 48992 gpio_out[5]
.sym 48998 iomem_wdata[9]
.sym 49002 iomem_wdata[12]
.sym 49007 iomem_wdata[13]
.sym 49013 iomem_wdata[11]
.sym 49025 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 49026 gpio_out[13]
.sym 49027 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49028 gpio_out[9]
.sym 49029 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49030 clk$SB_IO_IN_$glb_clk
.sym 49031 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49034 UART_RX$SB_IO_IN
.sym 49038 UART_RX_SB_LUT4_I1_I0[0]
.sym 49040 UART_RX_SB_LUT4_I1_O
.sym 49048 flash_clk_SB_LUT4_I1_I2[3]
.sym 49051 iomem_wdata[3]
.sym 49054 iomem_wdata[14]
.sym 49055 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 49056 iomem_wdata[6]
.sym 49057 iomem_wdata[2]
.sym 49059 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 49064 UART_RX$SB_IO_IN
.sym 49070 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49073 UART_RX$SB_IO_IN
.sym 49083 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 49096 iomem_wdata[13]
.sym 49104 iomem_wdata[11]
.sym 49116 soc.simpleuart.recv_state[3]
.sym 49119 soc.simpleuart.recv_state[1]
.sym 49124 soc.simpleuart.recv_state[3]
.sym 49125 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49126 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 49131 UART_RX_SB_LUT4_I1_O
.sym 49133 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49139 soc.simpleuart.recv_state[2]
.sym 49142 UART_RX_SB_LUT4_I1_I2[0]
.sym 49143 soc.simpleuart.recv_state[1]
.sym 49144 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 49145 $nextpnr_ICESTORM_LC_44$O
.sym 49147 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49151 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 49153 soc.simpleuart.recv_state[1]
.sym 49157 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 49158 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 49159 soc.simpleuart.recv_state[2]
.sym 49161 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 49165 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 49166 soc.simpleuart.recv_state[3]
.sym 49167 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 49170 soc.simpleuart.recv_state[3]
.sym 49171 soc.simpleuart.recv_state[2]
.sym 49172 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49173 soc.simpleuart.recv_state[1]
.sym 49176 soc.simpleuart.recv_state[2]
.sym 49177 soc.simpleuart.recv_state[3]
.sym 49178 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49179 soc.simpleuart.recv_state[1]
.sym 49182 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 49183 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49184 UART_RX_SB_LUT4_I1_I2[0]
.sym 49185 soc.simpleuart.recv_state[1]
.sym 49189 soc.simpleuart.recv_state[3]
.sym 49190 soc.simpleuart.recv_state[2]
.sym 49191 soc.simpleuart.recv_state[1]
.sym 49192 UART_RX_SB_LUT4_I1_O
.sym 49193 clk$SB_IO_IN_$glb_clk
.sym 49194 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49196 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49197 soc.simpleuart_reg_div_do[3]
.sym 49199 soc.simpleuart_reg_div_do[7]
.sym 49200 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 49201 soc.simpleuart_reg_div_do[6]
.sym 49202 UART_RX_SB_LUT4_I1_I0[2]
.sym 49205 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 49212 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49214 iomem_wdata[14]
.sym 49216 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 49220 soc.simpleuart.recv_divcnt[8]
.sym 49221 iomem_wdata[11]
.sym 49222 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 49224 soc.simpleuart_reg_div_do[6]
.sym 49226 UART_RX_SB_LUT4_I1_I2[0]
.sym 49229 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 49230 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49241 UART_RX_SB_LUT4_I1_I2[0]
.sym 49243 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 49249 soc.simpleuart_reg_div_do[0]
.sym 49251 soc.simpleuart_reg_div_do[1]
.sym 49252 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 49254 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 49255 soc.simpleuart.recv_divcnt[3]
.sym 49261 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49262 soc.simpleuart_reg_div_do[3]
.sym 49264 soc.simpleuart.recv_divcnt[1]
.sym 49269 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 49271 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49277 soc.simpleuart.recv_divcnt[3]
.sym 49281 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 49282 soc.simpleuart.recv_divcnt[3]
.sym 49283 soc.simpleuart_reg_div_do[0]
.sym 49284 soc.simpleuart_reg_div_do[3]
.sym 49288 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 49293 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49294 soc.simpleuart.recv_divcnt[1]
.sym 49295 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 49299 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 49301 UART_RX_SB_LUT4_I1_I2[0]
.sym 49305 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 49312 soc.simpleuart_reg_div_do[1]
.sym 49313 soc.simpleuart.recv_divcnt[1]
.sym 49316 clk$SB_IO_IN_$glb_clk
.sym 49317 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49320 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 49321 soc.simpleuart.recv_divcnt[3]
.sym 49322 soc.simpleuart.recv_divcnt[4]
.sym 49323 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49324 soc.simpleuart.recv_divcnt[6]
.sym 49325 soc.simpleuart.recv_divcnt[7]
.sym 49328 soc.cpu.decoded_imm[0]
.sym 49331 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49337 soc.simpleuart_reg_div_do[0]
.sym 49339 soc.simpleuart_reg_div_do[1]
.sym 49340 soc.simpleuart.recv_divcnt[1]
.sym 49342 soc.simpleuart_reg_div_do[3]
.sym 49343 UART_RX$SB_IO_IN
.sym 49345 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 49346 soc.simpleuart_reg_div_do[7]
.sym 49347 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49348 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49350 soc.simpleuart_reg_div_do[6]
.sym 49351 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 49352 iomem_addr[12]
.sym 49363 soc.simpleuart.recv_divcnt[1]
.sym 49365 soc.simpleuart_reg_div_do[6]
.sym 49366 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 49371 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49373 soc.simpleuart_reg_div_do[6]
.sym 49374 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 49377 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49379 soc.simpleuart.recv_divcnt[4]
.sym 49381 iomem_wdata[11]
.sym 49386 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 49387 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 49389 soc.simpleuart.recv_divcnt[6]
.sym 49395 soc.simpleuart.recv_divcnt[6]
.sym 49398 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 49399 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 49400 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 49401 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 49406 soc.simpleuart.recv_divcnt[4]
.sym 49411 soc.simpleuart.recv_divcnt[1]
.sym 49417 soc.simpleuart.recv_divcnt[6]
.sym 49419 soc.simpleuart_reg_div_do[6]
.sym 49422 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49423 soc.simpleuart.recv_divcnt[4]
.sym 49424 soc.simpleuart.recv_divcnt[6]
.sym 49425 soc.simpleuart_reg_div_do[6]
.sym 49430 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 49435 iomem_wdata[11]
.sym 49438 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49439 clk$SB_IO_IN_$glb_clk
.sym 49440 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49441 soc.simpleuart.recv_divcnt[8]
.sym 49442 soc.simpleuart.recv_divcnt[9]
.sym 49443 soc.simpleuart.recv_divcnt[10]
.sym 49444 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 49445 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 49446 soc.simpleuart.recv_divcnt[13]
.sym 49447 soc.simpleuart.recv_divcnt[14]
.sym 49448 soc.simpleuart.recv_divcnt[15]
.sym 49454 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 49456 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 49457 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49460 iomem_wdata[4]
.sym 49461 iomem_wdata[21]
.sym 49464 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 49465 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 49467 iomem_addr[13]
.sym 49468 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 49473 iomem_wdata[18]
.sym 49474 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49476 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 49482 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 49484 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 49485 soc.simpleuart_reg_div_do[1]
.sym 49486 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 49487 soc.simpleuart_reg_div_do[2]
.sym 49492 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 49493 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 49494 soc.simpleuart_reg_div_do[6]
.sym 49496 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 49501 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 49502 soc.simpleuart_reg_div_do[3]
.sym 49504 soc.simpleuart_reg_div_do[8]
.sym 49505 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 49506 soc.simpleuart_reg_div_do[7]
.sym 49507 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49511 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 49514 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[0]
.sym 49516 soc.simpleuart_reg_div_do[1]
.sym 49517 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 49520 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 49522 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 49523 soc.simpleuart_reg_div_do[2]
.sym 49526 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 49528 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 49529 soc.simpleuart_reg_div_do[3]
.sym 49532 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[3]
.sym 49534 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49535 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 49538 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[4]
.sym 49540 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 49541 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 49544 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[5]
.sym 49546 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 49547 soc.simpleuart_reg_div_do[6]
.sym 49550 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[6]
.sym 49552 soc.simpleuart_reg_div_do[7]
.sym 49553 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 49556 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 49558 soc.simpleuart_reg_div_do[8]
.sym 49559 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 49564 soc.simpleuart.recv_divcnt[16]
.sym 49565 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 49566 soc.simpleuart.recv_divcnt[18]
.sym 49567 soc.simpleuart.recv_divcnt[19]
.sym 49568 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 49569 soc.simpleuart.recv_divcnt[21]
.sym 49570 soc.simpleuart.recv_divcnt[22]
.sym 49571 soc.simpleuart.recv_divcnt[23]
.sym 49576 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 49577 iomem_wdata[2]
.sym 49578 iomem_wdata[3]
.sym 49581 soc.simpleuart_reg_div_do[1]
.sym 49582 soc.simpleuart_reg_div_do[13]
.sym 49583 soc.simpleuart_reg_div_do[2]
.sym 49587 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 49588 soc.simpleuart.recv_divcnt[10]
.sym 49589 iomem_addr[4]
.sym 49590 soc.simpleuart_reg_div_do[19]
.sym 49592 soc.simpleuart.recv_divcnt[24]
.sym 49593 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 49594 $PACKER_GND_NET
.sym 49595 iomem_wdata[26]
.sym 49597 iomem_addr[16]
.sym 49600 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 49607 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 49609 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 49610 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 49611 soc.simpleuart_reg_div_do[15]
.sym 49612 soc.simpleuart_reg_div_do[13]
.sym 49613 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 49615 soc.simpleuart_reg_div_do[16]
.sym 49617 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 49618 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 49619 soc.simpleuart_reg_div_do[10]
.sym 49620 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 49621 soc.simpleuart_reg_div_do[9]
.sym 49628 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 49632 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 49635 soc.simpleuart_reg_div_do[14]
.sym 49636 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 49637 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[8]
.sym 49639 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 49640 soc.simpleuart_reg_div_do[9]
.sym 49643 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[9]
.sym 49645 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 49646 soc.simpleuart_reg_div_do[10]
.sym 49649 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[10]
.sym 49651 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 49652 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 49655 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[11]
.sym 49657 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 49658 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 49661 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[12]
.sym 49663 soc.simpleuart_reg_div_do[13]
.sym 49664 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 49667 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[13]
.sym 49669 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 49670 soc.simpleuart_reg_div_do[14]
.sym 49673 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[14]
.sym 49675 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 49676 soc.simpleuart_reg_div_do[15]
.sym 49679 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[15]
.sym 49681 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 49682 soc.simpleuart_reg_div_do[16]
.sym 49687 soc.simpleuart.recv_divcnt[24]
.sym 49688 soc.simpleuart.recv_divcnt[25]
.sym 49689 soc.simpleuart.recv_divcnt[26]
.sym 49690 soc.simpleuart.recv_divcnt[27]
.sym 49691 soc.simpleuart.recv_divcnt[28]
.sym 49692 soc.simpleuart.recv_divcnt[29]
.sym 49693 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 49694 soc.simpleuart.recv_divcnt[31]
.sym 49701 soc.simpleuart_reg_div_do[9]
.sym 49702 soc.simpleuart.recv_divcnt[19]
.sym 49703 iomem_wdata[30]
.sym 49711 soc.simpleuart.recv_divcnt[18]
.sym 49712 soc.simpleuart.recv_divcnt[28]
.sym 49713 soc.simpleuart.recv_divcnt[19]
.sym 49715 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 49716 soc.simpleuart_reg_div_do[18]
.sym 49717 iomem_addr[8]
.sym 49718 UART_RX_SB_LUT4_I1_I2[0]
.sym 49719 soc.simpleuart.recv_divcnt[22]
.sym 49720 soc.simpleuart.recv_divcnt[8]
.sym 49721 soc.simpleuart.recv_divcnt[23]
.sym 49723 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[15]
.sym 49732 soc.simpleuart_reg_div_do[18]
.sym 49733 soc.simpleuart_reg_div_do[23]
.sym 49736 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 49737 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 49738 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 49739 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 49740 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 49742 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 49745 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49748 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 49750 soc.simpleuart_reg_div_do[19]
.sym 49753 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 49755 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49756 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 49758 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 49759 soc.simpleuart_reg_div_do[24]
.sym 49760 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[16]
.sym 49762 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49763 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 49766 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[17]
.sym 49768 soc.simpleuart_reg_div_do[18]
.sym 49769 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 49772 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[18]
.sym 49774 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 49775 soc.simpleuart_reg_div_do[19]
.sym 49778 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[19]
.sym 49780 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 49781 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 49784 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[20]
.sym 49786 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 49787 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 49790 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[21]
.sym 49792 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49793 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 49796 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[22]
.sym 49798 soc.simpleuart_reg_div_do[23]
.sym 49799 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 49802 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[23]
.sym 49804 soc.simpleuart_reg_div_do[24]
.sym 49805 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 49810 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49811 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 49812 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 49813 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 49814 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 49815 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49816 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 49817 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 49824 soc.simpleuart_reg_div_do[23]
.sym 49825 soc.simpleuart_reg_div_do[14]
.sym 49826 soc.simpleuart_reg_div_do[13]
.sym 49827 iomem_wstrb[3]
.sym 49829 soc.simpleuart_reg_div_do[23]
.sym 49834 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 49835 UART_RX$SB_IO_IN
.sym 49836 soc.simpleuart.recv_divcnt[27]
.sym 49839 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 49840 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49841 soc.simpleuart_reg_div_do[28]
.sym 49842 soc.simpleuart_reg_div_do[27]
.sym 49843 soc.simpleuart_reg_div_do[29]
.sym 49844 soc.simpleuart_reg_div_do[25]
.sym 49845 soc.simpleuart_reg_div_do[24]
.sym 49846 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[23]
.sym 49851 soc.simpleuart_reg_div_do[25]
.sym 49853 soc.simpleuart_reg_div_do[27]
.sym 49854 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 49855 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 49857 soc.simpleuart_reg_div_do[28]
.sym 49858 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 49859 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 49865 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 49867 soc.simpleuart_reg_div_do[29]
.sym 49873 soc.simpleuart_reg_div_do[31]
.sym 49876 soc.simpleuart_reg_div_do[26]
.sym 49877 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 49879 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 49881 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 49883 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[24]
.sym 49885 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 49886 soc.simpleuart_reg_div_do[25]
.sym 49889 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[25]
.sym 49891 soc.simpleuart_reg_div_do[26]
.sym 49892 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 49895 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[26]
.sym 49897 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 49898 soc.simpleuart_reg_div_do[27]
.sym 49901 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[27]
.sym 49903 soc.simpleuart_reg_div_do[28]
.sym 49904 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 49907 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[28]
.sym 49909 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 49910 soc.simpleuart_reg_div_do[29]
.sym 49913 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[29]
.sym 49915 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 49916 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 49919 $nextpnr_ICESTORM_LC_52$I3
.sym 49921 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 49922 soc.simpleuart_reg_div_do[31]
.sym 49929 $nextpnr_ICESTORM_LC_52$I3
.sym 49933 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 49934 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 49935 soc.simpleuart_reg_div_do[18]
.sym 49936 soc.simpleuart_reg_div_do[19]
.sym 49937 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49938 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 49939 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 49940 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 49947 iomem_wdata[20]
.sym 49950 flash_clk_SB_LUT4_I1_I2[3]
.sym 49951 soc.simpleuart_reg_div_do[27]
.sym 49952 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 49953 soc.simpleuart_reg_div_do[25]
.sym 49955 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 49957 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 49958 iomem_addr[5]
.sym 49959 soc.simpleuart_reg_div_do[31]
.sym 49960 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 49962 iomem_wdata[19]
.sym 49963 iomem_addr[13]
.sym 49964 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 49965 iomem_wdata[18]
.sym 49966 iomem_wdata[24]
.sym 49967 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 49968 soc.cpu.mem_la_firstword_xfer
.sym 49978 UART_RX_SB_LUT4_I1_I0[3]
.sym 49982 soc.simpleuart.recv_divcnt[28]
.sym 49983 soc.simpleuart.recv_divcnt[18]
.sym 49985 soc.simpleuart.recv_divcnt[19]
.sym 49986 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 49987 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 49988 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 49991 soc.simpleuart.recv_divcnt[22]
.sym 49992 soc.simpleuart_reg_div_do[18]
.sym 49993 soc.simpleuart_reg_div_do[28]
.sym 49996 soc.simpleuart.recv_divcnt[27]
.sym 50009 soc.simpleuart.recv_divcnt[19]
.sym 50013 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 50015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 50016 UART_RX_SB_LUT4_I1_I0[3]
.sym 50021 soc.simpleuart.recv_divcnt[18]
.sym 50028 soc.simpleuart.recv_divcnt[27]
.sym 50032 soc.simpleuart.recv_divcnt[22]
.sym 50037 soc.simpleuart_reg_div_do[28]
.sym 50038 soc.simpleuart.recv_divcnt[18]
.sym 50039 soc.simpleuart.recv_divcnt[28]
.sym 50040 soc.simpleuart_reg_div_do[18]
.sym 50045 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 50051 soc.simpleuart.recv_divcnt[28]
.sym 50058 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 50059 soc.simpleuart_reg_div_do[28]
.sym 50061 soc.simpleuart_reg_div_do[24]
.sym 50063 soc.simpleuart_reg_div_do[26]
.sym 50067 soc.cpu.compressed_instr
.sym 50069 iomem_wdata[20]
.sym 50070 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 50072 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 50074 soc.simpleuart.send_divcnt[15]
.sym 50078 soc.simpleuart_reg_div_do[15]
.sym 50079 soc.cpu.instr_timer
.sym 50080 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 50081 iomem_addr[4]
.sym 50082 soc.simpleuart_reg_div_do[19]
.sym 50083 soc.simpleuart_reg_div_do[24]
.sym 50084 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 50085 iomem_addr[6]
.sym 50087 iomem_wdata[26]
.sym 50089 iomem_addr[16]
.sym 50091 iomem_addr[3]
.sym 50103 soc.simpleuart.recv_pattern[7]
.sym 50105 UART_RX$SB_IO_IN
.sym 50115 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 50130 soc.simpleuart.recv_pattern[7]
.sym 50169 UART_RX$SB_IO_IN
.sym 50176 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50178 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50179 iomem_addr[5]
.sym 50182 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50187 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50189 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 50191 soc.simpleuart.recv_pattern[6]
.sym 50192 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50193 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 50194 soc.simpleuart_reg_div_do[28]
.sym 50195 soc.simpleuart_reg_div_do[14]
.sym 50197 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50199 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 50200 iomem_wdata[22]
.sym 50202 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 50203 iomem_addr[7]
.sym 50205 iomem_addr[9]
.sym 50207 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50209 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50210 soc.cpu.pcpi_rs2[24]
.sym 50213 iomem_addr[8]
.sym 50225 soc.cpu.next_pc[2]
.sym 50235 soc.cpu.next_pc[5]
.sym 50238 soc.cpu.mem_la_firstword_xfer
.sym 50241 soc.cpu.next_pc[3]
.sym 50243 soc.cpu.next_pc[4]
.sym 50245 $PACKER_VCC_NET
.sym 50252 $nextpnr_ICESTORM_LC_7$I3
.sym 50254 soc.cpu.next_pc[2]
.sym 50255 soc.cpu.mem_la_firstword_xfer
.sym 50258 $nextpnr_ICESTORM_LC_7$COUT
.sym 50260 $PACKER_VCC_NET
.sym 50262 $nextpnr_ICESTORM_LC_7$I3
.sym 50264 $nextpnr_ICESTORM_LC_8$I3
.sym 50266 soc.cpu.next_pc[3]
.sym 50270 $nextpnr_ICESTORM_LC_8$COUT
.sym 50272 $PACKER_VCC_NET
.sym 50274 $nextpnr_ICESTORM_LC_8$I3
.sym 50276 $nextpnr_ICESTORM_LC_9$I3
.sym 50278 soc.cpu.next_pc[4]
.sym 50282 $nextpnr_ICESTORM_LC_9$COUT
.sym 50284 $PACKER_VCC_NET
.sym 50286 $nextpnr_ICESTORM_LC_9$I3
.sym 50288 $nextpnr_ICESTORM_LC_10$I3
.sym 50291 soc.cpu.next_pc[5]
.sym 50294 $nextpnr_ICESTORM_LC_10$COUT
.sym 50296 $PACKER_VCC_NET
.sym 50298 $nextpnr_ICESTORM_LC_10$I3
.sym 50302 iomem_addr[4]
.sym 50303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 50304 iomem_addr[6]
.sym 50305 iomem_addr[8]
.sym 50306 iomem_addr[16]
.sym 50307 iomem_addr[3]
.sym 50308 iomem_addr[7]
.sym 50309 iomem_addr[9]
.sym 50317 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50321 soc.simpleuart_reg_div_do[23]
.sym 50327 iomem_addr[17]
.sym 50328 iomem_addr[14]
.sym 50329 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 50330 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 50331 $PACKER_VCC_NET
.sym 50332 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50333 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 50335 iomem_addr[10]
.sym 50336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 50337 soc.cpu.decoded_imm[15]
.sym 50338 $nextpnr_ICESTORM_LC_10$COUT
.sym 50343 soc.cpu.next_pc[6]
.sym 50347 $PACKER_VCC_NET
.sym 50350 soc.cpu.next_pc[8]
.sym 50353 soc.cpu.next_pc[7]
.sym 50363 soc.cpu.next_pc[9]
.sym 50375 $nextpnr_ICESTORM_LC_11$I3
.sym 50378 soc.cpu.next_pc[6]
.sym 50381 $nextpnr_ICESTORM_LC_11$COUT
.sym 50383 $PACKER_VCC_NET
.sym 50385 $nextpnr_ICESTORM_LC_11$I3
.sym 50387 $nextpnr_ICESTORM_LC_12$I3
.sym 50389 soc.cpu.next_pc[7]
.sym 50393 $nextpnr_ICESTORM_LC_12$COUT
.sym 50395 $PACKER_VCC_NET
.sym 50397 $nextpnr_ICESTORM_LC_12$I3
.sym 50399 $nextpnr_ICESTORM_LC_13$I3
.sym 50401 soc.cpu.next_pc[8]
.sym 50405 $nextpnr_ICESTORM_LC_13$COUT
.sym 50407 $PACKER_VCC_NET
.sym 50409 $nextpnr_ICESTORM_LC_13$I3
.sym 50411 $nextpnr_ICESTORM_LC_14$I3
.sym 50414 soc.cpu.next_pc[9]
.sym 50417 $nextpnr_ICESTORM_LC_14$COUT
.sym 50419 $PACKER_VCC_NET
.sym 50421 $nextpnr_ICESTORM_LC_14$I3
.sym 50425 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 50426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 50427 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 50428 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 50429 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 50430 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 50431 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 50432 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 50438 iomem_addr[7]
.sym 50439 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 50440 iomem_addr[8]
.sym 50441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 50442 iomem_addr[9]
.sym 50444 iomem_addr[4]
.sym 50446 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 50448 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 50449 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 50450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 50452 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 50453 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 50454 soc.cpu.next_pc[13]
.sym 50455 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 50456 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 50457 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 50458 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 50459 iomem_addr[13]
.sym 50460 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 50461 $nextpnr_ICESTORM_LC_14$COUT
.sym 50470 soc.cpu.next_pc[13]
.sym 50490 soc.cpu.next_pc[10]
.sym 50491 $PACKER_VCC_NET
.sym 50492 soc.cpu.next_pc[11]
.sym 50497 soc.cpu.next_pc[12]
.sym 50498 $nextpnr_ICESTORM_LC_15$I3
.sym 50500 soc.cpu.next_pc[10]
.sym 50504 $nextpnr_ICESTORM_LC_15$COUT
.sym 50506 $PACKER_VCC_NET
.sym 50508 $nextpnr_ICESTORM_LC_15$I3
.sym 50510 $nextpnr_ICESTORM_LC_16$I3
.sym 50512 soc.cpu.next_pc[11]
.sym 50516 $nextpnr_ICESTORM_LC_16$COUT
.sym 50518 $PACKER_VCC_NET
.sym 50520 $nextpnr_ICESTORM_LC_16$I3
.sym 50522 $nextpnr_ICESTORM_LC_17$I3
.sym 50525 soc.cpu.next_pc[12]
.sym 50528 $nextpnr_ICESTORM_LC_17$COUT
.sym 50530 $PACKER_VCC_NET
.sym 50532 $nextpnr_ICESTORM_LC_17$I3
.sym 50534 $nextpnr_ICESTORM_LC_18$I3
.sym 50537 soc.cpu.next_pc[13]
.sym 50540 $nextpnr_ICESTORM_LC_18$COUT
.sym 50542 $PACKER_VCC_NET
.sym 50544 $nextpnr_ICESTORM_LC_18$I3
.sym 50548 iomem_addr[17]
.sym 50549 iomem_addr[12]
.sym 50550 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 50551 iomem_addr[13]
.sym 50552 iomem_addr[10]
.sym 50553 iomem_addr[14]
.sym 50554 iomem_addr[11]
.sym 50555 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 50558 soc.cpu.next_pc[25]
.sym 50559 soc.cpu.next_pc[28]
.sym 50560 iomem_wdata[3]
.sym 50563 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 50566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 50567 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 50569 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 50571 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 50572 iomem_addr[27]
.sym 50573 iomem_addr[10]
.sym 50575 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 50576 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 50578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 50579 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50580 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 50581 soc.cpu.decoded_imm[15]
.sym 50583 soc.cpu.decoded_imm[10]
.sym 50584 $nextpnr_ICESTORM_LC_18$COUT
.sym 50601 $PACKER_VCC_NET
.sym 50603 soc.cpu.next_pc[15]
.sym 50608 soc.cpu.next_pc[17]
.sym 50612 soc.cpu.next_pc[14]
.sym 50616 soc.cpu.next_pc[16]
.sym 50621 $nextpnr_ICESTORM_LC_19$I3
.sym 50623 soc.cpu.next_pc[14]
.sym 50627 $nextpnr_ICESTORM_LC_19$COUT
.sym 50630 $PACKER_VCC_NET
.sym 50631 $nextpnr_ICESTORM_LC_19$I3
.sym 50633 $nextpnr_ICESTORM_LC_20$I3
.sym 50635 soc.cpu.next_pc[15]
.sym 50639 $nextpnr_ICESTORM_LC_20$COUT
.sym 50642 $PACKER_VCC_NET
.sym 50643 $nextpnr_ICESTORM_LC_20$I3
.sym 50645 $nextpnr_ICESTORM_LC_21$I3
.sym 50648 soc.cpu.next_pc[16]
.sym 50651 $nextpnr_ICESTORM_LC_21$COUT
.sym 50654 $PACKER_VCC_NET
.sym 50655 $nextpnr_ICESTORM_LC_21$I3
.sym 50657 $nextpnr_ICESTORM_LC_22$I3
.sym 50659 soc.cpu.next_pc[17]
.sym 50663 $nextpnr_ICESTORM_LC_22$COUT
.sym 50666 $PACKER_VCC_NET
.sym 50667 $nextpnr_ICESTORM_LC_22$I3
.sym 50671 iomem_addr[20]
.sym 50672 iomem_addr[22]
.sym 50673 soc.cpu.next_pc[13]
.sym 50674 iomem_addr[21]
.sym 50675 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 50676 iomem_addr[18]
.sym 50677 iomem_addr[27]
.sym 50681 soc.cpu.decoded_imm_j[20]
.sym 50682 soc.cpu.next_pc[24]
.sym 50683 iomem_wdata[31]
.sym 50684 iomem_addr[11]
.sym 50687 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50691 soc.cpu.next_pc[15]
.sym 50692 iomem_addr[12]
.sym 50693 soc.cpu.next_pc[14]
.sym 50694 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 50695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 50697 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50698 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 50699 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50700 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 50701 soc.cpu.next_pc[18]
.sym 50702 soc.cpu.next_pc[16]
.sym 50703 iomem_addr[11]
.sym 50706 soc.cpu.pcpi_rs2[24]
.sym 50707 $nextpnr_ICESTORM_LC_22$COUT
.sym 50719 soc.cpu.next_pc[18]
.sym 50723 soc.cpu.next_pc[20]
.sym 50728 soc.cpu.next_pc[19]
.sym 50733 soc.cpu.next_pc[21]
.sym 50741 $PACKER_VCC_NET
.sym 50744 $nextpnr_ICESTORM_LC_23$I3
.sym 50746 soc.cpu.next_pc[18]
.sym 50750 $nextpnr_ICESTORM_LC_23$COUT
.sym 50752 $PACKER_VCC_NET
.sym 50754 $nextpnr_ICESTORM_LC_23$I3
.sym 50756 $nextpnr_ICESTORM_LC_24$I3
.sym 50759 soc.cpu.next_pc[19]
.sym 50762 $nextpnr_ICESTORM_LC_24$COUT
.sym 50764 $PACKER_VCC_NET
.sym 50766 $nextpnr_ICESTORM_LC_24$I3
.sym 50768 $nextpnr_ICESTORM_LC_25$I3
.sym 50771 soc.cpu.next_pc[20]
.sym 50774 $nextpnr_ICESTORM_LC_25$COUT
.sym 50776 $PACKER_VCC_NET
.sym 50778 $nextpnr_ICESTORM_LC_25$I3
.sym 50780 $nextpnr_ICESTORM_LC_26$I3
.sym 50782 soc.cpu.next_pc[21]
.sym 50786 $nextpnr_ICESTORM_LC_26$COUT
.sym 50788 $PACKER_VCC_NET
.sym 50790 $nextpnr_ICESTORM_LC_26$I3
.sym 50796 soc.cpu.reg_out[11]
.sym 50801 soc.cpu.next_pc[11]
.sym 50804 soc.cpu.decoded_imm[0]
.sym 50805 soc.cpu.decoded_imm_j[13]
.sym 50807 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 50808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 50809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 50810 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 50811 soc.cpu.next_pc[20]
.sym 50813 soc.cpu.next_pc[27]
.sym 50814 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 50815 iomem_addr[22]
.sym 50816 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 50817 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 50818 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50819 soc.cpu.next_pc[21]
.sym 50820 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50822 soc.cpu.reg_out[13]
.sym 50823 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 50824 soc.cpu.next_pc[22]
.sym 50825 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 50826 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 50827 $PACKER_VCC_NET
.sym 50828 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 50829 soc.cpu.decoded_imm[9]
.sym 50830 $nextpnr_ICESTORM_LC_26$COUT
.sym 50842 soc.cpu.next_pc[22]
.sym 50851 $PACKER_VCC_NET
.sym 50853 soc.cpu.next_pc[25]
.sym 50861 soc.cpu.next_pc[23]
.sym 50863 soc.cpu.next_pc[24]
.sym 50867 $nextpnr_ICESTORM_LC_27$I3
.sym 50869 soc.cpu.next_pc[22]
.sym 50873 $nextpnr_ICESTORM_LC_27$COUT
.sym 50875 $PACKER_VCC_NET
.sym 50877 $nextpnr_ICESTORM_LC_27$I3
.sym 50879 $nextpnr_ICESTORM_LC_28$I3
.sym 50881 soc.cpu.next_pc[23]
.sym 50885 $nextpnr_ICESTORM_LC_28$COUT
.sym 50887 $PACKER_VCC_NET
.sym 50889 $nextpnr_ICESTORM_LC_28$I3
.sym 50891 $nextpnr_ICESTORM_LC_29$I3
.sym 50893 soc.cpu.next_pc[24]
.sym 50897 $nextpnr_ICESTORM_LC_29$COUT
.sym 50899 $PACKER_VCC_NET
.sym 50901 $nextpnr_ICESTORM_LC_29$I3
.sym 50903 $nextpnr_ICESTORM_LC_30$I3
.sym 50906 soc.cpu.next_pc[25]
.sym 50909 $nextpnr_ICESTORM_LC_30$COUT
.sym 50911 $PACKER_VCC_NET
.sym 50913 $nextpnr_ICESTORM_LC_30$I3
.sym 50917 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 50918 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 50919 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 50920 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 50921 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 50922 soc.cpu.reg_out[22]
.sym 50923 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 50924 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50928 soc.cpu.next_pc[31]
.sym 50929 soc.cpu.decoded_imm[13]
.sym 50930 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50931 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50933 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 50935 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50936 soc.cpu.next_pc[29]
.sym 50937 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50939 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 50941 soc.cpu.latched_is_lh
.sym 50942 soc.cpu.decoded_imm[4]
.sym 50943 soc.cpu.decoded_imm[4]
.sym 50944 soc.cpu.reg_out[22]
.sym 50945 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 50946 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 50948 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 50949 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 50950 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]
.sym 50951 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50952 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50953 $nextpnr_ICESTORM_LC_30$COUT
.sym 50960 soc.cpu.next_pc[26]
.sym 50974 soc.cpu.next_pc[29]
.sym 50979 soc.cpu.next_pc[27]
.sym 50982 soc.cpu.next_pc[28]
.sym 50987 $PACKER_VCC_NET
.sym 50990 $nextpnr_ICESTORM_LC_31$I3
.sym 50993 soc.cpu.next_pc[26]
.sym 50996 $nextpnr_ICESTORM_LC_31$COUT
.sym 50998 $PACKER_VCC_NET
.sym 51000 $nextpnr_ICESTORM_LC_31$I3
.sym 51002 $nextpnr_ICESTORM_LC_32$I3
.sym 51004 soc.cpu.next_pc[27]
.sym 51008 $nextpnr_ICESTORM_LC_32$COUT
.sym 51010 $PACKER_VCC_NET
.sym 51012 $nextpnr_ICESTORM_LC_32$I3
.sym 51014 $nextpnr_ICESTORM_LC_33$I3
.sym 51016 soc.cpu.next_pc[28]
.sym 51020 $nextpnr_ICESTORM_LC_33$COUT
.sym 51022 $PACKER_VCC_NET
.sym 51024 $nextpnr_ICESTORM_LC_33$I3
.sym 51026 $nextpnr_ICESTORM_LC_34$I3
.sym 51029 soc.cpu.next_pc[29]
.sym 51032 $nextpnr_ICESTORM_LC_34$COUT
.sym 51034 $PACKER_VCC_NET
.sym 51036 $nextpnr_ICESTORM_LC_34$I3
.sym 51040 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 51041 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 51042 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 51043 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 51044 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 51045 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 51046 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 51047 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 51053 soc.mem_rdata[25]
.sym 51054 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 51056 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 51060 soc.cpu.instr_timer
.sym 51062 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 51064 soc.cpu.decoded_imm[3]
.sym 51065 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 51066 soc.cpu.next_pc[30]
.sym 51067 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51068 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51069 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 51070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 51071 soc.cpu.next_pc[25]
.sym 51072 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 51074 soc.cpu.decoded_imm[9]
.sym 51075 soc.cpu.decoded_imm[3]
.sym 51076 $nextpnr_ICESTORM_LC_34$COUT
.sym 51082 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51083 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51084 soc.cpu.next_pc[30]
.sym 51085 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 51086 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 51087 soc.cpu.reg_out[20]
.sym 51088 soc.cpu.instr_jal
.sym 51092 soc.mem_rdata[21]
.sym 51093 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51094 soc.cpu.reg_out[22]
.sym 51095 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51098 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51101 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 51104 soc.cpu.compressed_instr
.sym 51105 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 51106 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51107 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51108 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 51109 soc.cpu.next_pc[31]
.sym 51110 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51111 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51112 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51113 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51115 soc.cpu.next_pc[30]
.sym 51120 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51121 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51122 soc.cpu.next_pc[31]
.sym 51123 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51126 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51127 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51128 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51129 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51133 soc.cpu.reg_out[22]
.sym 51134 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51135 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 51138 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51139 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51140 soc.mem_rdata[21]
.sym 51141 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 51144 soc.cpu.compressed_instr
.sym 51146 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51150 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51151 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51152 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 51153 soc.cpu.instr_jal
.sym 51156 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51157 soc.cpu.reg_out[20]
.sym 51158 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 51160 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51163 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51164 soc.cpu.next_pc[16]
.sym 51165 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 51166 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 51167 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 51168 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 51169 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51170 soc.cpu.next_pc[23]
.sym 51173 soc.cpu.decoded_imm[27]
.sym 51174 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51176 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 51178 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51179 iomem_addr[31]
.sym 51182 soc.mem_rdata[22]
.sym 51183 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51187 soc.cpu.decoded_imm[18]
.sym 51189 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51190 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51191 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 51192 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 51193 soc.cpu.decoded_imm_j[4]
.sym 51194 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 51195 soc.cpu.decoded_imm[16]
.sym 51196 soc.cpu.decoded_imm_j[16]
.sym 51197 soc.cpu.next_pc[18]
.sym 51198 soc.cpu.next_pc[16]
.sym 51204 soc.cpu.decoded_imm_j[7]
.sym 51206 soc.cpu.decoded_imm_j[6]
.sym 51207 soc.cpu.decoded_imm_j[3]
.sym 51208 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51211 soc.cpu.decoded_imm_j[4]
.sym 51212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 51213 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51214 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 51216 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 51218 soc.cpu.decoded_imm_j[1]
.sym 51222 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51224 soc.cpu.decoded_imm_j[5]
.sym 51227 soc.cpu.decoded_imm_j[2]
.sym 51229 soc.cpu.decoded_imm_j[8]
.sym 51230 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 51233 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51236 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 51238 soc.cpu.decoded_imm_j[1]
.sym 51239 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51242 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51244 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51245 soc.cpu.decoded_imm_j[2]
.sym 51246 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 51248 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51250 soc.cpu.decoded_imm_j[3]
.sym 51251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51252 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51254 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51256 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51257 soc.cpu.decoded_imm_j[4]
.sym 51258 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51260 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51262 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 51263 soc.cpu.decoded_imm_j[5]
.sym 51264 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51266 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51268 soc.cpu.decoded_imm_j[6]
.sym 51269 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 51270 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51272 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51274 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 51275 soc.cpu.decoded_imm_j[7]
.sym 51276 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51278 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51280 soc.cpu.decoded_imm_j[8]
.sym 51281 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 51282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51286 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51287 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 51288 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 51289 soc.cpu.next_pc[18]
.sym 51290 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 51291 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51292 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1[0]
.sym 51293 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 51298 soc.cpu.decoded_imm_j[7]
.sym 51300 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51307 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 51309 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 51310 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 51311 soc.cpu.decoded_imm[11]
.sym 51312 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 51313 soc.cpu.decoded_imm[7]
.sym 51314 soc.cpu.latched_is_lb
.sym 51315 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51317 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51318 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 51319 $PACKER_VCC_NET
.sym 51320 soc.cpu.decoded_imm[1]
.sym 51321 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 51322 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51327 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51330 soc.cpu.decoded_imm_j[12]
.sym 51331 soc.cpu.decoded_imm_j[15]
.sym 51332 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51333 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51334 soc.cpu.decoded_imm_j[11]
.sym 51335 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 51339 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51340 soc.cpu.decoded_imm_j[9]
.sym 51341 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 51349 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51350 soc.cpu.decoded_imm_j[14]
.sym 51353 soc.cpu.decoded_imm_j[10]
.sym 51354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 51356 soc.cpu.decoded_imm_j[16]
.sym 51358 soc.cpu.decoded_imm_j[13]
.sym 51359 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 51361 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 51362 soc.cpu.decoded_imm_j[9]
.sym 51363 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51365 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 51367 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 51368 soc.cpu.decoded_imm_j[10]
.sym 51369 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 51371 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 51373 soc.cpu.decoded_imm_j[11]
.sym 51374 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 51375 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 51377 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 51379 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 51380 soc.cpu.decoded_imm_j[12]
.sym 51381 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 51383 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 51385 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 51386 soc.cpu.decoded_imm_j[13]
.sym 51387 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 51389 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 51391 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51392 soc.cpu.decoded_imm_j[14]
.sym 51393 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 51395 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 51397 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51398 soc.cpu.decoded_imm_j[15]
.sym 51399 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 51401 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 51403 soc.cpu.decoded_imm_j[16]
.sym 51404 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51405 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 51409 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51410 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 51411 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 51412 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51413 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 51414 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51415 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 51416 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 51421 soc.cpu.reg_out[16]
.sym 51422 soc.cpu.decoded_imm_j[3]
.sym 51423 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51424 soc.cpu.decoded_imm_j[12]
.sym 51426 soc.mem_rdata[20]
.sym 51428 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 51429 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 51431 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 51432 soc.cpu.next_pc[24]
.sym 51433 soc.cpu.latched_is_lh
.sym 51434 soc.cpu.decoded_imm[4]
.sym 51435 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51436 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 51437 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 51438 soc.cpu.decoded_imm[17]
.sym 51439 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51440 soc.cpu.decoded_imm[0]
.sym 51441 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51442 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51443 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 51444 soc.cpu.decoded_imm_j[2]
.sym 51445 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 51450 soc.cpu.decoded_imm_j[17]
.sym 51452 soc.cpu.decoded_imm_j[18]
.sym 51453 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51454 soc.cpu.decoded_imm_j[19]
.sym 51458 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51466 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51467 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51468 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51470 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51476 soc.cpu.decoded_imm_j[20]
.sym 51477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51482 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 51484 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 51485 soc.cpu.decoded_imm_j[17]
.sym 51486 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 51488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 51490 soc.cpu.decoded_imm_j[18]
.sym 51491 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 51492 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 51494 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 51496 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51497 soc.cpu.decoded_imm_j[19]
.sym 51498 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 51500 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 51502 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51503 soc.cpu.decoded_imm_j[20]
.sym 51504 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 51506 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 51508 soc.cpu.decoded_imm_j[20]
.sym 51509 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 51510 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 51512 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 51514 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51515 soc.cpu.decoded_imm_j[20]
.sym 51516 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 51518 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 51520 soc.cpu.decoded_imm_j[20]
.sym 51521 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 51522 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 51524 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 51526 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 51527 soc.cpu.decoded_imm_j[20]
.sym 51528 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 51532 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 51533 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51534 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 51535 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51536 soc.cpu.next_pc[17]
.sym 51537 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 51538 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51539 soc.cpu.next_pc[19]
.sym 51543 soc.cpu.compressed_instr
.sym 51544 soc.cpu.decoded_imm_j[17]
.sym 51545 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 51546 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51547 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 51548 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 51549 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 51554 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 51556 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 51557 soc.cpu.cpuregs_raddr2[2]
.sym 51558 soc.cpu.next_pc[25]
.sym 51559 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51560 soc.cpu.reg_out[29]
.sym 51561 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 51562 soc.cpu.next_pc[30]
.sym 51563 soc.cpu.decoded_imm[23]
.sym 51564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 51565 soc.cpu.decoded_imm[9]
.sym 51566 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 51567 soc.cpu.decoded_imm[3]
.sym 51568 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 51578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51579 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51586 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51589 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51590 soc.cpu.decoded_imm_j[20]
.sym 51591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51595 soc.cpu.decoded_imm_j[20]
.sym 51597 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51598 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51601 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51605 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 51607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51608 soc.cpu.decoded_imm_j[20]
.sym 51609 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 51611 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 51613 soc.cpu.decoded_imm_j[20]
.sym 51614 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 51615 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 51617 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 51619 soc.cpu.decoded_imm_j[20]
.sym 51620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51621 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 51623 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 51625 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51626 soc.cpu.decoded_imm_j[20]
.sym 51627 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 51629 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 51631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 51632 soc.cpu.decoded_imm_j[20]
.sym 51633 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 51635 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 51637 soc.cpu.decoded_imm_j[20]
.sym 51638 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 51639 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 51642 soc.cpu.decoded_imm_j[20]
.sym 51644 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51645 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 51648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51649 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51651 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51652 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51655 soc.cpu.reg_out[29]
.sym 51656 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 51657 soc.cpu.reg_out[24]
.sym 51658 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 51659 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51660 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 51661 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[3]
.sym 51662 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 51665 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 51667 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 51668 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 51669 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 51671 soc.cpu.mem_do_rinst
.sym 51672 UART_RX_SB_LUT4_I1_I0[3]
.sym 51674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 51675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51676 UART_RX_SB_LUT4_I1_I0[3]
.sym 51678 soc.cpu.decoded_imm_j[5]
.sym 51679 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 51680 soc.cpu.decoded_imm_j[16]
.sym 51681 soc.cpu.decoded_imm_j[20]
.sym 51682 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 51683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 51684 soc.cpu.decoded_imm_j[4]
.sym 51685 soc.cpu.decoded_imm[6]
.sym 51686 soc.cpu.decoded_imm[16]
.sym 51687 soc.cpu.decoded_imm[26]
.sym 51688 soc.cpu.reg_out[29]
.sym 51689 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 51690 soc.cpu.decoded_imm[18]
.sym 51696 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 51697 soc.cpu.instr_jal
.sym 51698 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51699 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 51700 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51703 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51705 soc.cpu.cpu_state[3]
.sym 51706 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 51708 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 51709 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51710 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 51711 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 51712 soc.cpu.reg_out[29]
.sym 51713 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 51714 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51715 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51716 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 51717 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 51719 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 51720 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 51725 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 51727 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3[2]
.sym 51729 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3[2]
.sym 51730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 51731 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 51735 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51736 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51738 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51741 soc.cpu.reg_out[29]
.sym 51742 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51744 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 51747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51748 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 51749 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 51753 soc.cpu.cpu_state[3]
.sym 51754 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 51755 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 51756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 51759 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 51760 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51761 soc.cpu.instr_jal
.sym 51762 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51765 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 51766 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 51767 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 51771 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 51772 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 51774 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51778 soc.cpu.decoded_imm[15]
.sym 51779 soc.cpu.decoded_imm[6]
.sym 51780 soc.cpu.decoded_imm[5]
.sym 51781 soc.cpu.decoded_imm[2]
.sym 51782 soc.cpu.decoded_imm[9]
.sym 51783 soc.cpu.decoded_imm[3]
.sym 51784 soc.cpu.decoded_imm[11]
.sym 51785 soc.cpu.decoded_imm[7]
.sym 51792 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 51793 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 51794 soc.cpu.mem_do_rinst
.sym 51795 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 51796 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51797 soc.cpu.mem_rdata_q[19]
.sym 51798 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 51800 soc.cpu.decoded_imm_j[3]
.sym 51801 soc.cpu.cpu_state[3]
.sym 51802 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 51803 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 51804 soc.cpu.decoded_imm[1]
.sym 51805 soc.cpu.latched_is_lb
.sym 51806 $PACKER_VCC_NET
.sym 51807 soc.cpu.decoded_imm[11]
.sym 51808 soc.cpu.reg_out[30]
.sym 51809 soc.cpu.decoded_imm[7]
.sym 51810 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[3]
.sym 51811 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 51812 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 51813 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 51819 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 51821 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 51822 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 51823 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51826 soc.cpu.reg_out[25]
.sym 51827 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 51828 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 51829 soc.cpu.reg_out[24]
.sym 51830 soc.cpu.reg_out[31]
.sym 51831 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 51832 soc.cpu.instr_auipc
.sym 51833 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 51834 soc.cpu.reg_out[30]
.sym 51839 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51841 soc.cpu.instr_jal
.sym 51842 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 51846 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 51847 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 51848 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 51849 soc.cpu.mem_rdata_q[19]
.sym 51850 soc.cpu.decoded_imm_j[2]
.sym 51852 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 51853 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 51858 soc.cpu.reg_out[25]
.sym 51859 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51861 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 51864 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 51866 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51867 soc.cpu.reg_out[24]
.sym 51870 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 51871 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51873 soc.cpu.reg_out[30]
.sym 51876 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51877 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 51878 soc.cpu.reg_out[31]
.sym 51882 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 51883 soc.cpu.instr_jal
.sym 51884 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 51885 soc.cpu.decoded_imm_j[2]
.sym 51888 soc.cpu.instr_auipc
.sym 51890 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51891 soc.cpu.mem_rdata_q[19]
.sym 51894 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 51895 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 51897 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 51898 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51901 soc.cpu.decoded_imm[19]
.sym 51902 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 51903 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 51904 soc.cpu.decoded_imm[16]
.sym 51905 soc.cpu.decoded_imm[4]
.sym 51906 soc.cpu.decoded_imm[18]
.sym 51907 soc.cpu.decoded_imm[8]
.sym 51908 soc.cpu.decoded_imm[1]
.sym 51913 soc.cpu.instr_auipc
.sym 51914 soc.cpu.decoded_imm_j[6]
.sym 51915 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51916 soc.cpu.decoded_imm_j[7]
.sym 51918 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 51919 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51920 soc.cpu.instr_auipc
.sym 51921 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51922 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 51923 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51925 soc.cpu.decoded_imm[17]
.sym 51926 soc.cpu.decoded_imm[4]
.sym 51927 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 51929 soc.cpu.latched_is_lh
.sym 51932 soc.cpu.decoded_imm[0]
.sym 51933 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 51934 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 51936 soc.cpu.decoded_imm_j[2]
.sym 51945 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 51950 soc.cpu.cpuregs_waddr[1]
.sym 51955 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 51957 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51958 soc.cpu.cpuregs_raddr2[4]
.sym 51961 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 51967 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 51968 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 51969 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 51971 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 51972 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 51973 soc.cpu.cpuregs_raddr2[1]
.sym 51978 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 51981 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 51982 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 51984 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 51989 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 51993 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 51994 soc.cpu.cpuregs_raddr2[4]
.sym 51995 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 52002 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52006 soc.cpu.cpuregs_raddr2[1]
.sym 52007 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52008 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 52011 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 52012 soc.cpu.cpuregs_waddr[1]
.sym 52013 soc.cpu.cpuregs_raddr2[1]
.sym 52014 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52018 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 52021 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52024 soc.cpu.decoded_imm[10]
.sym 52026 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 52027 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52028 soc.cpu.decoded_imm[22]
.sym 52029 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 52030 soc.cpu.decoded_imm[17]
.sym 52031 soc.cpu.decoded_imm[23]
.sym 52036 soc.cpu.cpuregs_waddr[1]
.sym 52040 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52041 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52042 soc.cpu.decoded_imm_j[8]
.sym 52043 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52044 soc.cpu.decoded_imm_j[17]
.sym 52045 $PACKER_VCC_NET
.sym 52046 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 52048 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52049 soc.cpu.cpuregs_raddr2[2]
.sym 52050 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52051 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52052 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52054 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52055 soc.cpu.decoded_imm[23]
.sym 52056 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 52058 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52059 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52065 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 52066 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 52067 soc.cpu.cpuregs_raddr2[2]
.sym 52068 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 52069 soc.cpu.cpuregs_raddr2[0]
.sym 52070 soc.cpu.cpuregs_raddr1[2]
.sym 52071 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 52072 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 52073 soc.cpu.cpuregs_waddr[0]
.sym 52074 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52075 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52078 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 52079 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 52080 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 52082 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 52083 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52085 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52086 soc.cpu.cpuregs_waddr[2]
.sym 52088 soc.cpu.cpuregs_waddr[3]
.sym 52090 soc.cpu.cpuregs_waddr[4]
.sym 52091 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52092 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52094 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 52095 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[1]
.sym 52096 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 52098 soc.cpu.cpuregs_waddr[4]
.sym 52099 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 52100 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 52101 soc.cpu.cpuregs_waddr[3]
.sym 52104 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52105 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52106 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 52107 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52110 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52112 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 52113 soc.cpu.cpuregs_raddr1[2]
.sym 52116 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[1]
.sym 52117 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 52118 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 52119 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 52122 soc.cpu.cpuregs_raddr2[0]
.sym 52123 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52124 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52128 soc.cpu.cpuregs_waddr[0]
.sym 52129 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52130 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 52131 soc.cpu.cpuregs_raddr2[0]
.sym 52134 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52135 soc.cpu.cpuregs_waddr[2]
.sym 52136 soc.cpu.cpuregs_raddr2[2]
.sym 52137 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 52141 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 52142 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 52143 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 52144 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52147 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 52148 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 52149 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 52150 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 52151 soc.cpu.cpuregs_raddr1[0]
.sym 52152 soc.cpu.cpuregs_raddr1[4]
.sym 52153 soc.cpu.cpuregs_raddr1[3]
.sym 52154 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 52159 soc.cpu.cpuregs_waddr[0]
.sym 52160 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 52161 soc.cpu.decoded_imm_j[10]
.sym 52162 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52163 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52164 soc.cpu.reg_out[31]
.sym 52165 soc.cpu.mem_do_rinst
.sym 52167 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_DFFSR_Q_R
.sym 52168 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 52169 soc.cpu.cpuregs_raddr2[3]
.sym 52170 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52172 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52173 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52179 soc.cpu.decoded_imm[26]
.sym 52180 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 52181 soc.cpu.decoded_imm[23]
.sym 52182 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 52188 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52189 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52190 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 52192 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52196 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52199 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52200 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 52207 soc.cpu.cpuregs_waddr[3]
.sym 52209 soc.cpu.cpuregs_raddr1[4]
.sym 52211 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 52212 soc.cpu.cpuregs_waddr[4]
.sym 52214 soc.cpu.cpuregs_waddr[2]
.sym 52215 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 52217 soc.cpu.cpuregs_raddr1[2]
.sym 52218 soc.cpu.cpuregs_raddr1[3]
.sym 52221 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52222 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52223 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52227 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 52228 soc.cpu.cpuregs_raddr1[2]
.sym 52229 soc.cpu.cpuregs_waddr[2]
.sym 52230 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52233 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 52234 soc.cpu.cpuregs_waddr[3]
.sym 52235 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 52236 soc.cpu.cpuregs_waddr[4]
.sym 52239 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52240 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52241 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 52245 soc.cpu.cpuregs_raddr1[2]
.sym 52246 soc.cpu.cpuregs_raddr1[4]
.sym 52248 soc.cpu.cpuregs_raddr1[3]
.sym 52253 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 52257 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 52264 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52267 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52270 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 52271 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 52272 soc.cpu.cpuregs_raddr1[1]
.sym 52273 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52274 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 52275 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 52276 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 52277 gpio_in[0]
.sym 52283 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52284 soc.cpu.instr_jal
.sym 52286 soc.cpu.instr_waitirq
.sym 52288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52289 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 52290 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52292 soc.cpu.cpuregs_waddr[1]
.sym 52293 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52295 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52298 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 52299 soc.cpu.instr_auipc
.sym 52300 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 52301 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52302 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52303 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 52304 soc.cpu.instr_auipc
.sym 52305 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 52311 soc.cpu.cpuregs.wen
.sym 52312 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 52313 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 52314 soc.cpu.cpuregs_waddr[3]
.sym 52315 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 52317 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[3]
.sym 52318 soc.cpu.instr_jalr
.sym 52319 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 52320 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52321 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 52322 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 52323 soc.cpu.cpuregs_raddr1[0]
.sym 52324 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 52325 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52326 soc.cpu.cpuregs_waddr[0]
.sym 52328 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52329 soc.cpu.cpuregs_raddr1[1]
.sym 52332 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52333 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 52335 soc.cpu.mem_rdata_q[29]
.sym 52336 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52340 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52341 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 52345 soc.cpu.mem_rdata_q[29]
.sym 52346 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52347 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 52350 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52352 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52353 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 52356 soc.cpu.cpuregs.wen
.sym 52362 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 52363 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 52364 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 52365 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[3]
.sym 52368 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 52370 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52374 soc.cpu.instr_jalr
.sym 52376 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52377 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52380 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 52381 soc.cpu.cpuregs_waddr[3]
.sym 52382 soc.cpu.cpuregs_waddr[0]
.sym 52383 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 52387 soc.cpu.cpuregs_raddr1[1]
.sym 52388 soc.cpu.cpuregs_raddr1[0]
.sym 52389 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 52393 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 52395 soc.cpu.decoded_rd[1]
.sym 52396 soc.cpu.decoded_rd[4]
.sym 52397 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 52398 soc.cpu.decoded_rd[2]
.sym 52399 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52400 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 52405 soc.cpu.instr_auipc
.sym 52406 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 52408 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52409 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52411 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52412 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 52413 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 52415 soc.cpu.cpuregs.wen
.sym 52424 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 52434 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 52436 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52439 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52441 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 52442 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 52446 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52447 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 52455 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52457 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52459 soc.cpu.instr_auipc
.sym 52460 soc.cpu.mem_rdata_q[29]
.sym 52461 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52464 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52469 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 52470 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52473 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52474 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52475 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 52476 soc.cpu.instr_auipc
.sym 52479 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52480 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52481 soc.cpu.instr_auipc
.sym 52482 soc.cpu.mem_rdata_q[29]
.sym 52485 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52486 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52487 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 52488 soc.cpu.instr_auipc
.sym 52491 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52492 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52493 soc.cpu.instr_auipc
.sym 52494 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52497 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52498 soc.cpu.instr_auipc
.sym 52499 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52500 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52503 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 52504 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52506 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 52509 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 52510 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52511 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52512 soc.cpu.instr_auipc
.sym 52513 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52514 clk$SB_IO_IN_$glb_clk
.sym 52515 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 52521 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52523 $PACKER_GND_NET
.sym 52528 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 52529 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 52530 soc.cpu.decoded_imm[24]
.sym 52531 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 52532 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 52534 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52535 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 52538 soc.cpu.decoded_imm[26]
.sym 52539 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 52540 soc.cpu.decoded_rd[1]
.sym 52542 soc.cpu.decoded_rd[4]
.sym 52648 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 52649 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 52651 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 52654 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 52658 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 52664 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 52683 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52703 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52726 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52787 iomem_wdata[3]
.sym 52792 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 52797 iomem_wdata[1]
.sym 52805 iomem_wdata[0]
.sym 52814 iomem_wdata[1]
.sym 52852 iomem_wdata[3]
.sym 52858 iomem_wdata[0]
.sym 52860 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 52861 clk$SB_IO_IN_$glb_clk
.sym 52862 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52869 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 52872 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 52877 $PACKER_GND_NET
.sym 52878 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 52879 DBG[1]$SB_IO_OUT
.sym 52881 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52883 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 52884 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 52889 iomem_wdata[11]
.sym 52896 DBG[3]$SB_IO_OUT
.sym 52904 UART_RX_SB_LUT4_I1_O
.sym 52914 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 52926 iomem_wdata[3]
.sym 52928 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 52931 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 52937 iomem_wdata[1]
.sym 52945 UART_RX$SB_IO_IN
.sym 52948 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 52951 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 52959 UART_RX_SB_LUT4_I1_I0[2]
.sym 52960 UART_RX_SB_LUT4_I1_I0[3]
.sym 52970 UART_RX_SB_LUT4_I1_I0[0]
.sym 52989 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 52992 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 53001 UART_RX_SB_LUT4_I1_I0[2]
.sym 53002 UART_RX$SB_IO_IN
.sym 53003 UART_RX_SB_LUT4_I1_I0[3]
.sym 53004 UART_RX_SB_LUT4_I1_I0[0]
.sym 53026 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53027 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 53028 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 53029 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53030 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 53031 soc.simpleuart_reg_div_do[10]
.sym 53032 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 53033 soc.simpleuart_reg_div_do[8]
.sym 53034 iomem_addr[6]
.sym 53037 iomem_addr[6]
.sym 53039 soc.spimemio.dout_data[0]
.sym 53041 iomem_wdata[12]
.sym 53042 iomem_wdata[13]
.sym 53048 soc.simpleuart.send_divcnt[0]
.sym 53051 iomem_wdata[7]
.sym 53053 soc.simpleuart_reg_div_do[10]
.sym 53054 soc.simpleuart_reg_div_do[6]
.sym 53055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 53056 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 53057 soc.simpleuart_reg_div_do[8]
.sym 53059 iomem_wdata[1]
.sym 53060 $PACKER_VCC_NET
.sym 53074 soc.simpleuart.recv_divcnt[7]
.sym 53075 iomem_wdata[7]
.sym 53083 iomem_wdata[6]
.sym 53087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 53088 UART_RX_SB_LUT4_I1_I2[0]
.sym 53090 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 53091 iomem_wdata[3]
.sym 53093 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 53094 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53096 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 53098 UART_RX_SB_LUT4_I1_I0[2]
.sym 53107 UART_RX_SB_LUT4_I1_I0[2]
.sym 53108 UART_RX_SB_LUT4_I1_I2[0]
.sym 53113 iomem_wdata[3]
.sym 53127 iomem_wdata[7]
.sym 53132 soc.simpleuart.recv_divcnt[7]
.sym 53136 iomem_wdata[6]
.sym 53142 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 53143 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 53144 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 53145 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 53146 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53148 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53158 iomem_addr[12]
.sym 53159 iomem_addr[12]
.sym 53160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 53161 soc.simpleuart_reg_div_do[0]
.sym 53163 iomem_wdata[8]
.sym 53165 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53167 soc.simpleuart_reg_div_do[3]
.sym 53169 iomem_wdata[10]
.sym 53172 iomem_wdata[10]
.sym 53175 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53176 soc.simpleuart.recv_divcnt[15]
.sym 53177 iomem_addr[14]
.sym 53178 soc.simpleuart.recv_divcnt[8]
.sym 53180 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53182 soc.simpleuart.recv_divcnt[10]
.sym 53184 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 53191 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53192 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 53194 soc.simpleuart.recv_divcnt[4]
.sym 53197 soc.simpleuart.recv_divcnt[7]
.sym 53199 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53201 soc.simpleuart.recv_divcnt[3]
.sym 53204 soc.simpleuart.recv_divcnt[6]
.sym 53206 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 53218 soc.simpleuart.recv_divcnt[1]
.sym 53219 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53222 $nextpnr_ICESTORM_LC_0$O
.sym 53225 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 53228 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[3]
.sym 53231 soc.simpleuart.recv_divcnt[1]
.sym 53234 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 53235 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53237 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 53238 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[3]
.sym 53240 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 53241 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53242 soc.simpleuart.recv_divcnt[3]
.sym 53244 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 53246 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 53247 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53249 soc.simpleuart.recv_divcnt[4]
.sym 53250 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 53252 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 53253 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53254 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53256 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 53258 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 53259 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53260 soc.simpleuart.recv_divcnt[6]
.sym 53262 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 53264 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 53265 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53267 soc.simpleuart.recv_divcnt[7]
.sym 53268 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 53270 clk$SB_IO_IN_$glb_clk
.sym 53271 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53284 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53286 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 53287 UART_RX_SB_LUT4_I1_I0[3]
.sym 53290 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 53291 iomem_addr[4]
.sym 53292 iomem_wdata[13]
.sym 53293 $PACKER_GND_NET
.sym 53297 soc.simpleuart.recv_divcnt[1]
.sym 53299 soc.simpleuart.recv_divcnt[23]
.sym 53301 soc.simpleuart.recv_divcnt[16]
.sym 53303 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53305 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 53306 iomem_addr[11]
.sym 53308 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 53315 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53318 soc.simpleuart.recv_divcnt[13]
.sym 53320 soc.simpleuart.recv_divcnt[15]
.sym 53321 soc.simpleuart.recv_divcnt[8]
.sym 53323 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53327 soc.simpleuart.recv_divcnt[14]
.sym 53333 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 53338 soc.simpleuart.recv_divcnt[9]
.sym 53339 soc.simpleuart.recv_divcnt[10]
.sym 53340 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 53345 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 53346 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53347 soc.simpleuart.recv_divcnt[8]
.sym 53349 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 53351 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 53352 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53353 soc.simpleuart.recv_divcnt[9]
.sym 53355 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 53357 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 53358 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53359 soc.simpleuart.recv_divcnt[10]
.sym 53361 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 53363 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 53364 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53365 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 53367 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 53369 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 53370 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53372 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 53373 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 53375 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 53376 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53378 soc.simpleuart.recv_divcnt[13]
.sym 53379 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 53381 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 53382 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53383 soc.simpleuart.recv_divcnt[14]
.sym 53385 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 53387 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 53388 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53390 soc.simpleuart.recv_divcnt[15]
.sym 53391 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53394 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53407 iomem_addr[8]
.sym 53411 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 53413 soc.simpleuart_reg_div_do[9]
.sym 53417 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 53418 iomem_wdata[9]
.sym 53420 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 53421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 53423 iomem_wdata[3]
.sym 53424 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 53425 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 53426 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 53427 iomem_addr[16]
.sym 53428 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53429 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53430 soc.simpleuart_reg_div_do[26]
.sym 53431 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 53441 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53445 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53448 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 53449 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53452 soc.simpleuart.recv_divcnt[16]
.sym 53459 soc.simpleuart.recv_divcnt[23]
.sym 53462 soc.simpleuart.recv_divcnt[18]
.sym 53463 soc.simpleuart.recv_divcnt[19]
.sym 53465 soc.simpleuart.recv_divcnt[21]
.sym 53466 soc.simpleuart.recv_divcnt[22]
.sym 53468 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 53469 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53471 soc.simpleuart.recv_divcnt[16]
.sym 53472 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 53474 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 53475 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53476 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53478 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 53480 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 53481 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53482 soc.simpleuart.recv_divcnt[18]
.sym 53484 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 53486 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 53487 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53488 soc.simpleuart.recv_divcnt[19]
.sym 53490 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 53492 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 53493 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53494 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 53496 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 53498 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 53499 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53500 soc.simpleuart.recv_divcnt[21]
.sym 53502 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 53504 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 53505 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53506 soc.simpleuart.recv_divcnt[22]
.sym 53508 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 53510 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 53511 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53513 soc.simpleuart.recv_divcnt[23]
.sym 53514 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 53516 clk$SB_IO_IN_$glb_clk
.sym 53517 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53533 soc.simpleuart_reg_div_do[7]
.sym 53535 soc.simpleuart_reg_div_do[6]
.sym 53536 soc.simpleuart_reg_div_do[15]
.sym 53542 iomem_wdata[1]
.sym 53543 soc.simpleuart.recv_divcnt[18]
.sym 53545 soc.simpleuart_reg_div_do[10]
.sym 53546 iomem_wdata[7]
.sym 53547 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 53549 soc.simpleuart.recv_divcnt[21]
.sym 53550 soc.simpleuart_reg_div_do[8]
.sym 53551 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 53552 $PACKER_VCC_NET
.sym 53554 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 53559 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53560 soc.simpleuart.recv_divcnt[25]
.sym 53563 soc.simpleuart.recv_divcnt[28]
.sym 53565 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53567 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53569 soc.simpleuart.recv_divcnt[26]
.sym 53582 soc.simpleuart.recv_divcnt[31]
.sym 53583 soc.simpleuart.recv_divcnt[24]
.sym 53586 soc.simpleuart.recv_divcnt[27]
.sym 53588 soc.simpleuart.recv_divcnt[29]
.sym 53591 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 53592 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53593 soc.simpleuart.recv_divcnt[24]
.sym 53595 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 53597 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 53598 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53600 soc.simpleuart.recv_divcnt[25]
.sym 53601 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 53603 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 53604 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53605 soc.simpleuart.recv_divcnt[26]
.sym 53607 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 53609 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 53610 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53611 soc.simpleuart.recv_divcnt[27]
.sym 53613 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 53615 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 53616 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53618 soc.simpleuart.recv_divcnt[28]
.sym 53619 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 53621 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 53622 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53623 soc.simpleuart.recv_divcnt[29]
.sym 53625 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 53627 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 53628 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53630 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53631 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 53634 soc.simpleuart.recv_divcnt[31]
.sym 53635 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 53637 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 53639 clk$SB_IO_IN_$glb_clk
.sym 53640 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53641 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 53642 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 53643 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 53644 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 53645 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 53646 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 53647 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 53648 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 53652 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 53662 iomem_wdata[19]
.sym 53663 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 53665 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 53666 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53667 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53668 iomem_addr[14]
.sym 53669 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 53671 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 53672 iomem_wdata[28]
.sym 53674 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53675 soc.simpleuart_reg_div_do[24]
.sym 53676 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 53682 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 53683 soc.simpleuart.recv_divcnt[25]
.sym 53685 soc.simpleuart.recv_divcnt[27]
.sym 53686 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 53687 soc.simpleuart.recv_divcnt[29]
.sym 53688 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53689 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 53691 soc.simpleuart.recv_divcnt[10]
.sym 53692 soc.simpleuart.recv_divcnt[26]
.sym 53693 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 53694 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 53695 soc.simpleuart.recv_divcnt[8]
.sym 53696 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 53697 soc.simpleuart.recv_divcnt[31]
.sym 53698 soc.simpleuart_reg_div_do[29]
.sym 53700 soc.simpleuart_reg_div_do[26]
.sym 53701 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 53705 soc.simpleuart_reg_div_do[10]
.sym 53707 soc.simpleuart_reg_div_do[27]
.sym 53710 soc.simpleuart_reg_div_do[8]
.sym 53712 soc.simpleuart_reg_div_do[31]
.sym 53715 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53716 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 53717 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 53718 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 53721 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 53722 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 53723 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 53724 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 53728 soc.simpleuart.recv_divcnt[25]
.sym 53733 soc.simpleuart_reg_div_do[8]
.sym 53734 soc.simpleuart.recv_divcnt[8]
.sym 53735 soc.simpleuart_reg_div_do[10]
.sym 53736 soc.simpleuart.recv_divcnt[10]
.sym 53739 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 53745 soc.simpleuart.recv_divcnt[29]
.sym 53746 soc.simpleuart_reg_div_do[29]
.sym 53747 soc.simpleuart_reg_div_do[31]
.sym 53748 soc.simpleuart.recv_divcnt[31]
.sym 53752 soc.simpleuart.recv_divcnt[26]
.sym 53757 soc.simpleuart.recv_divcnt[27]
.sym 53758 soc.simpleuart_reg_div_do[27]
.sym 53759 soc.simpleuart.recv_divcnt[26]
.sym 53760 soc.simpleuart_reg_div_do[26]
.sym 53764 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 53765 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 53766 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 53767 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 53768 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 53769 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 53770 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 53771 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53774 soc.cpu.next_pc[16]
.sym 53777 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 53779 soc.simpleuart.send_divcnt[5]
.sym 53781 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 53788 soc.simpleuart_reg_div_do[31]
.sym 53789 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 53790 iomem_wdata[21]
.sym 53791 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 53794 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 53795 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53797 iomem_addr[11]
.sym 53798 soc.simpleuart_reg_div_do[16]
.sym 53799 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 53805 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 53806 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 53807 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 53808 soc.simpleuart.recv_divcnt[19]
.sym 53811 UART_RX_SB_LUT4_I1_I2[0]
.sym 53812 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 53813 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 53814 soc.simpleuart.recv_divcnt[22]
.sym 53815 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 53816 soc.simpleuart.recv_divcnt[23]
.sym 53817 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53818 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 53819 soc.simpleuart.recv_divcnt[21]
.sym 53821 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 53822 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 53823 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53825 iomem_wdata[19]
.sym 53827 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53828 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53830 iomem_wdata[18]
.sym 53832 soc.simpleuart_reg_div_do[19]
.sym 53833 soc.simpleuart_reg_div_do[23]
.sym 53836 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53838 soc.simpleuart.recv_divcnt[23]
.sym 53839 soc.simpleuart.recv_divcnt[21]
.sym 53840 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53841 soc.simpleuart_reg_div_do[23]
.sym 53844 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53845 soc.simpleuart.recv_divcnt[22]
.sym 53846 soc.simpleuart.recv_divcnt[19]
.sym 53847 soc.simpleuart_reg_div_do[19]
.sym 53850 iomem_wdata[18]
.sym 53859 iomem_wdata[19]
.sym 53862 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53863 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 53864 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 53865 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 53869 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 53871 UART_RX_SB_LUT4_I1_I2[0]
.sym 53875 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 53877 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53880 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 53881 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 53882 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 53883 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 53884 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53886 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53887 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53888 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 53889 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53890 soc.simpleuart_reg_div_do[16]
.sym 53891 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53893 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53894 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53900 iomem_addr[7]
.sym 53901 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 53904 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53905 soc.simpleuart_reg_div_do[18]
.sym 53907 soc.simpleuart_reg_div_do[19]
.sym 53909 iomem_addr[9]
.sym 53911 UART_RX_SB_LUT4_I1_I0[3]
.sym 53912 iomem_addr[20]
.sym 53913 soc.simpleuart_reg_div_do[24]
.sym 53914 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 53915 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 53917 soc.simpleuart_reg_div_do[26]
.sym 53919 iomem_addr[16]
.sym 53920 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 53922 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 53931 soc.simpleuart.recv_divcnt[27]
.sym 53937 soc.simpleuart_reg_div_do[27]
.sym 53939 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53941 iomem_wdata[24]
.sym 53942 iomem_wdata[28]
.sym 53950 iomem_wdata[26]
.sym 53973 soc.simpleuart_reg_div_do[27]
.sym 53976 soc.simpleuart.recv_divcnt[27]
.sym 53981 iomem_wdata[28]
.sym 53994 iomem_wdata[24]
.sym 54004 iomem_wdata[26]
.sym 54007 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54008 clk$SB_IO_IN_$glb_clk
.sym 54009 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54010 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 54011 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 54012 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 54013 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 54014 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54015 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 54016 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 54017 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54022 iomem_addr[17]
.sym 54023 iomem_addr[10]
.sym 54024 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 54025 soc.simpleuart_reg_div_do[25]
.sym 54027 soc.simpleuart_reg_div_do[29]
.sym 54030 soc.simpleuart_reg_div_do[28]
.sym 54032 iomem_wstrb[3]
.sym 54033 soc.simpleuart_reg_div_do[27]
.sym 54034 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 54037 iomem_addr[9]
.sym 54038 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 54041 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 54042 iomem_wdata[1]
.sym 54043 iomem_addr[6]
.sym 54044 $PACKER_VCC_NET
.sym 54045 iomem_addr[8]
.sym 54055 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54056 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 54062 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54064 soc.cpu.mem_la_firstword_xfer
.sym 54073 soc.cpu.next_pc[5]
.sym 54075 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54077 soc.cpu.next_pc[2]
.sym 54081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 54084 soc.cpu.next_pc[5]
.sym 54085 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 54086 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54087 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 54102 soc.cpu.next_pc[2]
.sym 54103 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54104 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54105 soc.cpu.mem_la_firstword_xfer
.sym 54130 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54131 clk$SB_IO_IN_$glb_clk
.sym 54143 soc.cpu.next_pc[18]
.sym 54145 iomem_addr[5]
.sym 54146 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54148 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54150 soc.simpleuart_reg_div_do[31]
.sym 54151 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 54152 soc.cpu.mem_la_firstword_xfer
.sym 54153 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 54154 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54157 iomem_addr[16]
.sym 54159 iomem_addr[12]
.sym 54161 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54163 iomem_addr[13]
.sym 54164 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54165 iomem_addr[10]
.sym 54166 soc.cpu.next_pc[8]
.sym 54167 iomem_addr[14]
.sym 54168 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54175 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54177 soc.cpu.next_pc[8]
.sym 54178 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 54179 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 54182 soc.cpu.next_pc[9]
.sym 54183 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54184 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54185 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 54186 iomem_addr[16]
.sym 54187 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54188 soc.cpu.next_pc[3]
.sym 54190 soc.cpu.next_pc[6]
.sym 54191 soc.cpu.next_pc[16]
.sym 54192 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 54194 soc.cpu.next_pc[7]
.sym 54195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 54196 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 54197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 54199 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 54201 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 54204 soc.cpu.next_pc[4]
.sym 54205 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54207 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 54208 soc.cpu.next_pc[4]
.sym 54209 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 54210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54213 iomem_addr[16]
.sym 54219 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 54220 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54221 soc.cpu.next_pc[6]
.sym 54222 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 54226 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54227 soc.cpu.next_pc[8]
.sym 54228 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 54231 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54232 soc.cpu.next_pc[16]
.sym 54233 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 54237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 54238 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54239 soc.cpu.next_pc[3]
.sym 54240 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54243 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54244 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54245 soc.cpu.next_pc[7]
.sym 54246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 54249 soc.cpu.next_pc[9]
.sym 54250 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 54252 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54253 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54264 iomem_addr[16]
.sym 54267 soc.cpu.decoded_imm[15]
.sym 54268 soc.cpu.next_pc[9]
.sym 54270 iomem_addr[3]
.sym 54272 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54274 iomem_addr[6]
.sym 54275 iomem_addr[10]
.sym 54276 iomem_addr[8]
.sym 54278 soc.simpleuart_reg_div_do[24]
.sym 54279 soc.simpleuart_reg_div_do[19]
.sym 54280 soc.cpu.trap_SB_LUT4_I2_O
.sym 54281 iomem_addr[11]
.sym 54282 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54283 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 54284 soc.simpleuart_reg_div_do[31]
.sym 54285 iomem_addr[16]
.sym 54286 iomem_addr[21]
.sym 54287 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 54288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 54289 iomem_addr[7]
.sym 54290 iomem_addr[18]
.sym 54291 iomem_addr[13]
.sym 54298 iomem_addr[12]
.sym 54300 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54301 iomem_addr[10]
.sym 54303 iomem_addr[11]
.sym 54305 iomem_addr[17]
.sym 54308 iomem_addr[13]
.sym 54309 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54310 iomem_addr[14]
.sym 54311 iomem_addr[11]
.sym 54324 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54331 iomem_addr[12]
.sym 54339 iomem_addr[14]
.sym 54344 iomem_addr[10]
.sym 54348 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54349 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54351 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54354 iomem_addr[10]
.sym 54355 iomem_addr[12]
.sym 54356 iomem_addr[13]
.sym 54357 iomem_addr[11]
.sym 54360 iomem_addr[17]
.sym 54366 iomem_addr[11]
.sym 54375 iomem_addr[13]
.sym 54389 $PACKER_GND_NET
.sym 54390 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 54397 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54400 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54401 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 54402 iomem_addr[11]
.sym 54403 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 54405 soc.simpleuart_reg_div_do[26]
.sym 54406 iomem_addr[19]
.sym 54407 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 54408 iomem_addr[20]
.sym 54409 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54410 iomem_addr[22]
.sym 54411 iomem_addr[17]
.sym 54413 iomem_addr[12]
.sym 54414 UART_RX_SB_LUT4_I1_I0[3]
.sym 54420 iomem_addr[20]
.sym 54421 soc.cpu.next_pc[12]
.sym 54422 soc.cpu.next_pc[13]
.sym 54423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 54424 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 54425 soc.cpu.next_pc[14]
.sym 54427 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54431 iomem_addr[21]
.sym 54433 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54436 soc.cpu.next_pc[10]
.sym 54437 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54439 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54441 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54443 soc.cpu.next_pc[11]
.sym 54444 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 54445 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54446 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54447 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 54449 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54450 soc.cpu.next_pc[17]
.sym 54451 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54453 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54454 soc.cpu.next_pc[17]
.sym 54455 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54456 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54459 soc.cpu.next_pc[12]
.sym 54460 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54461 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54462 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 54465 iomem_addr[20]
.sym 54471 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 54472 soc.cpu.next_pc[13]
.sym 54473 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54474 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54477 soc.cpu.next_pc[10]
.sym 54478 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54479 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54480 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54483 soc.cpu.next_pc[14]
.sym 54484 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 54486 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54489 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 54491 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54492 soc.cpu.next_pc[11]
.sym 54496 iomem_addr[21]
.sym 54499 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54500 clk$SB_IO_IN_$glb_clk
.sym 54508 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 54509 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 54513 soc.cpu.decoded_imm[10]
.sym 54514 iomem_addr[17]
.sym 54516 iomem_addr[14]
.sym 54518 iomem_addr[12]
.sym 54522 iomem_addr[13]
.sym 54524 iomem_addr[10]
.sym 54525 soc.cpu.next_pc[12]
.sym 54526 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 54528 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54529 soc.cpu.next_pc[11]
.sym 54532 iomem_addr[19]
.sym 54533 soc.cpu.instr_timer
.sym 54534 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 54535 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54536 $PACKER_VCC_NET
.sym 54537 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 54543 soc.cpu.next_pc[27]
.sym 54545 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54546 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54547 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 54549 soc.cpu.next_pc[20]
.sym 54550 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54551 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54552 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 54554 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 54555 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54556 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 54558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 54559 soc.cpu.reg_out[13]
.sym 54560 soc.cpu.next_pc[18]
.sym 54561 soc.cpu.next_pc[22]
.sym 54562 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54563 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 54565 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54570 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 54572 soc.cpu.next_pc[21]
.sym 54574 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54576 soc.cpu.next_pc[20]
.sym 54577 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54578 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 54579 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54582 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54583 soc.cpu.next_pc[22]
.sym 54584 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54585 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 54588 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 54589 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54590 soc.cpu.reg_out[13]
.sym 54594 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54595 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 54597 soc.cpu.next_pc[21]
.sym 54600 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54602 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 54606 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 54608 soc.cpu.next_pc[18]
.sym 54609 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54612 soc.cpu.next_pc[27]
.sym 54613 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54614 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 54615 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54622 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54625 iomem_addr[28]
.sym 54626 iomem_addr[19]
.sym 54627 iomem_addr[23]
.sym 54628 iomem_addr[29]
.sym 54629 iomem_addr[26]
.sym 54630 iomem_addr[25]
.sym 54631 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54632 iomem_addr[30]
.sym 54635 soc.cpu.decoded_imm[2]
.sym 54636 soc.cpu.pcpi_rs2[24]
.sym 54637 iomem_addr[20]
.sym 54638 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 54639 iomem_addr[18]
.sym 54640 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 54641 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 54642 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 54643 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54644 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 54645 iomem_addr[21]
.sym 54648 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 54650 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 54651 soc.cpu.decoded_imm[7]
.sym 54652 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54653 soc.cpu.next_pc[17]
.sym 54654 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 54655 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54656 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 54657 soc.cpu.next_pc[28]
.sym 54658 soc.cpu.decoded_imm[8]
.sym 54659 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 54660 iomem_addr[31]
.sym 54666 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 54669 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 54679 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 54688 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54692 soc.cpu.reg_out[11]
.sym 54696 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54711 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54712 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 54713 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 54741 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54742 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 54743 soc.cpu.reg_out[11]
.sym 54746 clk$SB_IO_IN_$glb_clk
.sym 54747 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54749 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 54751 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 54753 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 54754 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54755 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 54759 soc.cpu.decoded_imm[9]
.sym 54760 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 54761 iomem_addr[27]
.sym 54762 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54763 soc.cpu.next_pc[25]
.sym 54765 soc.cpu.next_pc[30]
.sym 54767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 54768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54769 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 54771 iomem_addr[23]
.sym 54772 iomem_addr[23]
.sym 54773 soc.cpu.decoded_imm[5]
.sym 54774 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54775 soc.cpu.next_pc[19]
.sym 54776 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 54779 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 54781 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 54782 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 54783 soc.cpu.trap_SB_LUT4_I2_O
.sym 54796 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 54797 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54799 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 54800 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54804 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 54805 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 54806 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 54807 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54808 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 54810 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54811 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54814 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 54817 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 54818 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 54819 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 54823 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 54824 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54825 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54828 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54829 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54830 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54831 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54834 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 54835 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 54836 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 54837 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54840 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54841 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54843 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 54846 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54847 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 54849 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54852 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 54853 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 54854 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 54858 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54859 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54860 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54861 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54864 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 54865 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54866 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54870 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54871 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 54872 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 54873 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54874 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 54875 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 54876 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 54877 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 54878 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54881 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 54890 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 54896 soc.cpu.decoded_imm[8]
.sym 54897 soc.cpu.decoded_imm[2]
.sym 54898 soc.cpu.next_pc[23]
.sym 54900 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 54902 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 54903 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 54904 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 54905 soc.cpu.decoded_imm[6]
.sym 54906 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 54912 soc.mem_rdata[22]
.sym 54914 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 54915 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54916 soc.cpu.latched_is_lh
.sym 54917 soc.cpu.latched_is_lb
.sym 54918 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 54919 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 54921 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 54922 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 54923 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54924 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 54925 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]
.sym 54926 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 54927 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54928 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 54929 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 54930 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 54932 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54936 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54938 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54939 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54940 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54942 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 54943 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54946 soc.cpu.latched_is_lb
.sym 54947 soc.cpu.latched_is_lh
.sym 54951 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54952 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54953 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54954 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 54957 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54958 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 54959 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]
.sym 54960 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 54963 soc.cpu.latched_is_lb
.sym 54964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54969 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 54970 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 54971 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54972 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 54975 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54976 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 54977 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 54978 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 54981 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54982 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 54983 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 54987 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 54988 soc.mem_rdata[22]
.sym 54989 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 54990 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 54991 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54994 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 54995 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 54996 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 54997 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 54998 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 54999 soc.cpu.trap_SB_LUT4_I2_O
.sym 55000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 55001 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 55003 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 55006 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 55009 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 55011 soc.mem_rdata[29]
.sym 55013 soc.cpu.latched_is_lb
.sym 55014 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 55016 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55018 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 55019 soc.cpu.decoded_imm[11]
.sym 55020 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 55021 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 55023 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 55024 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55025 soc.cpu.instr_timer
.sym 55026 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 55027 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 55028 $PACKER_VCC_NET
.sym 55036 soc.cpu.latched_is_lh
.sym 55038 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 55040 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 55042 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55046 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55047 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 55049 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1[0]
.sym 55050 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 55051 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55052 soc.cpu.decoded_imm_j[1]
.sym 55053 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 55054 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 55055 soc.cpu.reg_out[16]
.sym 55057 soc.cpu.instr_jal
.sym 55060 soc.cpu.reg_out[23]
.sym 55061 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55063 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 55064 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55065 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55066 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55068 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55069 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55071 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 55075 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55076 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 55077 soc.cpu.reg_out[16]
.sym 55080 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55081 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55082 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55086 soc.cpu.decoded_imm_j[1]
.sym 55087 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55092 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 55093 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55095 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1[0]
.sym 55098 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 55099 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55100 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55101 soc.cpu.instr_jal
.sym 55105 soc.cpu.latched_is_lh
.sym 55106 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 55107 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 55110 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 55111 soc.cpu.reg_out[23]
.sym 55113 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55114 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 55118 soc.cpu.reg_out[23]
.sym 55119 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 55120 soc.cpu.reg_out[18]
.sym 55121 soc.cpu.reg_out[16]
.sym 55122 soc.cpu.reg_out[20]
.sym 55123 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[2]
.sym 55124 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 55127 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 55130 soc.cpu.latched_is_lh
.sym 55132 soc.mem_rdata[30]
.sym 55134 UART_RX_SB_LUT4_I1_I0[3]
.sym 55136 soc.mem_rdata[31]
.sym 55137 iomem_wstrb[0]
.sym 55138 soc.mem_rdata[16]
.sym 55139 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55141 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55142 soc.cpu.decoded_imm[8]
.sym 55143 soc.cpu.decoded_imm[7]
.sym 55144 soc.mem_rdata[25]
.sym 55145 soc.cpu.decoded_imm[22]
.sym 55147 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55148 soc.mem_rdata[23]
.sym 55149 soc.cpu.next_pc[17]
.sym 55150 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55151 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 55152 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55159 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 55161 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55163 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 55165 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 55166 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55169 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55170 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55173 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 55175 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55177 soc.cpu.reg_out[18]
.sym 55178 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55179 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55181 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 55183 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 55184 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 55185 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55187 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55188 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55189 soc.cpu.instr_jal
.sym 55191 soc.cpu.instr_jal
.sym 55192 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 55193 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55194 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 55198 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55199 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55200 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55203 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 55204 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55206 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55209 soc.cpu.reg_out[18]
.sym 55210 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55211 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 55216 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55217 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 55218 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 55221 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55222 soc.cpu.instr_jal
.sym 55223 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 55227 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55228 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 55230 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55233 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55234 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55235 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55236 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55237 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55241 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55242 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 55243 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55244 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[1]
.sym 55245 soc.cpu.reg_out[17]
.sym 55246 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 55247 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55252 soc.cpu.cpuregs_raddr2[2]
.sym 55256 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 55258 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 55260 soc.mem_rdata[17]
.sym 55261 soc.mem_valid
.sym 55262 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 55263 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55264 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55265 soc.cpu.decoded_imm[5]
.sym 55266 soc.mem_rdata[28]
.sym 55267 soc.cpu.next_pc[19]
.sym 55268 soc.cpu.reg_out[19]
.sym 55270 soc.cpu.decoded_imm_j[8]
.sym 55271 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55272 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55273 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 55274 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 55275 soc.cpu.instr_jal
.sym 55282 soc.cpu.instr_jal
.sym 55283 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 55286 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 55287 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55289 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55290 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 55293 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 55297 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55298 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55299 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55300 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55301 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55302 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55303 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 55304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 55305 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55306 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 55307 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 55308 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55309 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55311 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 55312 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55314 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55315 soc.cpu.instr_jal
.sym 55316 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55317 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 55320 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55322 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 55323 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 55327 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 55328 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 55329 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55332 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 55333 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55334 soc.cpu.instr_jal
.sym 55335 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55338 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55339 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55340 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55341 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55344 soc.cpu.instr_jal
.sym 55345 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55346 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55347 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 55350 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55351 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55352 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55353 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55356 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55357 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 55358 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 55360 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.reg_out[19]
.sym 55364 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55365 soc.cpu.clear_prefetched_high_word
.sym 55366 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[0]
.sym 55367 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55368 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 55369 soc.cpu.reg_out[30]
.sym 55370 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 55375 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 55376 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 55378 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 55380 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 55381 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 55384 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 55388 soc.cpu.mem_state[1]
.sym 55389 soc.cpu.decoded_imm[6]
.sym 55390 soc.cpu.cpu_state[0]
.sym 55391 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 55392 soc.cpu.decoded_imm[8]
.sym 55393 soc.cpu.decoded_imm[2]
.sym 55394 soc.cpu.decoded_imm[1]
.sym 55395 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 55396 soc.cpu.reg_out[19]
.sym 55397 soc.mem_rdata[26]
.sym 55398 soc.cpu.instr_jal
.sym 55404 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 55405 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55406 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 55407 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55408 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 55409 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 55410 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 55414 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55417 soc.cpu.reg_out[17]
.sym 55418 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55419 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 55420 soc.cpu.reg_out[19]
.sym 55421 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55423 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 55424 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 55425 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55426 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55428 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 55429 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55431 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55433 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55434 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55435 soc.cpu.instr_jal
.sym 55437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 55438 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55439 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 55443 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55444 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55445 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55446 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55449 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 55450 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55451 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55452 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55455 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 55456 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55457 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55458 soc.cpu.instr_jal
.sym 55461 soc.cpu.reg_out[17]
.sym 55462 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55463 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 55467 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55468 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 55470 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 55473 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 55475 soc.cpu.instr_jal
.sym 55476 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 55479 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 55480 soc.cpu.reg_out[19]
.sym 55482 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55483 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55486 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 55487 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 55489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 55490 soc.cpu.decoded_imm_j[1]
.sym 55491 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 55492 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 55493 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 55499 soc.cpu.reg_out[30]
.sym 55501 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55502 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 55503 soc.mem_rdata[30]
.sym 55505 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 55510 soc.cpu.decoded_imm[19]
.sym 55511 soc.cpu.decoded_imm[11]
.sym 55512 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 55514 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55515 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 55516 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 55517 soc.cpu.instr_timer
.sym 55518 soc.cpu.mem_state[0]
.sym 55519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 55520 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55521 soc.cpu.decoded_imm_j[11]
.sym 55529 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 55530 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 55531 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 55532 soc.cpu.decoded_imm_j[3]
.sym 55533 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 55534 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 55535 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[3]
.sym 55536 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55537 soc.cpu.latched_is_lh
.sym 55538 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55539 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55540 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55541 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 55542 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 55544 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55545 soc.cpu.decoded_imm_j[11]
.sym 55547 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55548 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 55549 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 55551 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55552 soc.cpu.instr_jal
.sym 55553 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 55554 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 55555 soc.cpu.decoded_imm_j[1]
.sym 55556 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55557 soc.mem_rdata[26]
.sym 55558 soc.cpu.latched_is_lb
.sym 55560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 55562 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 55566 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55567 soc.cpu.instr_jal
.sym 55568 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55569 soc.cpu.decoded_imm_j[11]
.sym 55572 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 55573 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 55574 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 55575 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[3]
.sym 55578 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 55579 soc.cpu.instr_jal
.sym 55580 soc.cpu.decoded_imm_j[3]
.sym 55581 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55584 soc.cpu.latched_is_lb
.sym 55585 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 55586 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55587 soc.cpu.latched_is_lh
.sym 55590 soc.mem_rdata[26]
.sym 55591 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 55592 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55593 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55596 soc.cpu.instr_jal
.sym 55597 soc.cpu.decoded_imm_j[1]
.sym 55598 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55599 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 55602 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 55603 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 55604 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 55605 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55609 soc.cpu.mem_state[1]
.sym 55610 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55611 soc.cpu.mem_state[0]
.sym 55612 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 55613 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 55614 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 55615 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 55616 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55622 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 55623 soc.cpu.latched_is_lh
.sym 55624 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55625 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 55626 soc.mem_rdata[29]
.sym 55627 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 55628 soc.mem_rdata[27]
.sym 55630 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 55631 soc.mem_rdata[31]
.sym 55634 soc.cpu.decoded_imm[8]
.sym 55636 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55637 soc.mem_rdata[25]
.sym 55638 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55639 soc.cpu.decoded_imm[7]
.sym 55640 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55641 soc.cpu.decoded_imm[22]
.sym 55642 soc.cpu.mem_state[1]
.sym 55643 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55644 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 55650 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55651 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 55652 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55653 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 55654 soc.cpu.decoded_imm_j[6]
.sym 55656 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 55658 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55659 soc.cpu.mem_rdata_q[29]
.sym 55660 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55661 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55662 soc.cpu.decoded_imm_j[5]
.sym 55663 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[3]
.sym 55664 soc.cpu.decoded_imm_j[7]
.sym 55665 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55666 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55667 soc.cpu.decoded_imm_j[15]
.sym 55668 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 55669 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55673 soc.cpu.instr_jal
.sym 55674 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55675 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 55677 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 55678 soc.cpu.decoded_imm_j[9]
.sym 55684 soc.cpu.instr_jal
.sym 55685 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 55686 soc.cpu.decoded_imm_j[15]
.sym 55689 soc.cpu.instr_jal
.sym 55690 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55691 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55692 soc.cpu.decoded_imm_j[6]
.sym 55695 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55696 soc.cpu.instr_jal
.sym 55697 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55698 soc.cpu.decoded_imm_j[5]
.sym 55701 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55702 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55703 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55704 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[3]
.sym 55707 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55708 soc.cpu.instr_jal
.sym 55709 soc.cpu.mem_rdata_q[29]
.sym 55710 soc.cpu.decoded_imm_j[9]
.sym 55713 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55714 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55715 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 55716 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 55719 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55720 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 55721 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 55722 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55725 soc.cpu.decoded_imm_j[7]
.sym 55726 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55727 soc.cpu.instr_jal
.sym 55728 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 55729 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 55732 soc.cpu.decoded_imm_j[18]
.sym 55733 soc.cpu.decoded_imm_j[16]
.sym 55734 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 55735 soc.cpu.decoded_imm_j[4]
.sym 55736 soc.cpu.decoded_imm_j[19]
.sym 55737 soc.cpu.decoded_imm_j[11]
.sym 55738 soc.cpu.decoded_imm_j[8]
.sym 55739 soc.cpu.decoded_imm_j[17]
.sym 55744 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55745 soc.cpu.mem_rdata_q[29]
.sym 55746 soc.cpu.mem_rdata_q[18]
.sym 55748 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55749 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55750 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 55751 soc.cpu.mem_state[1]
.sym 55753 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55754 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55755 soc.cpu.mem_state[0]
.sym 55757 soc.cpu.decoded_imm[5]
.sym 55758 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 55759 soc.cpu.instr_jal
.sym 55760 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55761 soc.cpu.decoded_imm_j[8]
.sym 55763 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55766 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 55767 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55773 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 55774 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55775 soc.cpu.instr_jal
.sym 55776 soc.cpu.decoded_imm_j[4]
.sym 55777 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 55778 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 55780 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 55782 soc.cpu.decoded_imm_j[8]
.sym 55783 soc.cpu.instr_jal
.sym 55785 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[3]
.sym 55786 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55789 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 55790 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55791 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55792 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55793 soc.cpu.decoded_imm_j[19]
.sym 55795 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55796 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55797 soc.cpu.decoded_imm_j[18]
.sym 55798 soc.cpu.decoded_imm_j[16]
.sym 55799 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55800 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55801 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55803 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 55804 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 55806 soc.cpu.instr_jal
.sym 55807 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 55808 soc.cpu.decoded_imm_j[19]
.sym 55809 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55812 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55814 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 55815 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 55819 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 55820 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55821 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 55824 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55825 soc.cpu.instr_jal
.sym 55827 soc.cpu.decoded_imm_j[16]
.sym 55830 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 55832 soc.cpu.instr_jal
.sym 55833 soc.cpu.decoded_imm_j[4]
.sym 55836 soc.cpu.decoded_imm_j[18]
.sym 55837 soc.cpu.instr_jal
.sym 55839 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 55842 soc.cpu.decoded_imm_j[8]
.sym 55843 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55844 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55845 soc.cpu.instr_jal
.sym 55848 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55849 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55850 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[3]
.sym 55851 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 55852 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 55855 soc.cpu.cpuregs_raddr2[3]
.sym 55856 soc.cpu.decoded_imm_j[10]
.sym 55857 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 55858 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 55859 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55860 soc.cpu.decoded_imm_j[15]
.sym 55861 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55862 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55864 $PACKER_GND_NET
.sym 55865 $PACKER_GND_NET
.sym 55867 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 55868 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55870 soc.cpu.decoded_imm_j[4]
.sym 55871 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 55872 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55875 $PACKER_VCC_NET
.sym 55876 soc.cpu.decoded_imm_j[16]
.sym 55877 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 55878 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 55882 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 55884 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 55885 soc.cpu.instr_jal
.sym 55887 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55888 soc.cpu.decoded_imm[8]
.sym 55890 soc.cpu.decoded_imm[1]
.sym 55896 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55897 soc.cpu.mem_do_rinst
.sym 55898 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55900 soc.cpu.instr_auipc
.sym 55901 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55903 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55907 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55908 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 55909 soc.cpu.cpuregs_raddr1[4]
.sym 55910 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55911 soc.cpu.decoded_imm_j[17]
.sym 55912 soc.cpu.cpuregs_raddr2[3]
.sym 55913 soc.cpu.decoded_imm_j[10]
.sym 55914 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55915 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55917 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55918 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55919 soc.cpu.instr_jal
.sym 55921 soc.cpu.instr_jal
.sym 55922 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 55923 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55924 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55926 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55927 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55929 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55930 soc.cpu.instr_jal
.sym 55931 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55932 soc.cpu.decoded_imm_j[10]
.sym 55941 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55942 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55943 soc.cpu.cpuregs_raddr1[4]
.sym 55944 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55947 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55949 soc.cpu.mem_do_rinst
.sym 55950 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55953 soc.cpu.instr_auipc
.sym 55954 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 55955 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55956 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55959 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55960 soc.cpu.cpuregs_raddr2[3]
.sym 55961 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 55962 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55965 soc.cpu.decoded_imm_j[17]
.sym 55966 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55967 soc.cpu.instr_jal
.sym 55968 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55971 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 55972 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55973 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55974 soc.cpu.instr_auipc
.sym 55975 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55977 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 55978 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55979 soc.cpu.instr_jal
.sym 55980 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 55981 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55982 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 55983 soc.cpu.instr_waitirq
.sym 55984 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55985 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 55990 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55993 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55994 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 55995 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 55996 soc.cpu.instr_auipc
.sym 55997 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55998 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 56001 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 56003 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 56004 soc.cpu.instr_timer
.sym 56005 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56010 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56011 soc.cpu.decoded_imm[17]
.sym 56012 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 56013 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 56019 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 56022 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56023 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56024 soc.cpu.cpuregs_waddr[1]
.sym 56029 soc.cpu.cpuregs_raddr1[1]
.sym 56030 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56031 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56033 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56035 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 56041 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56043 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56045 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 56046 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56047 soc.cpu.cpuregs_raddr1[0]
.sym 56049 soc.cpu.cpuregs_raddr1[3]
.sym 56050 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56052 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56053 soc.cpu.cpuregs_raddr1[0]
.sym 56054 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 56055 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 56059 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 56060 soc.cpu.cpuregs_raddr1[1]
.sym 56061 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56064 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 56065 soc.cpu.cpuregs_raddr1[1]
.sym 56066 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56067 soc.cpu.cpuregs_waddr[1]
.sym 56070 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56071 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56072 soc.cpu.cpuregs_raddr1[3]
.sym 56073 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56076 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 56079 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 56082 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56085 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56088 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 56091 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56094 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56095 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56096 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56097 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56098 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56101 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 56102 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 56103 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 56104 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 56105 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 56106 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 56107 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 56108 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56113 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 56114 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 56115 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 56118 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 56120 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 56122 soc.cpu.instr_jal
.sym 56124 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 56126 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 56128 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 56130 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56133 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 56134 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 56136 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56143 soc.cpu.instr_jal
.sym 56144 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 56145 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 56146 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 56147 soc.cpu.instr_auipc
.sym 56149 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 56150 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 56154 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56155 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 56157 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56158 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 56159 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 56160 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56165 COLHI_SB_LUT4_O_I2[0]
.sym 56167 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 56171 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 56173 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 56175 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 56176 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 56177 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 56178 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 56181 soc.cpu.instr_jal
.sym 56182 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56183 soc.cpu.instr_auipc
.sym 56189 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 56193 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 56195 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 56196 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 56199 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 56200 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 56201 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 56202 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 56205 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 56206 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 56207 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56211 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 56212 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 56213 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 56219 COLHI_SB_LUT4_O_I2[0]
.sym 56221 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56224 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 56225 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 56226 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 56227 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 56228 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 56229 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 56230 soc.cpu.instr_jalr
.sym 56231 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 56236 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 56237 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56238 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 56240 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 56241 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56245 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56246 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 56253 soc.cpu.instr_jalr
.sym 56254 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 56255 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56256 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56257 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 56272 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 56273 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 56274 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 56276 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56278 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56279 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 56281 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 56282 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 56283 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 56284 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56285 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56289 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 56293 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 56294 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 56295 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 56296 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56298 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56300 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56310 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 56311 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 56312 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56313 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 56317 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 56318 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56323 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 56324 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 56328 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 56329 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56330 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 56331 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 56334 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 56335 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 56341 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56342 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 56344 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56345 clk$SB_IO_IN_$glb_clk
.sym 56347 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 56348 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 56349 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56350 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56351 soc.cpu.decoded_rd[0]
.sym 56352 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 56353 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 56354 soc.cpu.decoded_rd[3]
.sym 56359 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56361 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 56362 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56363 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56364 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 56365 soc.cpu.mem_rdata_q[29]
.sym 56366 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56368 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 56370 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 56378 soc.cpu.decoded_rd[2]
.sym 56379 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 56382 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 56395 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56396 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56451 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 56453 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56479 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 56480 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 56481 soc.cpu.instr_auipc
.sym 56482 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 56487 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56488 COMM[0]$SB_IO_OUT
.sym 56489 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56491 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56514 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56515 $PACKER_GND_NET
.sym 56518 SEG[1]$SB_IO_OUT
.sym 56534 SEG[1]$SB_IO_OUT
.sym 56536 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56539 $PACKER_GND_NET
.sym 56603 DBG[3]$SB_IO_OUT
.sym 56697 soc.simpleuart.send_divcnt[0]
.sym 56703 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 56710 iomem_wdata[1]
.sym 56712 DBG[0]$SB_IO_OUT
.sym 56713 iomem_wdata[12]
.sym 56715 $PACKER_VCC_NET
.sym 56716 iomem_wdata[0]
.sym 56717 iomem_wdata[8]
.sym 56743 soc.simpleuart.send_divcnt[0]
.sym 56752 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 56754 soc.simpleuart_reg_div_do[8]
.sym 56760 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56763 iomem_wstrb[0]
.sym 56775 iomem_wstrb[0]
.sym 56782 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 56795 UART_RX_SB_LUT4_I1_I0[3]
.sym 56801 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 56820 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 56821 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 56822 UART_RX_SB_LUT4_I1_I0[3]
.sym 56837 UART_RX_SB_LUT4_I1_I0[3]
.sym 56838 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 56839 iomem_wstrb[0]
.sym 56856 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 56857 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56858 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56859 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 56860 soc.simpleuart_reg_div_do[0]
.sym 56861 soc.simpleuart_reg_div_do[1]
.sym 56862 soc.simpleuart_reg_div_do[2]
.sym 56863 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 56870 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 56873 DBG[2]$SB_IO_OUT
.sym 56876 iomem_wdata[15]
.sym 56881 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56886 iomem_wdata[5]
.sym 56887 iomem_wstrb[2]
.sym 56888 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 56891 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 56899 soc.simpleuart_reg_div_do[3]
.sym 56901 iomem_wdata[10]
.sym 56903 soc.simpleuart_reg_div_do[6]
.sym 56904 iomem_wdata[8]
.sym 56909 soc.simpleuart_reg_div_do[7]
.sym 56915 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 56916 soc.simpleuart.recv_divcnt[3]
.sym 56919 soc.simpleuart_reg_div_do[2]
.sym 56920 soc.simpleuart.recv_divcnt[7]
.sym 56921 soc.simpleuart.recv_divcnt[1]
.sym 56924 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 56926 soc.simpleuart_reg_div_do[1]
.sym 56930 soc.simpleuart_reg_div_do[3]
.sym 56936 soc.simpleuart.recv_divcnt[3]
.sym 56937 soc.simpleuart_reg_div_do[3]
.sym 56938 soc.simpleuart.recv_divcnt[1]
.sym 56939 soc.simpleuart_reg_div_do[1]
.sym 56944 soc.simpleuart_reg_div_do[6]
.sym 56951 soc.simpleuart_reg_div_do[1]
.sym 56957 soc.simpleuart_reg_div_do[7]
.sym 56963 iomem_wdata[10]
.sym 56966 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 56967 soc.simpleuart_reg_div_do[7]
.sym 56968 soc.simpleuart_reg_div_do[2]
.sym 56969 soc.simpleuart.recv_divcnt[7]
.sym 56972 iomem_wdata[8]
.sym 56976 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 56977 clk$SB_IO_IN_$glb_clk
.sym 56978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56990 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 56993 soc.simpleuart_reg_div_do[10]
.sym 56994 iomem_wdata[2]
.sym 57000 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 57001 iomem_wdata[1]
.sym 57002 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 57005 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 57009 soc.simpleuart_reg_div_do[1]
.sym 57010 soc.simpleuart_reg_div_do[10]
.sym 57013 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 57020 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 57022 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 57023 soc.simpleuart.recv_divcnt[3]
.sym 57024 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 57025 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 57027 soc.simpleuart.recv_divcnt[7]
.sym 57028 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 57029 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 57030 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 57031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57032 soc.simpleuart.recv_divcnt[4]
.sym 57033 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 57034 soc.simpleuart.recv_divcnt[6]
.sym 57035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57041 soc.simpleuart.recv_divcnt[1]
.sym 57047 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 57052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 57054 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 57055 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 57058 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 57060 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57061 soc.simpleuart.recv_divcnt[1]
.sym 57064 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 57066 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 57067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 57070 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 57072 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 57073 soc.simpleuart.recv_divcnt[3]
.sym 57076 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 57078 soc.simpleuart.recv_divcnt[4]
.sym 57079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57082 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 57084 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 57085 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 57088 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 57090 soc.simpleuart.recv_divcnt[6]
.sym 57091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 57094 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 57096 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 57097 soc.simpleuart.recv_divcnt[7]
.sym 57113 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 57117 soc.simpleuart_reg_div_do[13]
.sym 57118 soc.spimemio.dout_data[4]
.sym 57120 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57124 soc.spimemio.dout_data[1]
.sym 57127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 57130 soc.simpleuart_reg_div_do[7]
.sym 57132 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57134 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57135 soc.simpleuart.send_divcnt[0]
.sym 57136 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57137 soc.cpu.trap_SB_LUT4_I2_O
.sym 57138 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 57144 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 57145 soc.simpleuart.recv_divcnt[10]
.sym 57146 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 57147 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 57148 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 57150 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 57151 soc.simpleuart.recv_divcnt[8]
.sym 57152 soc.simpleuart.recv_divcnt[9]
.sym 57153 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 57154 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 57156 soc.simpleuart.recv_divcnt[13]
.sym 57157 soc.simpleuart.recv_divcnt[14]
.sym 57158 soc.simpleuart.recv_divcnt[15]
.sym 57160 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 57165 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 57168 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 57175 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 57177 soc.simpleuart.recv_divcnt[8]
.sym 57178 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 57181 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 57183 soc.simpleuart.recv_divcnt[9]
.sym 57184 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 57187 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 57189 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 57190 soc.simpleuart.recv_divcnt[10]
.sym 57193 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 57195 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 57196 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 57199 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 57201 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 57202 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 57205 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 57207 soc.simpleuart.recv_divcnt[13]
.sym 57208 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 57211 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 57213 soc.simpleuart.recv_divcnt[14]
.sym 57214 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 57217 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 57219 soc.simpleuart.recv_divcnt[15]
.sym 57220 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 57238 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 57239 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 57240 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 57243 iomem_wdata[1]
.sym 57244 soc.simpleuart_reg_div_do[6]
.sym 57246 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 57252 soc.simpleuart_reg_div_do[8]
.sym 57254 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57255 iomem_wstrb[0]
.sym 57256 flash_clk_SB_LUT4_I1_I2[3]
.sym 57257 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 57258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 57259 $PACKER_VCC_NET
.sym 57261 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 57266 soc.simpleuart.recv_divcnt[16]
.sym 57267 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 57269 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 57270 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 57272 soc.simpleuart.recv_divcnt[22]
.sym 57275 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 57276 soc.simpleuart.recv_divcnt[18]
.sym 57277 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 57279 soc.simpleuart.recv_divcnt[21]
.sym 57281 soc.simpleuart.recv_divcnt[23]
.sym 57283 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 57285 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 57287 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 57290 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 57292 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 57293 soc.simpleuart.recv_divcnt[19]
.sym 57298 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 57300 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 57301 soc.simpleuart.recv_divcnt[16]
.sym 57304 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 57306 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 57307 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 57310 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 57312 soc.simpleuart.recv_divcnt[18]
.sym 57313 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 57316 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 57318 soc.simpleuart.recv_divcnt[19]
.sym 57319 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 57322 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 57324 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 57325 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 57328 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 57330 soc.simpleuart.recv_divcnt[21]
.sym 57331 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 57334 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 57336 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 57337 soc.simpleuart.recv_divcnt[22]
.sym 57340 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 57342 soc.simpleuart.recv_divcnt[23]
.sym 57343 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 57361 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 57363 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 57365 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 57372 iomem_wdata[0]
.sym 57373 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 57374 iomem_wstrb[2]
.sym 57375 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 57376 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 57377 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 57378 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 57382 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 57383 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 57384 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 57389 soc.simpleuart.recv_divcnt[24]
.sym 57390 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 57391 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 57392 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 57393 soc.simpleuart.recv_divcnt[28]
.sym 57394 soc.simpleuart.recv_divcnt[29]
.sym 57396 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 57398 soc.simpleuart.recv_divcnt[25]
.sym 57399 soc.simpleuart.recv_divcnt[26]
.sym 57400 soc.simpleuart.recv_divcnt[27]
.sym 57403 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 57404 soc.simpleuart.recv_divcnt[31]
.sym 57405 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 57407 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 57408 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 57415 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 57421 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 57423 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 57424 soc.simpleuart.recv_divcnt[24]
.sym 57427 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 57429 soc.simpleuart.recv_divcnt[25]
.sym 57430 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 57433 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 57435 soc.simpleuart.recv_divcnt[26]
.sym 57436 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 57439 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 57441 soc.simpleuart.recv_divcnt[27]
.sym 57442 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 57445 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 57447 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 57448 soc.simpleuart.recv_divcnt[28]
.sym 57451 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 57453 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 57454 soc.simpleuart.recv_divcnt[29]
.sym 57457 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 57459 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 57460 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 57463 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57465 soc.simpleuart.recv_divcnt[31]
.sym 57466 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 57471 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 57472 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 57473 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 57474 flash_clk_SB_LUT4_I1_I2[3]
.sym 57475 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[1]
.sym 57476 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 57477 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 57478 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 57483 soc.simpleuart.send_divcnt[20]
.sym 57488 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 57490 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 57492 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 57496 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 57497 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 57499 iomem_wdata[27]
.sym 57500 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 57501 soc.simpleuart_reg_div_do[16]
.sym 57502 iomem_wdata[25]
.sym 57503 $PACKER_VCC_NET
.sym 57506 soc.simpleuart_reg_div_do[1]
.sym 57507 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57513 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 57517 soc.simpleuart.recv_divcnt[18]
.sym 57518 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 57519 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 57521 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 57528 soc.simpleuart.recv_divcnt[24]
.sym 57531 soc.simpleuart_reg_div_do[24]
.sym 57532 soc.simpleuart_reg_div_do[31]
.sym 57533 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 57537 soc.simpleuart.recv_divcnt[25]
.sym 57538 soc.simpleuart_reg_div_do[18]
.sym 57539 soc.simpleuart_reg_div_do[19]
.sym 57540 soc.simpleuart_reg_div_do[27]
.sym 57542 soc.simpleuart_reg_div_do[25]
.sym 57543 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 57546 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 57547 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 57548 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57552 soc.simpleuart_reg_div_do[31]
.sym 57557 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 57558 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 57559 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 57560 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 57565 soc.simpleuart_reg_div_do[25]
.sym 57569 soc.simpleuart_reg_div_do[19]
.sym 57575 soc.simpleuart_reg_div_do[24]
.sym 57576 soc.simpleuart.recv_divcnt[25]
.sym 57577 soc.simpleuart_reg_div_do[25]
.sym 57578 soc.simpleuart.recv_divcnt[24]
.sym 57582 soc.simpleuart_reg_div_do[18]
.sym 57584 soc.simpleuart.recv_divcnt[18]
.sym 57589 soc.simpleuart_reg_div_do[27]
.sym 57594 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 57595 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 57596 soc.simpleuart.recv_pattern[4]
.sym 57597 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 57598 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 57599 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 57600 soc.simpleuart.recv_pattern[0]
.sym 57601 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 57606 soc.simpleuart_reg_div_do[26]
.sym 57607 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 57609 flash_clk_SB_LUT4_I1_I2[3]
.sym 57610 iomem_addr[16]
.sym 57611 soc.simpleuart_reg_div_do[24]
.sym 57613 iomem_addr[20]
.sym 57614 UART_RX_SB_LUT4_I1_I0[3]
.sym 57615 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 57617 flash_io0_do_SB_LUT4_O_I2[2]
.sym 57618 soc.simpleuart_reg_div_do[7]
.sym 57619 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 57620 flash_clk_SB_LUT4_I1_I2[3]
.sym 57621 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 57622 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57623 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57624 soc.cpu.trap_SB_LUT4_I2_O
.sym 57625 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 57626 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 57627 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57628 iomem_wdata[17]
.sym 57629 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57637 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57646 soc.simpleuart_reg_div_do[16]
.sym 57647 soc.simpleuart_reg_div_do[23]
.sym 57650 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 57652 iomem_wdata[20]
.sym 57654 iomem_wdata[21]
.sym 57656 soc.simpleuart_reg_div_do[24]
.sym 57662 soc.simpleuart_reg_div_do[28]
.sym 57666 soc.simpleuart_reg_div_do[26]
.sym 57671 iomem_wdata[20]
.sym 57677 soc.simpleuart_reg_div_do[28]
.sym 57682 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 57689 soc.simpleuart_reg_div_do[16]
.sym 57694 soc.simpleuart_reg_div_do[26]
.sym 57698 soc.simpleuart_reg_div_do[24]
.sym 57707 soc.simpleuart_reg_div_do[23]
.sym 57710 iomem_wdata[21]
.sym 57714 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57715 clk$SB_IO_IN_$glb_clk
.sym 57716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57729 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 57730 iomem_addr[6]
.sym 57731 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57732 $PACKER_VCC_NET
.sym 57734 iomem_addr[8]
.sym 57735 soc.simpleuart_reg_div_do[23]
.sym 57736 iomem_wdata[7]
.sym 57741 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57745 soc.simpleuart_reg_div_do[8]
.sym 57747 iomem_wstrb[0]
.sym 57751 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 57760 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57763 iomem_wdata[16]
.sym 57765 iomem_wstrb[0]
.sym 57767 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57771 iomem_wstrb[3]
.sym 57775 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57780 iomem_wstrb[2]
.sym 57783 UART_RX_SB_LUT4_I1_I0[3]
.sym 57788 iomem_wdata[17]
.sym 57789 iomem_wdata[22]
.sym 57791 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57792 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57793 UART_RX_SB_LUT4_I1_I0[3]
.sym 57797 iomem_wdata[17]
.sym 57803 UART_RX_SB_LUT4_I1_I0[3]
.sym 57804 iomem_wstrb[0]
.sym 57806 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57811 iomem_wdata[16]
.sym 57815 iomem_wstrb[2]
.sym 57817 UART_RX_SB_LUT4_I1_I0[3]
.sym 57818 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57827 UART_RX_SB_LUT4_I1_I0[3]
.sym 57829 iomem_wstrb[3]
.sym 57830 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57834 iomem_wdata[22]
.sym 57837 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57838 clk$SB_IO_IN_$glb_clk
.sym 57839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57852 iomem_addr[13]
.sym 57855 iomem_wdata[29]
.sym 57856 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57857 iomem_addr[12]
.sym 57858 iomem_addr[14]
.sym 57859 iomem_wdata[16]
.sym 57863 iomem_addr[10]
.sym 57864 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 57866 iomem_wstrb[2]
.sym 57867 soc.simpleuart_reg_div_do[16]
.sym 57869 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57872 iomem_wdata[0]
.sym 57873 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 57875 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 57884 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57889 iomem_addr[5]
.sym 57899 iomem_addr[6]
.sym 57902 iomem_addr[3]
.sym 57904 iomem_addr[9]
.sym 57905 iomem_addr[4]
.sym 57908 iomem_addr[8]
.sym 57911 iomem_addr[7]
.sym 57916 iomem_addr[8]
.sym 57920 iomem_addr[4]
.sym 57929 iomem_addr[3]
.sym 57932 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57941 iomem_addr[9]
.sym 57946 iomem_addr[5]
.sym 57951 iomem_addr[7]
.sym 57957 iomem_addr[6]
.sym 57975 iomem_addr[21]
.sym 57976 iomem_addr[7]
.sym 57978 iomem_addr[18]
.sym 57981 iomem_addr[16]
.sym 57982 iomem_addr[11]
.sym 57987 soc.simpleuart.recv_pattern[7]
.sym 57988 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 57990 iomem_addr[19]
.sym 57991 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 57992 iomem_addr[15]
.sym 57993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 57994 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 57995 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 57996 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 57997 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 58004 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 58005 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 58006 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 58007 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 58009 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 58010 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 58011 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 58016 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 58036 $nextpnr_ICESTORM_LC_50$O
.sym 58038 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 58042 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 58044 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 58048 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 58050 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 58054 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 58057 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 58060 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 58062 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 58066 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 58068 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 58072 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 58075 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 58078 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 58081 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 58092 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 58093 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58098 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58100 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 58101 iomem_addr[12]
.sym 58102 iomem_addr[19]
.sym 58103 UART_RX_SB_LUT4_I1_I0[3]
.sym 58104 iomem_addr[6]
.sym 58106 iomem_addr[22]
.sym 58107 iomem_addr[3]
.sym 58108 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 58109 iomem_addr[17]
.sym 58110 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58111 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58113 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58114 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58116 soc.cpu.trap_SB_LUT4_I2_O
.sym 58117 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 58118 iomem_addr[15]
.sym 58119 iomem_addr[18]
.sym 58120 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 58121 iomem_addr[22]
.sym 58122 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 58127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58129 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 58132 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58133 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 58134 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58136 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 58138 $PACKER_VCC_NET
.sym 58147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58152 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 58159 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 58162 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 58165 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 58167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 58171 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 58174 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58177 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 58179 $PACKER_VCC_NET
.sym 58180 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58183 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 58186 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 58189 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 58191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58195 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 58198 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 58201 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 58204 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58209 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58210 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 58211 iomem_addr[15]
.sym 58212 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58213 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58215 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 58224 $PACKER_VCC_NET
.sym 58225 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 58226 iomem_wdata[1]
.sym 58227 iomem_addr[8]
.sym 58230 iomem_addr[19]
.sym 58231 iomem_addr[9]
.sym 58233 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 58234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58235 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58236 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58237 soc.simpleuart_reg_div_do[8]
.sym 58239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 58240 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58242 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58243 iomem_wstrb[0]
.sym 58244 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58245 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 58257 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58260 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58265 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58266 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58274 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58277 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58281 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58282 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 58285 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58288 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 58291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58294 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 58296 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58300 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 58303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58306 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 58308 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58312 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 58314 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58318 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 58321 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58324 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58326 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58332 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58333 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58334 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 58335 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58336 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 58338 iomem_addr[24]
.sym 58339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58345 iomem_addr[16]
.sym 58350 soc.simpleuart.recv_buf_valid
.sym 58355 iomem_addr[15]
.sym 58356 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 58358 iomem_wstrb[2]
.sym 58359 soc.cpu.next_pc[26]
.sym 58360 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 58361 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58362 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 58363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 58364 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 58365 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58366 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58368 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58385 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 58392 $PACKER_VCC_NET
.sym 58393 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58397 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58398 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58400 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58404 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58405 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 58408 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58411 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 58413 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58417 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 58420 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58423 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 58425 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58429 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 58432 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58435 $nextpnr_ICESTORM_LC_51$I3
.sym 58437 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58441 $nextpnr_ICESTORM_LC_51$COUT
.sym 58443 $PACKER_VCC_NET
.sym 58445 $nextpnr_ICESTORM_LC_51$I3
.sym 58448 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 58450 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58451 $nextpnr_ICESTORM_LC_51$COUT
.sym 58455 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58456 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58457 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58458 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58459 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58460 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58461 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58462 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58467 soc.simpleuart_reg_div_do[31]
.sym 58468 iomem_addr[21]
.sym 58469 iomem_addr[13]
.sym 58475 iomem_addr[23]
.sym 58481 iomem_addr[25]
.sym 58482 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 58483 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58486 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58488 soc.mem_rdata[27]
.sym 58489 iomem_addr[19]
.sym 58490 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 58498 soc.cpu.next_pc[23]
.sym 58499 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 58501 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 58502 soc.cpu.next_pc[30]
.sym 58503 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 58506 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 58508 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 58510 soc.cpu.next_pc[25]
.sym 58511 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58513 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 58514 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 58515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 58516 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 58517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 58518 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 58519 soc.cpu.next_pc[26]
.sym 58520 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 58521 soc.cpu.next_pc[28]
.sym 58522 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 58523 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 58524 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 58525 soc.cpu.next_pc[29]
.sym 58526 iomem_addr[27]
.sym 58527 soc.cpu.next_pc[19]
.sym 58529 soc.cpu.next_pc[28]
.sym 58530 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 58531 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58532 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 58535 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 58536 soc.cpu.next_pc[19]
.sym 58537 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 58538 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58541 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58542 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 58543 soc.cpu.next_pc[23]
.sym 58544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 58547 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 58548 soc.cpu.next_pc[29]
.sym 58549 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 58550 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58553 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58554 soc.cpu.next_pc[26]
.sym 58555 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 58556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 58559 soc.cpu.next_pc[25]
.sym 58560 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 58561 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 58562 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58568 iomem_addr[27]
.sym 58571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 58572 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 58573 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58574 soc.cpu.next_pc[30]
.sym 58575 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 58576 clk$SB_IO_IN_$glb_clk
.sym 58585 iomem_ready_SB_LUT4_I3_I1[6]
.sym 58588 soc.cpu.instr_jal
.sym 58589 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58592 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58594 soc.cpu.next_pc[23]
.sym 58595 soc.simpleuart_reg_div_do[26]
.sym 58598 UART_RX_SB_LUT4_I1_I0[3]
.sym 58601 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58602 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58603 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 58606 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58607 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58609 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 58610 soc.mem_rdata[28]
.sym 58611 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58612 soc.cpu.trap_SB_LUT4_I2_O
.sym 58619 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58622 iomem_addr[29]
.sym 58624 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58626 iomem_addr[30]
.sym 58627 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58628 soc.mem_rdata[17]
.sym 58631 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58633 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58634 iomem_addr[31]
.sym 58635 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58638 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58643 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 58644 soc.mem_rdata[25]
.sym 58648 soc.mem_rdata[27]
.sym 58650 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 58658 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58659 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58660 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 58661 soc.mem_rdata[27]
.sym 58670 iomem_addr[30]
.sym 58672 iomem_addr[29]
.sym 58673 iomem_addr[31]
.sym 58682 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58683 soc.mem_rdata[17]
.sym 58684 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58685 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 58688 soc.mem_rdata[25]
.sym 58689 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58690 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58691 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58694 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58695 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58696 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58697 soc.mem_rdata[25]
.sym 58702 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 58703 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 58705 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58706 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 58707 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 58708 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 58713 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58715 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58721 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 58724 soc.mem_rdata[17]
.sym 58725 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58727 iomem_wstrb[0]
.sym 58728 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58729 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 58730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 58731 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58732 soc.mem_rdata[19]
.sym 58733 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58734 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 58735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 58736 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58742 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58745 soc.mem_rdata[26]
.sym 58746 soc.mem_rdata[24]
.sym 58747 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58748 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 58753 soc.mem_rdata[26]
.sym 58754 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58755 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58756 soc.mem_rdata[29]
.sym 58757 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58758 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 58760 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 58762 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58763 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 58765 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58766 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58767 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58769 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 58770 soc.mem_rdata[28]
.sym 58772 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58775 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58776 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58777 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 58778 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58781 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58782 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58783 soc.mem_rdata[26]
.sym 58784 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58787 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58788 soc.mem_rdata[29]
.sym 58789 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 58790 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58793 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58794 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58795 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58796 soc.mem_rdata[24]
.sym 58799 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58802 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58805 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58806 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58807 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58808 soc.mem_rdata[26]
.sym 58811 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 58812 soc.mem_rdata[28]
.sym 58813 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58814 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58817 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58818 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 58820 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 58824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 58825 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 58826 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[2]
.sym 58827 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58828 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 58829 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58830 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58831 iomem_wstrb[0]
.sym 58836 soc.mem_rdata[21]
.sym 58838 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 58840 soc.mem_rdata[25]
.sym 58841 soc.mem_rdata[26]
.sym 58842 soc.mem_rdata[24]
.sym 58843 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58844 soc.mem_rdata[23]
.sym 58846 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58848 soc.cpu.next_pc[26]
.sym 58849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 58850 iomem_wstrb[2]
.sym 58851 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58854 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 58855 soc.cpu.next_pc[26]
.sym 58856 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 58857 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58859 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58866 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 58868 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 58869 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58871 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58872 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 58873 soc.mem_rdata[31]
.sym 58874 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58875 soc.mem_rdata[16]
.sym 58877 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58878 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58879 soc.mem_rdata[30]
.sym 58880 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58881 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58882 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 58883 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58885 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58888 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 58890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 58891 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58892 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58893 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58895 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 58896 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 58898 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58899 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58900 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58901 soc.mem_rdata[30]
.sym 58904 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 58905 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58906 soc.mem_rdata[16]
.sym 58907 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58910 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58911 soc.mem_rdata[31]
.sym 58912 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58913 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 58916 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 58917 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 58918 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 58919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 58922 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58924 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58925 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58928 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 58931 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58935 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 58936 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58937 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 58940 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 58941 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58942 soc.mem_rdata[31]
.sym 58943 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58947 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 58948 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 58949 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 58951 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 58952 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58953 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58954 iomem_wstrb[2]
.sym 58964 iomem_wstrb[0]
.sym 58968 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58970 soc.mem_rdata[28]
.sym 58971 soc.mem_rdata[24]
.sym 58973 soc.cpu.reg_out[20]
.sym 58974 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58976 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58979 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 58980 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 58981 soc.cpu.reg_out[23]
.sym 58989 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 58990 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 58991 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 58992 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 58993 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 58994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 58997 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 58998 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 58999 soc.mem_rdata[17]
.sym 59000 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 59002 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[2]
.sym 59003 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 59004 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 59007 soc.mem_rdata[20]
.sym 59008 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59010 soc.mem_rdata[23]
.sym 59011 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 59013 soc.cpu.cpu_state[3]
.sym 59016 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59017 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 59018 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59021 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59022 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59023 soc.mem_rdata[17]
.sym 59024 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59027 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 59028 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 59029 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 59033 soc.mem_rdata[23]
.sym 59034 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59035 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59036 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59039 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 59040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 59041 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[2]
.sym 59042 soc.cpu.cpu_state[3]
.sym 59046 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 59047 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 59048 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 59051 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 59052 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 59054 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 59057 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59058 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59059 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 59060 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59063 soc.mem_rdata[20]
.sym 59064 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59065 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59066 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59070 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 59072 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 59073 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 59074 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 59075 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 59077 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 59082 soc.cpu.mem_state[1]
.sym 59083 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 59084 soc.cpu.instr_jal
.sym 59085 soc.mem_rdata[26]
.sym 59086 soc.mem_valid
.sym 59087 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 59089 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 59094 soc.cpu.decoded_imm_j[6]
.sym 59095 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 59096 soc.cpu.reg_out[17]
.sym 59097 soc.cpu.reg_out[18]
.sym 59098 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59099 soc.cpu.cpuregs_raddr2[3]
.sym 59100 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 59101 soc.cpu.instr_jal
.sym 59102 soc.cpu.decoded_imm_j[1]
.sym 59103 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59104 soc.cpu.instr_jal
.sym 59111 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 59114 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59115 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 59117 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59118 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 59119 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 59121 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 59122 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3[2]
.sym 59124 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 59125 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 59126 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 59128 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 59129 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 59130 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 59133 soc.cpu.instr_jal
.sym 59137 soc.cpu.instr_jal
.sym 59138 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59141 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 59142 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 59150 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 59151 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 59152 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 59157 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59158 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 59159 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 59162 soc.cpu.instr_jal
.sym 59163 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 59164 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 59165 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 59168 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59170 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3[2]
.sym 59171 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 59174 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 59175 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 59176 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 59177 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59180 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 59181 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 59182 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 59183 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 59186 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 59187 soc.cpu.instr_jal
.sym 59188 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 59189 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 59191 clk$SB_IO_IN_$glb_clk
.sym 59192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 59196 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 59197 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 59198 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 59207 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59209 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 59215 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 59216 soc.cpu.mem_state[0]
.sym 59217 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 59218 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 59219 soc.cpu.decoded_imm_j[15]
.sym 59220 soc.cpu.decoded_imm_j[11]
.sym 59221 soc.cpu.mem_state[0]
.sym 59223 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 59224 soc.cpu.reg_out[17]
.sym 59225 soc.mem_rdata[19]
.sym 59226 soc.cpu.decoded_imm_j[9]
.sym 59228 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59234 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59235 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 59236 soc.mem_rdata[19]
.sym 59239 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2]
.sym 59240 soc.mem_rdata[30]
.sym 59241 UART_RX_SB_LUT4_I1_I0[3]
.sym 59242 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 59245 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[0]
.sym 59246 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[1]
.sym 59247 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 59252 soc.cpu.cpu_state[0]
.sym 59254 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59255 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 59256 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 59257 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 59258 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59260 soc.cpu.clear_prefetched_high_word_q
.sym 59261 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 59262 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59263 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 59264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 59265 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 59267 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 59269 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 59270 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[1]
.sym 59273 soc.cpu.clear_prefetched_high_word_q
.sym 59274 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 59275 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 59276 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 59280 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 59282 UART_RX_SB_LUT4_I1_I0[3]
.sym 59285 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59286 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59287 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59288 soc.mem_rdata[30]
.sym 59291 soc.cpu.cpu_state[0]
.sym 59297 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59298 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59299 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59300 soc.mem_rdata[19]
.sym 59303 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[0]
.sym 59304 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 59306 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2]
.sym 59309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 59310 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 59311 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 59312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59315 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59317 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59318 soc.cpu.clear_prefetched_high_word_q
.sym 59319 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59321 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 59322 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 59323 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 59335 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 59338 soc.cpu.mem_state[1]
.sym 59340 soc.cpu.decoded_imm_j[18]
.sym 59341 soc.cpu.mem_do_rinst
.sym 59342 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 59344 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 59345 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 59346 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59347 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 59348 soc.cpu.decoded_imm_j[19]
.sym 59349 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 59351 soc.cpu.next_pc[26]
.sym 59357 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 59359 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59360 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59361 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59363 soc.mem_rdata[29]
.sym 59365 soc.mem_rdata[27]
.sym 59368 soc.mem_rdata[28]
.sym 59370 soc.mem_rdata[31]
.sym 59373 soc.mem_rdata[25]
.sym 59374 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59376 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59378 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59385 soc.mem_rdata[24]
.sym 59386 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59390 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59391 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59392 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59393 soc.mem_rdata[27]
.sym 59396 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59397 soc.mem_rdata[31]
.sym 59398 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59399 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59408 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59409 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59410 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59411 soc.mem_rdata[29]
.sym 59415 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59416 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 59417 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59420 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59421 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59422 soc.mem_rdata[24]
.sym 59423 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59426 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59427 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59428 soc.mem_rdata[25]
.sym 59429 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59432 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59433 soc.mem_rdata[28]
.sym 59434 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 59435 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59436 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59439 soc.cpu.decoded_imm_j[5]
.sym 59440 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 59441 soc.cpu.decoded_imm_j[6]
.sym 59442 soc.cpu.decoded_imm_j[3]
.sym 59443 soc.cpu.decoded_imm_j[9]
.sym 59444 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 59445 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 59446 soc.cpu.decoded_imm_j[7]
.sym 59450 soc.cpu.instr_jalr
.sym 59452 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 59453 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59457 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 59458 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59461 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 59463 soc.cpu.mem_rdata_q[16]
.sym 59465 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59466 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 59467 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 59468 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59469 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 59470 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59471 soc.mem_rdata[24]
.sym 59472 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 59473 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59480 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59486 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59488 soc.cpu.mem_state[1]
.sym 59489 soc.cpu.mem_rdata_q[16]
.sym 59490 soc.cpu.mem_state[0]
.sym 59493 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 59494 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 59495 soc.cpu.mem_rdata_q[18]
.sym 59496 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59498 soc.cpu.mem_state[0]
.sym 59501 soc.cpu.mem_do_rinst
.sym 59502 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 59504 soc.cpu.instr_auipc
.sym 59506 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59507 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 59508 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59509 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 59511 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 59513 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59514 soc.cpu.mem_state[0]
.sym 59515 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 59516 soc.cpu.mem_state[1]
.sym 59519 soc.cpu.instr_auipc
.sym 59520 soc.cpu.mem_rdata_q[16]
.sym 59521 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59522 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59525 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59526 soc.cpu.mem_state[1]
.sym 59527 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 59528 soc.cpu.mem_state[0]
.sym 59531 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59532 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59533 soc.cpu.instr_auipc
.sym 59534 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 59537 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59538 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59539 soc.cpu.mem_rdata_q[18]
.sym 59540 soc.cpu.instr_auipc
.sym 59543 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59544 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 59550 soc.cpu.mem_do_rinst
.sym 59552 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 59555 soc.cpu.mem_do_rinst
.sym 59556 soc.cpu.mem_state[0]
.sym 59557 soc.cpu.mem_state[1]
.sym 59558 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 59559 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59561 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 59562 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59563 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 59564 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59565 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59566 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59567 COLHI_SB_LUT4_O_I2[0]
.sym 59568 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59569 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 59575 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59578 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 59580 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59581 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 59582 soc.cpu.mem_rdata_q[29]
.sym 59584 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 59585 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 59586 soc.cpu.decoded_imm_j[6]
.sym 59587 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59588 soc.cpu.instr_jal
.sym 59589 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59590 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59591 soc.cpu.cpuregs_raddr2[3]
.sym 59594 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 59596 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 59597 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 59604 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 59608 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59611 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59613 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 59616 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59619 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59622 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59623 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59629 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59630 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59631 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 59632 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59634 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 59638 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59639 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 59642 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 59643 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59650 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59655 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 59656 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 59657 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59660 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59663 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59667 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59669 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59673 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 59674 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59675 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59680 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59681 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59682 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3]
.sym 59686 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59687 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 59688 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59689 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 59690 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59691 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59692 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 59697 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59698 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 59699 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 59703 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 59704 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 59706 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 59709 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59710 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 59711 soc.cpu.decoded_imm_j[15]
.sym 59712 gpio_in[0]
.sym 59713 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59715 COLHI_SB_LUT4_O_I2[0]
.sym 59716 soc.cpu.decoded_imm_j[11]
.sym 59717 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59718 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59719 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 59720 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59727 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59729 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59730 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59732 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59733 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59736 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59737 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59738 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59740 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59741 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59742 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59743 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59744 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59745 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59746 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59748 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59749 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59751 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59752 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59753 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59754 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59755 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59756 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59760 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59761 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59765 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59767 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59768 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59771 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59772 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59773 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59774 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59777 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59778 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59779 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59780 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59783 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59784 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 59785 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 59786 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59790 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59791 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59792 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 59795 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59797 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59798 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59801 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59802 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59803 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59804 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59805 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59808 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59809 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 59810 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59811 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59812 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59813 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 59814 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59815 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59822 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 59823 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59824 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 59826 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 59827 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 59828 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59830 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 59837 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 59838 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 59839 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59840 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59842 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59849 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3]
.sym 59850 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59851 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 59852 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59853 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 59854 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59855 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 59856 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59857 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59858 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59859 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 59862 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59864 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 59865 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59866 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 59868 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 59869 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59870 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59873 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 59874 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59875 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59876 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59877 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59878 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 59880 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59882 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59883 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59888 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59889 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 59890 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59891 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 59894 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3]
.sym 59895 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59896 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 59897 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 59900 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 59901 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 59902 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 59903 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 59906 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59907 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59908 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 59909 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59913 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 59914 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 59915 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 59918 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59919 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59920 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59921 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 59924 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59925 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59926 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59927 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 59928 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59929 clk$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 59932 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59933 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59934 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 59935 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 59936 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59937 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 59938 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59939 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 59943 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59944 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59945 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 59948 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 59949 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59952 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59957 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 59960 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59962 soc.cpu.instr_waitirq
.sym 59965 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59966 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59973 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 59974 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 59977 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 59978 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59979 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 59981 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 59983 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 59984 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 59987 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 59989 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 59992 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 59993 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 59997 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59998 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 59999 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 60000 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 60005 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 60006 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 60007 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 60008 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 60013 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 60014 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60017 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60020 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 60023 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 60024 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 60025 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 60026 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 60031 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60032 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 60035 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 60036 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60038 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 60041 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60043 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60048 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 60049 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 60050 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60054 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60055 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 60056 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60057 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60058 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60059 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60060 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60061 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 60063 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 60067 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 60069 display.refresh_timer_state[0]
.sym 60072 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 60076 soc.cpu.mem_rdata_q[29]
.sym 60077 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 60082 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 60084 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 60086 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 60087 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 60088 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 60096 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60097 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 60100 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 60101 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 60102 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60104 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 60108 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 60109 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 60110 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 60111 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60113 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60115 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60117 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60118 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60120 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 60121 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60122 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60123 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60124 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60125 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60128 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60130 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 60131 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60134 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60135 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 60140 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60141 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60142 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60143 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 60147 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60148 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60149 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 60152 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60153 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60154 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 60155 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 60158 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60159 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60160 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 60161 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 60164 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60165 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60166 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 60167 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60170 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60172 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60174 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60177 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60178 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 60179 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 60180 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60181 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60182 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60183 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60184 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 60189 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 60190 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60193 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 60195 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 60199 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 60200 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 60201 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60203 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 60204 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60205 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60206 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 60208 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 60210 soc.cpu.instr_jalr
.sym 60211 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60218 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60219 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60220 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60221 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 60222 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60223 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60224 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 60225 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 60227 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60228 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60229 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 60230 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 60231 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60232 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 60233 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 60234 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 60235 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60236 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60237 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60239 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 60240 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 60241 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 60242 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60243 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 60244 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 60245 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60246 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60247 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60249 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60251 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 60252 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 60253 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 60254 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 60258 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60259 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 60263 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 60264 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60265 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 60266 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60269 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60270 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60271 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 60272 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60275 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60276 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 60277 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 60278 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 60282 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60283 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60284 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 60287 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60288 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 60289 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60290 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60293 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 60294 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60295 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60296 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 60297 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 60298 clk$SB_IO_IN_$glb_clk
.sym 60308 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 60309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 60310 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 60316 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 60317 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 60319 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 60327 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 60374 UART_TX$SB_IO_OUT
.sym 60387 UART_TX$SB_IO_OUT
.sym 60399 soc.spimemio.config_clk
.sym 60401 flash_io3_do_SB_LUT4_O_I2[0]
.sym 60403 flash_io1_do_SB_LUT4_O_I2[0]
.sym 60404 flash_io0_do_SB_LUT4_O_I2[0]
.sym 60405 flash_io2_do_SB_LUT4_O_I2[0]
.sym 60406 soc.spimemio.config_csb
.sym 60529 soc.spimemio.dout_data[0]
.sym 60536 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 60537 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 60540 flash_io2_do_SB_LUT4_O_I2[0]
.sym 60541 iomem_wdata[9]
.sym 60544 iomem_wdata[5]
.sym 60545 iomem_wdata[7]
.sym 60548 iomem_wdata[5]
.sym 60549 iomem_wdata[0]
.sym 60550 iomem_wdata[4]
.sym 60553 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60555 soc.simpleuart.send_divcnt[0]
.sym 60569 UART_TX$SB_IO_OUT
.sym 60575 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 60581 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60582 soc.simpleuart_reg_div_do[2]
.sym 60588 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60589 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 60590 soc.simpleuart.send_divcnt[0]
.sym 60591 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60592 iomem_wdata[4]
.sym 60612 soc.simpleuart.send_divcnt[0]
.sym 60633 soc.simpleuart_reg_div_do[10]
.sym 60640 soc.simpleuart.send_divcnt[0]
.sym 60675 soc.simpleuart_reg_div_do[10]
.sym 60684 clk$SB_IO_IN_$glb_clk
.sym 60685 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_sr
.sym 60686 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 60687 soc.spimemio.din_tag[0]
.sym 60689 soc.spimemio.din_tag[2]
.sym 60691 soc.spimemio.din_tag[1]
.sym 60692 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 60698 flash_csb$SB_IO_OUT
.sym 60700 flash_io0_di
.sym 60702 flash_io0_oe
.sym 60707 iomem_wdata[11]
.sym 60709 flash_io1_di
.sym 60710 soc.spimemio.dout_data[2]
.sym 60712 soc.simpleuart_reg_div_do[1]
.sym 60714 soc.simpleuart_reg_div_do[2]
.sym 60715 soc.spimemio.state[5]
.sym 60717 flash_clk_SB_LUT4_I1_I2[3]
.sym 60718 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 60720 soc.spimemio.dout_data[5]
.sym 60729 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60732 iomem_wdata[0]
.sym 60733 iomem_wdata[2]
.sym 60734 soc.simpleuart_reg_div_do[8]
.sym 60738 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60740 iomem_wdata[1]
.sym 60747 soc.simpleuart_reg_div_do[0]
.sym 60757 iomem_wdata[4]
.sym 60758 iomem_wdata[5]
.sym 60762 soc.simpleuart_reg_div_do[0]
.sym 60769 iomem_wdata[5]
.sym 60775 iomem_wdata[4]
.sym 60778 soc.simpleuart_reg_div_do[8]
.sym 60785 iomem_wdata[0]
.sym 60793 iomem_wdata[1]
.sym 60798 iomem_wdata[2]
.sym 60803 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60806 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60809 soc.spimemio.dout_data[1]
.sym 60810 soc.spimemio.dout_data[7]
.sym 60811 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 60812 soc.spimemio.dout_data[5]
.sym 60813 soc.spimemio.dout_data[6]
.sym 60814 soc.spimemio.dout_data[4]
.sym 60815 soc.spimemio.dout_data[2]
.sym 60816 soc.spimemio.dout_data[3]
.sym 60824 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60825 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 60828 iomem_wdata[0]
.sym 60833 soc.simpleuart.send_divcnt[0]
.sym 60834 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60838 soc.simpleuart_reg_div_do[0]
.sym 60841 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 60842 soc.spimemio.dout_data[1]
.sym 60850 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 60858 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 60864 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 60865 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 60867 soc.simpleuart.send_divcnt[0]
.sym 60868 soc.simpleuart.send_divcnt[2]
.sym 60869 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 60870 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 60872 soc.simpleuart.send_divcnt[6]
.sym 60873 soc.simpleuart.send_divcnt[7]
.sym 60874 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 60875 soc.simpleuart.send_divcnt[1]
.sym 60876 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 60877 soc.simpleuart.send_divcnt[3]
.sym 60878 soc.simpleuart.send_divcnt[4]
.sym 60879 soc.simpleuart.send_divcnt[5]
.sym 60882 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[0]
.sym 60884 soc.simpleuart.send_divcnt[0]
.sym 60885 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 60888 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[1]
.sym 60890 soc.simpleuart.send_divcnt[1]
.sym 60891 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 60894 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[2]
.sym 60896 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 60897 soc.simpleuart.send_divcnt[2]
.sym 60900 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[3]
.sym 60902 soc.simpleuart.send_divcnt[3]
.sym 60903 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 60906 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[4]
.sym 60908 soc.simpleuart.send_divcnt[4]
.sym 60909 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 60912 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[5]
.sym 60914 soc.simpleuart.send_divcnt[5]
.sym 60915 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 60918 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[6]
.sym 60920 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 60921 soc.simpleuart.send_divcnt[6]
.sym 60924 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[7]
.sym 60926 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 60927 soc.simpleuart.send_divcnt[7]
.sym 60933 soc.simpleuart.send_divcnt[1]
.sym 60934 soc.simpleuart.send_divcnt[2]
.sym 60935 soc.simpleuart.send_divcnt[3]
.sym 60936 soc.simpleuart.send_divcnt[4]
.sym 60937 soc.simpleuart.send_divcnt[5]
.sym 60938 soc.simpleuart.send_divcnt[6]
.sym 60939 soc.simpleuart.send_divcnt[7]
.sym 60943 iomem_addr[15]
.sym 60945 soc.spimemio.dout_data[2]
.sym 60947 soc.spimemio.dout_data[5]
.sym 60950 $PACKER_VCC_NET
.sym 60951 flash_io3_di
.sym 60952 flash_clk_SB_LUT4_I1_I2[3]
.sym 60953 soc.spimemio.dout_data[7]
.sym 60954 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60955 flash_io1_di
.sym 60958 soc.spimemio.dout_data[5]
.sym 60966 soc.spimemio.dout_data[3]
.sym 60967 UART_TX$SB_IO_OUT
.sym 60968 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[7]
.sym 60974 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 60975 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 60977 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 60979 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 60981 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 60983 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 60987 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 60988 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 60989 soc.simpleuart.send_divcnt[8]
.sym 60990 soc.simpleuart.send_divcnt[9]
.sym 60991 soc.simpleuart.send_divcnt[10]
.sym 60992 soc.simpleuart.send_divcnt[11]
.sym 60995 soc.simpleuart.send_divcnt[14]
.sym 60996 soc.simpleuart.send_divcnt[15]
.sym 61001 soc.simpleuart.send_divcnt[12]
.sym 61002 soc.simpleuart.send_divcnt[13]
.sym 61005 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[8]
.sym 61007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 61008 soc.simpleuart.send_divcnt[8]
.sym 61011 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[9]
.sym 61013 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 61014 soc.simpleuart.send_divcnt[9]
.sym 61017 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[10]
.sym 61019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 61020 soc.simpleuart.send_divcnt[10]
.sym 61023 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[11]
.sym 61025 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 61026 soc.simpleuart.send_divcnt[11]
.sym 61029 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[12]
.sym 61031 soc.simpleuart.send_divcnt[12]
.sym 61032 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 61035 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[13]
.sym 61037 soc.simpleuart.send_divcnt[13]
.sym 61038 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 61041 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[14]
.sym 61043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 61044 soc.simpleuart.send_divcnt[14]
.sym 61047 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[15]
.sym 61049 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 61050 soc.simpleuart.send_divcnt[15]
.sym 61055 soc.simpleuart.send_divcnt[8]
.sym 61056 soc.simpleuart.send_divcnt[9]
.sym 61057 soc.simpleuart.send_divcnt[10]
.sym 61058 soc.simpleuart.send_divcnt[11]
.sym 61059 soc.simpleuart.send_divcnt[12]
.sym 61060 soc.simpleuart.send_divcnt[13]
.sym 61061 soc.simpleuart.send_divcnt[14]
.sym 61062 soc.simpleuart.send_divcnt[15]
.sym 61065 $PACKER_VCC_NET
.sym 61067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 61071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 61075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 61081 soc.simpleuart_reg_div_do[2]
.sym 61082 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 61084 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 61085 flash_clk_SB_LUT4_I1_I2[3]
.sym 61086 iomem_wdata[21]
.sym 61087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 61088 soc.simpleuart.send_divcnt[8]
.sym 61089 soc.simpleuart.send_divcnt[7]
.sym 61090 soc.simpleuart.send_divcnt[9]
.sym 61091 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[15]
.sym 61101 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 61102 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 61104 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 61109 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 61110 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 61112 soc.simpleuart.send_divcnt[16]
.sym 61113 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 61114 soc.simpleuart.send_divcnt[18]
.sym 61118 soc.simpleuart.send_divcnt[22]
.sym 61119 soc.simpleuart.send_divcnt[23]
.sym 61120 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 61121 soc.simpleuart.send_divcnt[17]
.sym 61122 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 61123 soc.simpleuart.send_divcnt[19]
.sym 61124 soc.simpleuart.send_divcnt[20]
.sym 61125 soc.simpleuart.send_divcnt[21]
.sym 61128 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[16]
.sym 61130 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 61131 soc.simpleuart.send_divcnt[16]
.sym 61134 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[17]
.sym 61136 soc.simpleuart.send_divcnt[17]
.sym 61137 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 61140 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[18]
.sym 61142 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 61143 soc.simpleuart.send_divcnt[18]
.sym 61146 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[19]
.sym 61148 soc.simpleuart.send_divcnt[19]
.sym 61149 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 61152 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[20]
.sym 61154 soc.simpleuart.send_divcnt[20]
.sym 61155 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 61158 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[21]
.sym 61160 soc.simpleuart.send_divcnt[21]
.sym 61161 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 61164 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[22]
.sym 61166 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 61167 soc.simpleuart.send_divcnt[22]
.sym 61170 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[23]
.sym 61172 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 61173 soc.simpleuart.send_divcnt[23]
.sym 61178 soc.simpleuart.send_divcnt[16]
.sym 61179 soc.simpleuart.send_divcnt[17]
.sym 61180 soc.simpleuart.send_divcnt[18]
.sym 61181 soc.simpleuart.send_divcnt[19]
.sym 61182 soc.simpleuart.send_divcnt[20]
.sym 61183 soc.simpleuart.send_divcnt[21]
.sym 61184 soc.simpleuart.send_divcnt[22]
.sym 61185 soc.simpleuart.send_divcnt[23]
.sym 61191 iomem_wdata[6]
.sym 61194 $PACKER_VCC_NET
.sym 61196 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 61197 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 61198 iomem_wdata[5]
.sym 61200 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 61204 soc.simpleuart.send_divcnt[11]
.sym 61206 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 61207 soc.simpleuart.send_divcnt[22]
.sym 61208 soc.simpleuart.send_divcnt[13]
.sym 61209 iomem_wdata[2]
.sym 61210 soc.simpleuart_reg_div_do[13]
.sym 61211 soc.simpleuart.send_divcnt[16]
.sym 61212 soc.simpleuart.send_divcnt[15]
.sym 61213 flash_clk_SB_LUT4_I1_I2[3]
.sym 61214 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[23]
.sym 61219 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 61226 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 61229 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 61233 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 61235 soc.simpleuart.send_divcnt[24]
.sym 61236 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 61237 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 61238 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 61239 soc.simpleuart.send_divcnt[28]
.sym 61242 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 61244 soc.simpleuart.send_divcnt[25]
.sym 61245 soc.simpleuart.send_divcnt[26]
.sym 61246 soc.simpleuart.send_divcnt[27]
.sym 61248 soc.simpleuart.send_divcnt[29]
.sym 61249 soc.simpleuart.send_divcnt[30]
.sym 61250 soc.simpleuart.send_divcnt[31]
.sym 61251 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[24]
.sym 61253 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 61254 soc.simpleuart.send_divcnt[24]
.sym 61257 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[25]
.sym 61259 soc.simpleuart.send_divcnt[25]
.sym 61260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 61263 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[26]
.sym 61265 soc.simpleuart.send_divcnt[26]
.sym 61266 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 61269 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[27]
.sym 61271 soc.simpleuart.send_divcnt[27]
.sym 61272 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 61275 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[28]
.sym 61277 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 61278 soc.simpleuart.send_divcnt[28]
.sym 61281 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[29]
.sym 61283 soc.simpleuart.send_divcnt[29]
.sym 61284 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 61287 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I3[30]
.sym 61289 soc.simpleuart.send_divcnt[30]
.sym 61290 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 61293 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[3]
.sym 61295 soc.simpleuart.send_divcnt[31]
.sym 61296 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 61301 soc.simpleuart.send_divcnt[24]
.sym 61302 soc.simpleuart.send_divcnt[25]
.sym 61303 soc.simpleuart.send_divcnt[26]
.sym 61304 soc.simpleuart.send_divcnt[27]
.sym 61305 soc.simpleuart.send_divcnt[28]
.sym 61306 soc.simpleuart.send_divcnt[29]
.sym 61307 soc.simpleuart.send_divcnt[30]
.sym 61308 soc.simpleuart.send_divcnt[31]
.sym 61313 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 61317 iomem_wdata[17]
.sym 61321 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61322 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 61323 soc.simpleuart.send_divcnt[0]
.sym 61324 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 61325 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 61326 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 61327 soc.simpleuart_reg_div_do[9]
.sym 61330 soc.simpleuart_reg_div_do[0]
.sym 61331 iomem_wdata[30]
.sym 61333 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 61334 soc.spimemio.dout_data[1]
.sym 61335 soc.simpleuart_reg_div_do[28]
.sym 61336 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 61337 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[3]
.sym 61342 soc.simpleuart_reg_div_do[28]
.sym 61344 soc.simpleuart_reg_div_do[8]
.sym 61345 soc.simpleuart_reg_div_do[9]
.sym 61346 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 61347 soc.simpleuart_reg_div_do[26]
.sym 61348 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[0]
.sym 61349 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 61350 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 61351 soc.simpleuart.send_divcnt[26]
.sym 61354 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[1]
.sym 61355 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 61356 soc.simpleuart_reg_div_do[24]
.sym 61358 soc.simpleuart.send_divcnt[8]
.sym 61359 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 61360 soc.simpleuart.send_divcnt[9]
.sym 61361 soc.simpleuart.send_divcnt[7]
.sym 61362 soc.simpleuart_reg_div_do[7]
.sym 61363 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61364 soc.simpleuart.send_divcnt[11]
.sym 61366 soc.simpleuart.send_divcnt[24]
.sym 61367 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 61368 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 61369 soc.simpleuart.send_divcnt[5]
.sym 61370 soc.simpleuart.send_divcnt[28]
.sym 61371 soc.simpleuart.send_divcnt[29]
.sym 61372 soc.simpleuart_reg_div_do[29]
.sym 61375 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 61376 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[1]
.sym 61377 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[0]
.sym 61378 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[3]
.sym 61381 soc.simpleuart_reg_div_do[24]
.sym 61382 soc.simpleuart.send_divcnt[8]
.sym 61383 soc.simpleuart.send_divcnt[24]
.sym 61384 soc.simpleuart_reg_div_do[8]
.sym 61387 soc.simpleuart.send_divcnt[5]
.sym 61388 soc.simpleuart.send_divcnt[7]
.sym 61389 soc.simpleuart_reg_div_do[7]
.sym 61390 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 61395 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61399 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 61400 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 61401 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 61402 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 61405 soc.simpleuart_reg_div_do[9]
.sym 61406 soc.simpleuart_reg_div_do[28]
.sym 61407 soc.simpleuart.send_divcnt[28]
.sym 61408 soc.simpleuart.send_divcnt[9]
.sym 61411 soc.simpleuart.send_divcnt[29]
.sym 61412 soc.simpleuart_reg_div_do[29]
.sym 61417 soc.simpleuart_reg_div_do[26]
.sym 61418 soc.simpleuart.send_divcnt[11]
.sym 61419 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 61420 soc.simpleuart.send_divcnt[26]
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61424 soc.simpleuart.recv_buf_data[1]
.sym 61425 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 61426 soc.simpleuart.recv_buf_data[4]
.sym 61427 soc.simpleuart.recv_buf_data[5]
.sym 61428 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 61429 soc.simpleuart.recv_buf_data[3]
.sym 61430 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 61431 soc.simpleuart.recv_buf_data[0]
.sym 61439 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 61440 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 61442 iomem_wdata[4]
.sym 61444 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[0]
.sym 61447 soc.simpleuart.send_divcnt[26]
.sym 61448 soc.simpleuart_reg_div_do[27]
.sym 61449 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61450 iomem_wstrb[3]
.sym 61451 flash_clk_SB_LUT4_I1_I2[3]
.sym 61454 soc.simpleuart_reg_div_do[13]
.sym 61455 soc.spimemio.dout_data[5]
.sym 61457 soc.simpleuart.recv_pattern[5]
.sym 61458 soc.simpleuart_reg_div_do[29]
.sym 61459 soc.simpleuart.recv_pattern[1]
.sym 61466 soc.simpleuart.recv_pattern[1]
.sym 61467 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61468 soc.simpleuart.recv_pattern[5]
.sym 61476 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 61477 soc.simpleuart.send_divcnt[22]
.sym 61481 soc.simpleuart.send_divcnt[16]
.sym 61482 soc.simpleuart.send_divcnt[15]
.sym 61484 soc.simpleuart_reg_div_do[29]
.sym 61489 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 61490 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61492 soc.simpleuart_reg_div_do[16]
.sym 61493 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 61494 soc.simpleuart_reg_div_do[15]
.sym 61496 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61498 soc.simpleuart_reg_div_do[15]
.sym 61499 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 61500 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 61501 soc.simpleuart.send_divcnt[15]
.sym 61506 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 61511 soc.simpleuart.recv_pattern[5]
.sym 61517 soc.simpleuart.send_divcnt[16]
.sym 61519 soc.simpleuart_reg_div_do[16]
.sym 61524 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61525 soc.simpleuart.send_divcnt[22]
.sym 61530 soc.simpleuart_reg_div_do[29]
.sym 61535 soc.simpleuart.recv_pattern[1]
.sym 61543 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61544 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61547 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 61550 soc.simpleuart_reg_div_do[29]
.sym 61553 soc.simpleuart_reg_div_do[27]
.sym 61554 soc.simpleuart_reg_div_do[25]
.sym 61559 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 61561 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61563 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61564 iomem_wstrb[2]
.sym 61567 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61568 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61569 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61571 soc.simpleuart.recv_pattern[3]
.sym 61572 soc.simpleuart.recv_pattern[4]
.sym 61573 flash_clk_SB_LUT4_I1_I2[3]
.sym 61575 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61576 soc.simpleuart_reg_div_do[27]
.sym 61577 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61578 soc.simpleuart_reg_div_do[25]
.sym 61580 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 61581 soc.simpleuart_reg_div_do[2]
.sym 61582 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 61604 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 61605 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 61611 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 61614 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 61615 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 61616 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 61617 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 61618 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 61620 $nextpnr_ICESTORM_LC_35$O
.sym 61623 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 61626 soc.cpu.mem_valid_SB_LUT4_I2_I3[1]
.sym 61629 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 61632 soc.cpu.mem_valid_SB_LUT4_I2_I3[2]
.sym 61634 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 61638 soc.cpu.mem_valid_SB_LUT4_I2_I3[3]
.sym 61640 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 61644 soc.cpu.mem_valid_SB_LUT4_I2_I3[4]
.sym 61646 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 61650 soc.cpu.mem_valid_SB_LUT4_I2_I3[5]
.sym 61653 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 61656 soc.cpu.mem_valid_SB_LUT4_I2_I3[6]
.sym 61659 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 61662 soc.cpu.mem_valid_SB_LUT4_I2_I3[7]
.sym 61665 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 61670 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61671 soc.simpleuart.recv_pattern[2]
.sym 61672 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 61673 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61674 soc.simpleuart.recv_pattern[5]
.sym 61675 soc.simpleuart.recv_pattern[1]
.sym 61676 soc.simpleuart.recv_pattern[3]
.sym 61682 iomem_wdata[25]
.sym 61688 soc.simpleuart_reg_div_do[1]
.sym 61689 iomem_wdata[27]
.sym 61691 iomem_addr[19]
.sym 61694 flash_clk_SB_LUT4_I1_I2[3]
.sym 61695 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 61696 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 61697 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61698 soc.simpleuart_reg_div_do[13]
.sym 61699 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 61700 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 61701 iomem_wdata[2]
.sym 61702 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 61703 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 61704 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 61706 soc.cpu.mem_valid_SB_LUT4_I2_I3[7]
.sym 61711 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 61713 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 61718 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 61729 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 61732 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 61737 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61738 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 61742 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 61743 soc.cpu.mem_valid_SB_LUT4_I2_I3[8]
.sym 61746 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 61749 soc.cpu.mem_valid_SB_LUT4_I2_I3[9]
.sym 61751 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 61755 soc.cpu.mem_valid_SB_LUT4_I2_I3[10]
.sym 61758 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 61761 soc.cpu.mem_valid_SB_LUT4_I2_I3[11]
.sym 61763 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 61767 soc.cpu.mem_valid_SB_LUT4_I2_I3[12]
.sym 61769 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 61773 soc.cpu.mem_valid_SB_LUT4_I2_I3[13]
.sym 61776 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 61779 soc.cpu.mem_valid_SB_LUT4_I2_I3[14]
.sym 61781 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61785 soc.cpu.mem_valid_SB_LUT4_I2_I3[15]
.sym 61787 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 61793 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 61794 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 61795 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 61796 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 61797 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 61798 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 61799 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 61800 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 61807 soc.simpleuart.recv_buf_valid
.sym 61808 iomem_addr[5]
.sym 61810 flash_clk_SB_LUT4_I1_I2[3]
.sym 61812 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61814 flash_io3_di
.sym 61816 iomem_addr[15]
.sym 61818 soc.simpleuart.recv_pattern[6]
.sym 61819 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 61820 soc.mem_valid
.sym 61821 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 61822 soc.spimemio.dout_data[1]
.sym 61823 soc.simpleuart_reg_div_do[14]
.sym 61824 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 61825 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61827 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61828 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 61829 soc.cpu.mem_valid_SB_LUT4_I2_I3[15]
.sym 61837 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 61838 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 61845 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 61847 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 61849 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 61850 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 61854 iomem_ready_SB_LUT4_I3_I1[0]
.sym 61860 $PACKER_VCC_NET
.sym 61864 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 61866 soc.cpu.mem_valid_SB_LUT4_I2_I3[16]
.sym 61869 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 61872 soc.cpu.mem_valid_SB_LUT4_I2_I3[17]
.sym 61874 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 61878 soc.cpu.mem_valid_SB_LUT4_I2_I3[18]
.sym 61881 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 61884 soc.cpu.mem_valid_SB_LUT4_I2_I3[19]
.sym 61886 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 61890 soc.cpu.mem_valid_SB_LUT4_I2_I3[20]
.sym 61893 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 61896 soc.cpu.mem_valid_SB_LUT4_I2_I3[21]
.sym 61899 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 61902 soc.cpu.mem_valid_SB_LUT4_I2_I3[22]
.sym 61904 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 61908 soc.cpu.mem_valid_SB_LUT4_I2_I3[23]
.sym 61910 iomem_ready_SB_LUT4_I3_I1[0]
.sym 61911 $PACKER_VCC_NET
.sym 61916 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61917 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 61918 soc.simpleuart.send_pattern[1]
.sym 61919 soc.simpleuart.send_pattern[2]
.sym 61920 UART_TX$SB_IO_OUT
.sym 61921 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 61922 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 61923 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 61930 flash_io0_do_SB_LUT4_O_I2[2]
.sym 61931 iomem_addr[4]
.sym 61933 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 61934 iomem_wdata[31]
.sym 61935 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 61938 iomem_addr[16]
.sym 61940 iomem_ready_SB_LUT4_I3_I1[0]
.sym 61941 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61942 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 61944 soc.simpleuart_reg_div_do[23]
.sym 61945 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61946 iomem_wstrb[3]
.sym 61948 soc.spimemio.dout_data[5]
.sym 61949 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61951 flash_clk_SB_LUT4_I1_I2[3]
.sym 61952 soc.cpu.mem_valid_SB_LUT4_I2_I3[23]
.sym 61957 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 61969 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 61971 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 61976 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 61978 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 61980 soc.mem_valid
.sym 61981 iomem_addr[18]
.sym 61988 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 61989 soc.cpu.mem_valid_SB_LUT4_I2_I3[24]
.sym 61991 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 61995 soc.cpu.mem_valid_SB_LUT4_I2_I3[25]
.sym 61997 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62001 soc.cpu.mem_valid_SB_LUT4_I2_I3[26]
.sym 62003 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62007 soc.cpu.mem_valid_SB_LUT4_I2_I3[27]
.sym 62010 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62013 soc.cpu.mem_valid_SB_LUT4_I2_I3[28]
.sym 62015 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62019 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 62021 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62027 soc.mem_valid
.sym 62029 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 62034 iomem_addr[18]
.sym 62039 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 62040 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 62041 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62042 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62043 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62044 soc.simpleuart.recv_buf_data[6]
.sym 62045 soc.simpleuart.recv_buf_data[7]
.sym 62046 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 62049 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62050 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62055 soc.simpleuart_reg_div_do[16]
.sym 62056 iomem_wdata[0]
.sym 62059 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62060 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 62063 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 62065 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 62066 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 62067 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 62068 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 62070 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 62071 soc.cpu.next_pc[24]
.sym 62072 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 62073 flash_clk_SB_LUT4_I1_I2[3]
.sym 62074 soc.mem_valid
.sym 62082 iomem_addr[15]
.sym 62084 iomem_addr[16]
.sym 62086 iomem_addr[24]
.sym 62090 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 62091 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 62094 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 62095 iomem_addr[22]
.sym 62096 iomem_addr[10]
.sym 62098 iomem_addr[14]
.sym 62099 soc.cpu.next_pc[15]
.sym 62100 iomem_addr[11]
.sym 62104 iomem_addr[17]
.sym 62105 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62106 iomem_addr[15]
.sym 62111 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 62115 iomem_addr[22]
.sym 62119 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 62120 iomem_addr[11]
.sym 62122 iomem_addr[10]
.sym 62125 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62126 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 62127 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 62128 soc.cpu.next_pc[15]
.sym 62132 iomem_addr[24]
.sym 62137 iomem_addr[15]
.sym 62149 iomem_addr[14]
.sym 62150 iomem_addr[17]
.sym 62151 iomem_addr[16]
.sym 62152 iomem_addr[15]
.sym 62159 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 62160 clk$SB_IO_IN_$glb_clk
.sym 62162 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 62163 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 62164 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 62165 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 62166 soc.simpleuart_reg_div_do[31]
.sym 62167 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 62168 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 62169 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 62175 soc.simpleuart.recv_pattern[7]
.sym 62177 iomem_addr[19]
.sym 62180 iomem_addr[15]
.sym 62184 iomem_addr[25]
.sym 62186 flash_clk_SB_LUT4_I1_I2[3]
.sym 62187 iomem_addr[15]
.sym 62188 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 62190 soc.simpleuart_reg_div_do[13]
.sym 62191 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62195 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 62204 iomem_addr[22]
.sym 62213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 62214 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 62216 iomem_addr[18]
.sym 62217 iomem_addr[24]
.sym 62218 iomem_addr[13]
.sym 62220 iomem_addr[19]
.sym 62221 iomem_addr[23]
.sym 62223 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62224 iomem_addr[25]
.sym 62225 iomem_addr[21]
.sym 62227 iomem_addr[20]
.sym 62230 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 62231 soc.cpu.next_pc[24]
.sym 62239 iomem_addr[25]
.sym 62242 iomem_addr[19]
.sym 62249 iomem_addr[25]
.sym 62250 iomem_addr[13]
.sym 62251 iomem_addr[24]
.sym 62254 iomem_addr[20]
.sym 62255 iomem_addr[23]
.sym 62256 iomem_addr[22]
.sym 62257 iomem_addr[21]
.sym 62260 iomem_addr[18]
.sym 62263 iomem_addr[19]
.sym 62272 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 62273 soc.cpu.next_pc[24]
.sym 62274 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 62281 iomem_addr[23]
.sym 62282 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62285 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]
.sym 62286 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62287 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 62289 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 62290 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 62291 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62298 iomem_addr[22]
.sym 62300 iomem_addr[20]
.sym 62302 soc.cpu.mem_la_read_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 62304 iomem_addr[18]
.sym 62305 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 62307 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 62309 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 62312 soc.mem_valid
.sym 62313 iomem_wdata[31]
.sym 62314 soc.spimemio.dout_data[1]
.sym 62315 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 62316 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62317 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62318 iomem_addr[31]
.sym 62319 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 62320 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62331 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62332 iomem_addr[24]
.sym 62333 iomem_addr[30]
.sym 62334 iomem_addr[28]
.sym 62337 iomem_addr[29]
.sym 62338 iomem_addr[26]
.sym 62339 iomem_addr[25]
.sym 62342 iomem_addr[31]
.sym 62347 iomem_ready_SB_LUT4_I1_O[1]
.sym 62351 iomem_addr[27]
.sym 62353 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 62359 iomem_addr[27]
.sym 62360 iomem_addr[26]
.sym 62361 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 62362 iomem_addr[28]
.sym 62366 iomem_addr[31]
.sym 62371 iomem_addr[27]
.sym 62372 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62373 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 62374 iomem_addr[28]
.sym 62378 iomem_addr[29]
.sym 62384 iomem_addr[26]
.sym 62389 iomem_ready_SB_LUT4_I1_O[1]
.sym 62390 iomem_addr[24]
.sym 62391 iomem_addr[26]
.sym 62392 iomem_addr[25]
.sym 62396 iomem_addr[28]
.sym 62403 iomem_addr[30]
.sym 62409 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 62411 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 62412 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62413 iomem_ready_SB_LUT4_I1_O[1]
.sym 62414 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 62415 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62420 soc.mem_rdata[19]
.sym 62423 soc.simpleuart_reg_div_do[8]
.sym 62424 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 62425 iomem_addr[25]
.sym 62426 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62429 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 62432 iomem_wstrb[2]
.sym 62433 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 62434 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 62435 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 62437 iomem_wstrb[3]
.sym 62438 iomem_ready_SB_LUT4_I3_I1[6]
.sym 62439 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62440 soc.spimemio.dout_data[5]
.sym 62441 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 62442 soc.mem_rdata[19]
.sym 62450 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62452 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62455 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62457 iomem_ready_SB_LUT4_I3_I1[0]
.sym 62461 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62464 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62471 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62481 $nextpnr_ICESTORM_LC_53$O
.sym 62483 iomem_ready_SB_LUT4_I3_I1[0]
.sym 62487 iomem_ready_SB_LUT4_I3_I1[1]
.sym 62490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62493 iomem_ready_SB_LUT4_I3_I1[2]
.sym 62496 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62499 iomem_ready_SB_LUT4_I3_I1[3]
.sym 62501 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62505 iomem_ready_SB_LUT4_I3_I1[4]
.sym 62507 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62511 iomem_ready_SB_LUT4_I3_I1[5]
.sym 62513 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62517 $nextpnr_ICESTORM_LC_54$I3
.sym 62519 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62527 $nextpnr_ICESTORM_LC_54$I3
.sym 62531 soc.spimem_rdata[24]
.sym 62532 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 62533 soc.spimem_rdata[29]
.sym 62534 soc.mem_rdata[29]
.sym 62535 soc.spimem_rdata[25]
.sym 62536 soc.mem_rdata[25]
.sym 62537 soc.mem_rdata[24]
.sym 62538 soc.mem_rdata[23]
.sym 62541 $PACKER_VCC_NET
.sym 62546 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62555 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62556 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62557 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62558 iomem_wstrb[0]
.sym 62559 soc.mem_rdata[20]
.sym 62561 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62562 soc.mem_rdata[23]
.sym 62563 soc.cpu.next_pc[24]
.sym 62564 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62565 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62566 soc.mem_valid
.sym 62572 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62573 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62574 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62575 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62578 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 62580 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62581 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62582 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 62583 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62584 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62585 soc.mem_rdata[21]
.sym 62587 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62592 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62595 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62597 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 62598 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62599 soc.mem_rdata[29]
.sym 62600 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62602 soc.mem_rdata[19]
.sym 62611 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62612 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 62613 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 62617 soc.mem_rdata[21]
.sym 62619 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62623 soc.mem_rdata[19]
.sym 62624 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62630 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62631 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62632 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62635 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62636 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62638 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 62641 soc.mem_rdata[29]
.sym 62642 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62643 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 62644 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62648 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62649 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62650 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62654 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 62655 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 62656 iomem_wstrb[3]
.sym 62657 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62658 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62659 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62660 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62661 soc.mem_rdata[30]
.sym 62667 soc.mem_rdata[24]
.sym 62670 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62673 soc.spimem_rdata[23]
.sym 62676 soc.mem_rdata[27]
.sym 62677 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62678 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62679 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62680 soc.mem_rdata[29]
.sym 62681 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62684 soc.mem_rdata[25]
.sym 62686 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62688 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62696 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 62697 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62698 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62699 soc.mem_rdata[28]
.sym 62702 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 62703 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 62704 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62705 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62706 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 62707 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62708 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 62709 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62710 soc.mem_rdata[23]
.sym 62713 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[2]
.sym 62714 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62715 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62716 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62718 iomem_wstrb[0]
.sym 62719 soc.mem_rdata[20]
.sym 62723 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 62724 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62726 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62728 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 62729 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 62730 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62735 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62736 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62737 soc.mem_rdata[23]
.sym 62742 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62743 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62746 soc.mem_rdata[20]
.sym 62748 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62753 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62754 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62755 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62758 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 62759 soc.mem_rdata[28]
.sym 62760 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62761 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62764 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 62765 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 62766 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 62767 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 62770 iomem_wstrb[0]
.sym 62771 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62772 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 62773 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[2]
.sym 62774 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62777 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 62778 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[2]
.sym 62779 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 62780 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 62781 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 62782 soc.mem_valid
.sym 62784 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 62790 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62791 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62794 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 62795 soc.mem_rdata[28]
.sym 62798 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62800 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 62801 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 62803 UART_RX_SB_LUT4_I1_I0[3]
.sym 62804 soc.mem_valid
.sym 62805 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62807 UART_RX_SB_LUT4_I1_I0[3]
.sym 62808 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62809 UART_RX_SB_LUT4_I1_I0[3]
.sym 62810 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 62812 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62818 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 62823 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62825 iomem_wstrb[2]
.sym 62827 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62829 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62830 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62831 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62832 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62835 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 62838 soc.cpu.mem_la_read
.sym 62839 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62841 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62842 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62844 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62845 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62846 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62847 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62851 soc.cpu.mem_la_read
.sym 62853 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62857 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62858 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62859 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62865 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62866 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62875 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62876 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62877 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62878 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62881 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62882 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 62883 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62884 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62887 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62888 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 62889 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62890 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62893 iomem_wstrb[2]
.sym 62894 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 62895 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62896 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62897 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62898 clk$SB_IO_IN_$glb_clk
.sym 62900 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 62901 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62902 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 62903 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 62904 soc.cpu.mem_la_read
.sym 62906 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62907 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 62913 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62914 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62917 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 62919 soc.cpu.mem_state[0]
.sym 62920 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62921 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 62923 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62925 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 62926 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62928 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 62929 soc.mem_rdata[22]
.sym 62931 soc.cpu.decoded_imm_j[7]
.sym 62935 iomem_wstrb[2]
.sym 62941 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 62943 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62944 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62945 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62946 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62948 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62952 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62954 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62961 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62963 UART_RX_SB_LUT4_I1_I0[3]
.sym 62974 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62975 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62976 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62977 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62988 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62993 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62994 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62995 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 62998 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63000 UART_RX_SB_LUT4_I1_I0[3]
.sym 63005 UART_RX_SB_LUT4_I1_I0[3]
.sym 63006 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 63007 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63016 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 63017 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 63023 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63024 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 63025 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63026 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[3]
.sym 63027 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 63028 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 63029 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63030 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 63037 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 63042 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 63048 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 63050 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63051 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 63052 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 63053 soc.cpu.decoded_imm_j[3]
.sym 63054 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 63055 soc.mem_rdata[23]
.sym 63057 SET_MIN$SB_IO_IN
.sym 63058 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63064 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 63066 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 63068 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63074 soc.cpu.clear_prefetched_high_word
.sym 63076 soc.cpu.mem_la_read
.sym 63077 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 63087 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 63089 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 63090 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63091 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 63098 soc.cpu.clear_prefetched_high_word
.sym 63099 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 63100 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63116 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 63121 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 63122 soc.cpu.mem_la_read
.sym 63123 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 63124 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 63129 soc.cpu.clear_prefetched_high_word
.sym 63130 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63143 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 63144 clk$SB_IO_IN_$glb_clk
.sym 63145 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 63146 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 63147 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 63148 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 63149 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63150 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 63151 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 63152 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 63153 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 63159 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63162 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 63164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63165 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63168 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63169 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63170 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63171 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63172 soc.mem_rdata[29]
.sym 63173 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 63174 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 63175 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 63176 soc.mem_rdata[25]
.sym 63177 soc.cpu.decoded_imm_j[17]
.sym 63178 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63179 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63180 soc.mem_rdata[31]
.sym 63187 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63191 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63194 soc.mem_rdata[25]
.sym 63196 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 63199 soc.mem_rdata[22]
.sym 63202 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63203 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63204 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63205 soc.cpu.mem_state[0]
.sym 63206 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63211 soc.cpu.mem_state[1]
.sym 63213 soc.cpu.clear_prefetched_high_word
.sym 63214 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63218 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63226 soc.cpu.mem_state[1]
.sym 63227 soc.cpu.mem_state[0]
.sym 63233 soc.cpu.clear_prefetched_high_word
.sym 63238 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63239 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63240 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63241 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63251 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63252 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63253 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 63256 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 63257 soc.mem_rdata[25]
.sym 63258 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63259 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63262 soc.mem_rdata[22]
.sym 63264 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63265 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63270 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 63271 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 63272 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 63273 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 63274 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63275 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 63276 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 63281 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63284 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 63288 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63291 soc.cpu.instr_jal
.sym 63293 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 63294 UART_RX_SB_LUT4_I1_I0[3]
.sym 63295 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63296 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63297 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63298 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63299 UART_RX_SB_LUT4_I1_I0[3]
.sym 63300 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 63301 soc.cpu.decoded_imm_j[5]
.sym 63302 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63303 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63304 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63310 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63311 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63312 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63313 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63314 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63316 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 63318 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 63319 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 63320 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 63321 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63322 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63324 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63325 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63326 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63327 soc.mem_rdata[23]
.sym 63329 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63331 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63334 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63335 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63340 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 63343 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 63344 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63346 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63349 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63350 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63351 soc.mem_rdata[23]
.sym 63352 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63356 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63357 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63358 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63361 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63362 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63363 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63367 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63368 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63370 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 63373 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 63374 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63375 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 63376 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 63379 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63380 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 63382 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63385 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63386 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63387 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 63389 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63390 clk$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63393 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63394 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63395 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 63396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 63397 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[3]
.sym 63398 soc.cpu.mem_16bit_buffer[8]
.sym 63399 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63400 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 63402 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63404 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63408 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63410 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 63411 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63412 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63413 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 63414 soc.cpu.decoded_imm_j[9]
.sym 63415 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 63416 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 63417 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63419 soc.cpu.decoded_imm_j[3]
.sym 63420 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 63424 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 63425 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 63426 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63427 soc.cpu.decoded_imm_j[7]
.sym 63434 soc.cpu.mem_rdata_latched[1]
.sym 63441 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63442 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63445 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63449 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63450 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63451 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63452 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63456 gpio_in[0]
.sym 63458 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63459 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63464 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63467 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63469 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63472 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63473 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63475 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63479 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63481 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63484 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63486 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63490 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63491 soc.cpu.mem_rdata_latched[1]
.sym 63496 gpio_in[0]
.sym 63503 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63504 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63508 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63509 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63510 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63511 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63512 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 63516 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63517 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63518 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63519 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 63520 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 63521 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 63522 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63527 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63528 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63529 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 63533 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 63534 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63535 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63536 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63537 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63538 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 63540 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63541 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 63542 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 63543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 63544 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63545 soc.cpu.mem_rdata_latched[1]
.sym 63546 soc.cpu.instr_auipc
.sym 63547 soc.cpu.mem_16bit_buffer[8]
.sym 63548 SET_MIN$SB_IO_IN
.sym 63550 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63558 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63559 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63561 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[3]
.sym 63562 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63563 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63565 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 63566 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63567 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63568 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63569 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63570 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 63571 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63572 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 63573 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 63574 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63575 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63577 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63578 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63580 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63581 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63582 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63584 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63585 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63586 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63587 soc.cpu.mem_rdata_latched[1]
.sym 63589 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63590 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63591 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63592 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63595 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63597 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63601 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63602 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63603 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63604 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 63608 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63609 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63610 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63614 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63616 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 63619 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[3]
.sym 63620 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 63621 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63622 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 63625 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63626 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63627 soc.cpu.mem_rdata_latched[1]
.sym 63628 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63631 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 63632 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 63633 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63634 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63638 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63639 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 63640 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63641 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63642 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 63643 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63644 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63645 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 63651 soc.cpu.mem_rdata_q[16]
.sym 63654 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63655 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63656 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63657 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 63662 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 63663 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63664 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63669 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63671 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 63672 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63673 soc.cpu.mem_rdata_latched[1]
.sym 63680 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63681 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63682 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63684 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63685 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63686 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63687 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63688 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63690 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63692 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 63694 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 63697 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63698 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63700 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63701 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63702 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63703 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63706 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63707 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63709 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63710 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63712 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63713 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63714 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63715 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63718 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63719 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63720 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63721 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63724 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63726 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 63727 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63730 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63732 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63736 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63737 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63738 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63739 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63742 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63743 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63744 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63745 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 63748 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63749 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63750 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63754 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63755 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63757 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63761 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 63762 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63763 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63764 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63765 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 63766 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 63767 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63768 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63774 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63775 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63776 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63777 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63779 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63780 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63782 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 63783 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63784 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 63787 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63788 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 63789 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63790 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63791 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63793 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63794 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 63795 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63796 UART_RX_SB_LUT4_I1_I0[3]
.sym 63802 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63803 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63804 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63807 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 63808 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63809 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63810 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63812 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63814 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63815 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63816 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63817 soc.cpu.mem_rdata_latched[1]
.sym 63818 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63819 soc.cpu.mem_16bit_buffer[8]
.sym 63822 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 63823 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 63824 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63826 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 63827 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 63829 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63830 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 63831 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63833 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63835 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63836 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 63837 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63838 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63842 soc.cpu.mem_rdata_latched[1]
.sym 63843 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 63847 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 63848 soc.cpu.mem_16bit_buffer[8]
.sym 63849 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63850 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63853 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 63854 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63855 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63856 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63859 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63860 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 63861 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 63862 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 63866 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63867 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63868 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63871 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 63872 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63873 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 63874 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 63878 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63879 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 63880 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63884 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 63885 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 63886 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 63887 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63888 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 63889 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 63890 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63891 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63892 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63897 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63898 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63899 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63901 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63902 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63903 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 63905 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63906 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63907 gpio_in[0]
.sym 63910 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 63912 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 63914 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63916 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63925 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 63926 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63927 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63928 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63930 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 63931 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63933 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63934 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63935 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 63938 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63939 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63940 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 63941 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63942 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63944 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63952 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63953 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63958 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63961 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63964 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63967 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 63971 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 63972 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63978 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 63979 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63982 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63983 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63984 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63988 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63990 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 63995 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63996 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63997 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64000 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 64001 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 64002 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 64003 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 64004 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 64005 clk$SB_IO_IN_$glb_clk
.sym 64007 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64008 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 64009 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 64010 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 64011 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 64012 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64014 soc.cpu.instr_auipc
.sym 64015 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 64019 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64022 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 64023 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 64025 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 64026 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64028 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 64034 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64035 SET_MIN$SB_IO_IN
.sym 64038 soc.cpu.instr_auipc
.sym 64050 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 64053 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 64054 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 64055 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 64056 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64057 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64058 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 64060 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 64061 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 64063 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64066 UART_RX_SB_LUT4_I1_I0[3]
.sym 64067 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 64068 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64069 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64070 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64074 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64075 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 64076 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 64077 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 64082 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64084 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64087 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 64090 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 64093 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64094 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 64095 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64099 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 64101 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 64102 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 64105 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64106 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 64107 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 64111 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 64112 UART_RX_SB_LUT4_I1_I0[3]
.sym 64117 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64119 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 64120 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 64123 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 64124 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64125 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 64126 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 64127 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 64128 clk$SB_IO_IN_$glb_clk
.sym 64129 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64130 SET_MIN$SB_IO_IN
.sym 64140 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 64143 soc.cpu.instr_auipc
.sym 64151 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64156 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64157 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 64230 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64232 flash_io0_oe_SB_LUT4_O_I1[0]
.sym 64233 flash_clk$SB_IO_OUT
.sym 64234 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64235 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 64236 soc.spimemio.config_oe[3]
.sym 64237 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 64254 soc.spimemio.dout_data[0]
.sym 64274 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64277 iomem_wdata[0]
.sym 64282 iomem_wdata[3]
.sym 64283 iomem_wdata[2]
.sym 64286 iomem_wdata[5]
.sym 64289 iomem_wdata[1]
.sym 64302 iomem_wdata[4]
.sym 64308 iomem_wdata[4]
.sym 64318 iomem_wdata[3]
.sym 64332 iomem_wdata[1]
.sym 64335 iomem_wdata[0]
.sym 64343 iomem_wdata[2]
.sym 64349 iomem_wdata[5]
.sym 64351 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64352 clk$SB_IO_IN_$glb_clk
.sym 64353 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64359 soc.spimemio.xfer.xfer_tag[2]
.sym 64360 soc.spimemio.xfer.xfer_tag[1]
.sym 64361 flash_io1_oe
.sym 64362 flash_csb$SB_IO_OUT
.sym 64363 flash_io0_oe
.sym 64364 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 64365 soc.spimemio.xfer_csb
.sym 64371 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 64372 flash_io0_do_SB_LUT4_O_I2[0]
.sym 64373 flash_clk$SB_IO_OUT
.sym 64374 iomem_wdata[3]
.sym 64375 iomem_wdata[2]
.sym 64376 flash_io3_do_SB_LUT4_O_I2[0]
.sym 64377 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64378 iomem_wdata[6]
.sym 64379 iomem_wdata[14]
.sym 64380 flash_io1_do_SB_LUT4_O_I2[0]
.sym 64388 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 64399 iomem_wdata[10]
.sym 64401 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64403 iomem_wdata[8]
.sym 64404 iomem_wstrb[0]
.sym 64407 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 64412 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64413 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 64418 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 64419 $PACKER_GND_NET
.sym 64423 UART_RX_SB_LUT4_I1_I0[3]
.sym 64424 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64428 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64439 flash_io1_di
.sym 64442 flash_io0_di
.sym 64446 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64458 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64480 flash_io1_di
.sym 64481 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64483 flash_io0_di
.sym 64514 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64518 soc.spimemio.state[11]
.sym 64519 soc.spimemio.dout_tag[0]
.sym 64520 soc.spimemio.dout_tag[2]
.sym 64522 soc.spimemio.dout_tag[1]
.sym 64524 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64530 iomem_wdata[14]
.sym 64538 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 64542 soc.spimemio.dout_data[0]
.sym 64544 soc.spimemio.dout_data[3]
.sym 64547 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 64550 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 64552 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 64559 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 64560 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64564 soc.simpleuart_reg_div_do[2]
.sym 64575 soc.spimemio.state[11]
.sym 64578 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64583 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64586 soc.spimemio.state[5]
.sym 64589 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64592 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 64600 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64610 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64621 soc.spimemio.state[5]
.sym 64623 soc.spimemio.state[11]
.sym 64627 soc.simpleuart_reg_div_do[2]
.sym 64637 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64639 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64640 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 64641 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64642 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64643 soc.spimemio.din_valid
.sym 64644 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64645 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 64646 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 64647 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64653 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64655 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 64656 soc.spimemio.din_tag[0]
.sym 64658 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 64661 soc.spimemio.din_rd
.sym 64662 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 64664 soc.spimemio.dout_tag[0]
.sym 64665 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 64666 soc.spimemio.dout_tag[2]
.sym 64668 soc.spimemio.dout_data[2]
.sym 64669 soc.simpleuart_reg_div_do[15]
.sym 64670 soc.spimemio.dout_tag[1]
.sym 64671 soc.spimemio.dout_data[0]
.sym 64673 soc.simpleuart.send_divcnt[0]
.sym 64674 soc.spimemio.dout_data[7]
.sym 64675 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64684 soc.spimemio.dout_data[5]
.sym 64685 flash_io1_di
.sym 64686 soc.spimemio.dout_data[4]
.sym 64693 soc.spimemio.dout_data[6]
.sym 64694 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64696 soc.spimemio.dout_data[3]
.sym 64697 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 64699 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64702 soc.spimemio.dout_data[0]
.sym 64705 soc.spimemio.dout_data[1]
.sym 64706 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64707 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64708 soc.simpleuart_reg_div_do[13]
.sym 64709 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64710 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 64711 soc.spimemio.dout_data[2]
.sym 64712 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64714 flash_io1_di
.sym 64716 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64717 soc.spimemio.dout_data[0]
.sym 64721 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64722 soc.spimemio.dout_data[6]
.sym 64723 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64726 soc.simpleuart_reg_div_do[13]
.sym 64733 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64734 soc.spimemio.dout_data[4]
.sym 64735 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64739 soc.spimemio.dout_data[5]
.sym 64740 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64741 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64745 soc.spimemio.dout_data[3]
.sym 64746 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64747 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64750 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64752 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 64753 soc.spimemio.dout_data[1]
.sym 64756 soc.spimemio.dout_data[2]
.sym 64757 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 64759 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64760 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64763 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 64764 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 64765 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 64766 soc.spimemio.din_ddr
.sym 64767 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64768 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 64769 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 64770 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 64774 soc.simpleuart_reg_div_do[27]
.sym 64775 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64776 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 64777 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 64779 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 64781 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 64784 flash_clk_SB_LUT4_I1_I2[3]
.sym 64785 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64786 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 64788 soc.simpleuart_reg_div_do[0]
.sym 64790 iomem_wstrb[0]
.sym 64791 soc.simpleuart_reg_div_do[0]
.sym 64792 soc.spimemio.dout_data[6]
.sym 64794 soc.spimemio.dout_data[4]
.sym 64795 soc.simpleuart_reg_div_do[3]
.sym 64798 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 64805 soc.simpleuart.send_divcnt[1]
.sym 64808 soc.simpleuart.send_divcnt[4]
.sym 64814 soc.simpleuart.send_divcnt[2]
.sym 64816 soc.simpleuart.send_divcnt[0]
.sym 64817 soc.simpleuart.send_divcnt[5]
.sym 64818 soc.simpleuart.send_divcnt[6]
.sym 64819 soc.simpleuart.send_divcnt[7]
.sym 64831 soc.simpleuart.send_divcnt[3]
.sym 64833 soc.simpleuart.send_divcnt[0]
.sym 64836 $nextpnr_ICESTORM_LC_47$O
.sym 64838 soc.simpleuart.send_divcnt[0]
.sym 64842 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 64845 soc.simpleuart.send_divcnt[1]
.sym 64846 soc.simpleuart.send_divcnt[0]
.sym 64848 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 64850 soc.simpleuart.send_divcnt[2]
.sym 64852 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 64854 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 64856 soc.simpleuart.send_divcnt[3]
.sym 64858 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 64860 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 64863 soc.simpleuart.send_divcnt[4]
.sym 64864 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 64866 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 64868 soc.simpleuart.send_divcnt[5]
.sym 64870 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 64872 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 64874 soc.simpleuart.send_divcnt[6]
.sym 64876 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 64878 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 64880 soc.simpleuart.send_divcnt[7]
.sym 64882 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64885 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_sr
.sym 64886 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 64887 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64888 soc.spimemio.rd_wait
.sym 64889 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 64890 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 64891 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64892 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 64893 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 64897 UART_TX$SB_IO_OUT
.sym 64898 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 64899 soc.spimemio.dout_data[2]
.sym 64900 iomem_wdata[3]
.sym 64901 soc.spimemio.dout_data[5]
.sym 64902 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 64903 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 64904 soc.spimemio.state[5]
.sym 64909 soc.simpleuart_reg_div_do[1]
.sym 64911 soc.simpleuart.send_divcnt[2]
.sym 64912 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 64915 soc.simpleuart.send_divcnt[4]
.sym 64917 soc.simpleuart.send_divcnt[5]
.sym 64919 soc.spimemio_cfgreg_do[22]
.sym 64921 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64922 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 64928 soc.simpleuart.send_divcnt[9]
.sym 64932 soc.simpleuart.send_divcnt[13]
.sym 64935 soc.simpleuart.send_divcnt[8]
.sym 64942 soc.simpleuart.send_divcnt[15]
.sym 64946 soc.simpleuart.send_divcnt[11]
.sym 64947 soc.simpleuart.send_divcnt[12]
.sym 64949 soc.simpleuart.send_divcnt[14]
.sym 64953 soc.simpleuart.send_divcnt[10]
.sym 64959 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 64961 soc.simpleuart.send_divcnt[8]
.sym 64963 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 64965 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 64968 soc.simpleuart.send_divcnt[9]
.sym 64969 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 64971 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 64973 soc.simpleuart.send_divcnt[10]
.sym 64975 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 64977 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 64980 soc.simpleuart.send_divcnt[11]
.sym 64981 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 64983 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 64986 soc.simpleuart.send_divcnt[12]
.sym 64987 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 64989 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 64992 soc.simpleuart.send_divcnt[13]
.sym 64993 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 64995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 64998 soc.simpleuart.send_divcnt[14]
.sym 64999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 65001 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 65003 soc.simpleuart.send_divcnt[15]
.sym 65005 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65008 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_sr
.sym 65009 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 65010 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 65011 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 65012 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 65013 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 65014 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 65015 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 65016 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65025 soc.spimemio.rd_inc
.sym 65028 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 65031 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65034 soc.simpleuart_reg_div_do[19]
.sym 65035 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 65036 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65037 soc.spimemio.dout_data[3]
.sym 65038 soc.simpleuart_reg_div_do[9]
.sym 65039 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 65043 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65044 soc.simpleuart_reg_div_do[18]
.sym 65045 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 65054 soc.simpleuart.send_divcnt[20]
.sym 65057 soc.simpleuart.send_divcnt[23]
.sym 65058 soc.simpleuart.send_divcnt[16]
.sym 65060 soc.simpleuart.send_divcnt[18]
.sym 65063 soc.simpleuart.send_divcnt[21]
.sym 65064 soc.simpleuart.send_divcnt[22]
.sym 65067 soc.simpleuart.send_divcnt[17]
.sym 65069 soc.simpleuart.send_divcnt[19]
.sym 65082 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 65084 soc.simpleuart.send_divcnt[16]
.sym 65086 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 65088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 65091 soc.simpleuart.send_divcnt[17]
.sym 65092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 65094 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 65096 soc.simpleuart.send_divcnt[18]
.sym 65098 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 65100 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 65103 soc.simpleuart.send_divcnt[19]
.sym 65104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 65106 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 65109 soc.simpleuart.send_divcnt[20]
.sym 65110 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 65112 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 65114 soc.simpleuart.send_divcnt[21]
.sym 65116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 65118 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 65120 soc.simpleuart.send_divcnt[22]
.sym 65122 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 65124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 65127 soc.simpleuart.send_divcnt[23]
.sym 65128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65131 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_sr
.sym 65132 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 65133 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 65135 soc.spimemio.softreset
.sym 65136 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 65137 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 65139 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[0]
.sym 65143 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65146 soc.simpleuart_reg_div_do[23]
.sym 65147 soc.simpleuart_reg_div_do[14]
.sym 65148 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I0_O
.sym 65149 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65151 soc.spimemio.dout_data[3]
.sym 65156 soc.spimemio.dout_data[2]
.sym 65157 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 65158 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65160 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65161 soc.simpleuart_reg_div_do[7]
.sym 65162 soc.simpleuart_reg_div_do[29]
.sym 65164 soc.simpleuart_reg_div_do[15]
.sym 65165 soc.simpleuart_reg_div_do[6]
.sym 65166 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 65177 soc.simpleuart.send_divcnt[28]
.sym 65178 soc.simpleuart.send_divcnt[29]
.sym 65180 soc.simpleuart.send_divcnt[31]
.sym 65183 soc.simpleuart.send_divcnt[26]
.sym 65190 soc.simpleuart.send_divcnt[25]
.sym 65192 soc.simpleuart.send_divcnt[27]
.sym 65197 soc.simpleuart.send_divcnt[24]
.sym 65203 soc.simpleuart.send_divcnt[30]
.sym 65205 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 65207 soc.simpleuart.send_divcnt[24]
.sym 65209 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 65211 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 65214 soc.simpleuart.send_divcnt[25]
.sym 65215 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 65217 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 65219 soc.simpleuart.send_divcnt[26]
.sym 65221 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 65223 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 65226 soc.simpleuart.send_divcnt[27]
.sym 65227 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 65229 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 65232 soc.simpleuart.send_divcnt[28]
.sym 65233 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 65235 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 65238 soc.simpleuart.send_divcnt[29]
.sym 65239 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 65241 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 65243 soc.simpleuart.send_divcnt[30]
.sym 65245 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 65250 soc.simpleuart.send_divcnt[31]
.sym 65251 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65254 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_sr
.sym 65255 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65256 soc.spimemio_cfgreg_do[18]
.sym 65257 soc.spimemio_cfgreg_do[19]
.sym 65258 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65259 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65260 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65261 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65262 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65266 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65267 iomem_wdata[21]
.sym 65269 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65272 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 65273 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2]
.sym 65275 iomem_wdata[20]
.sym 65278 soc.simpleuart_reg_div_do[2]
.sym 65279 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 65282 soc.spimemio.dout_data[4]
.sym 65283 soc.simpleuart_reg_div_do[3]
.sym 65284 soc.spimemio.dout_data[6]
.sym 65285 iomem_wdata[19]
.sym 65286 iomem_wstrb[0]
.sym 65287 soc.simpleuart_reg_div_do[31]
.sym 65288 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65289 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 65296 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 65297 soc.simpleuart.send_divcnt[25]
.sym 65298 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65302 soc.simpleuart.recv_pattern[0]
.sym 65303 soc.simpleuart.send_divcnt[13]
.sym 65304 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 65306 soc.simpleuart.recv_pattern[4]
.sym 65307 soc.simpleuart.send_divcnt[27]
.sym 65309 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 65310 soc.simpleuart.send_divcnt[30]
.sym 65311 soc.simpleuart_reg_div_do[25]
.sym 65313 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 65316 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 65319 soc.simpleuart_reg_div_do[13]
.sym 65320 soc.simpleuart.recv_pattern[5]
.sym 65321 soc.simpleuart_reg_div_do[27]
.sym 65322 soc.simpleuart.recv_pattern[1]
.sym 65324 soc.simpleuart.recv_pattern[3]
.sym 65330 soc.simpleuart.recv_pattern[1]
.sym 65335 soc.simpleuart.send_divcnt[25]
.sym 65336 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 65337 soc.simpleuart.send_divcnt[30]
.sym 65338 soc.simpleuart_reg_div_do[25]
.sym 65344 soc.simpleuart.recv_pattern[4]
.sym 65349 soc.simpleuart.recv_pattern[5]
.sym 65353 soc.simpleuart_reg_div_do[27]
.sym 65354 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 65355 soc.simpleuart.send_divcnt[27]
.sym 65356 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 65359 soc.simpleuart.recv_pattern[3]
.sym 65365 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 65366 soc.simpleuart_reg_div_do[13]
.sym 65367 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 65368 soc.simpleuart.send_divcnt[13]
.sym 65374 soc.simpleuart.recv_pattern[0]
.sym 65375 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65378 flash_csb_SB_LUT4_I1_I2[2]
.sym 65379 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 65380 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 65381 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 65382 soc.spimemio_cfgreg_do[22]
.sym 65383 soc.spimemio_cfgreg_do[16]
.sym 65384 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65385 flash_clk_SB_LUT4_I1_I2[2]
.sym 65388 soc.simpleuart_reg_div_do[29]
.sym 65389 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 65392 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 65400 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65403 soc.spimemio_cfgreg_do[22]
.sym 65405 soc.spimemio_cfgreg_do[16]
.sym 65408 soc.simpleuart_reg_div_do[25]
.sym 65409 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65410 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 65411 flash_io0_di
.sym 65412 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65419 iomem_wdata[27]
.sym 65421 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65426 iomem_wdata[30]
.sym 65432 iomem_wdata[25]
.sym 65438 iomem_wdata[29]
.sym 65453 iomem_wdata[30]
.sym 65470 iomem_wdata[29]
.sym 65488 iomem_wdata[27]
.sym 65497 iomem_wdata[25]
.sym 65498 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65499 clk$SB_IO_IN_$glb_clk
.sym 65500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65501 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65503 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 65504 flash_clk_SB_LUT4_I1_O[0]
.sym 65505 soc.simpleuart.recv_buf_data[2]
.sym 65506 flash_csb_SB_LUT4_I1_O[1]
.sym 65507 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 65508 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 65513 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65519 soc.simpleuart_reg_div_do[0]
.sym 65521 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 65522 iomem_wdata[22]
.sym 65523 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65524 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65525 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65526 soc.simpleuart_reg_div_do[9]
.sym 65527 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 65528 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65529 soc.spimemio.dout_data[3]
.sym 65530 soc.simpleuart_reg_div_do[18]
.sym 65531 soc.simpleuart.recv_buf_valid
.sym 65532 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 65533 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65534 soc.spimemio_cfgreg_do[18]
.sym 65535 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65536 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 65542 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65543 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65545 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 65555 soc.simpleuart.recv_pattern[4]
.sym 65556 soc.simpleuart_reg_div_do[2]
.sym 65557 soc.simpleuart.recv_buf_valid
.sym 65558 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65559 soc.simpleuart.recv_pattern[2]
.sym 65560 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65562 soc.simpleuart.recv_buf_data[2]
.sym 65567 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65569 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65570 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65571 soc.simpleuart.recv_pattern[6]
.sym 65572 soc.simpleuart.recv_pattern[3]
.sym 65575 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65576 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65577 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65578 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 65581 soc.simpleuart.recv_pattern[3]
.sym 65587 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65588 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65589 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65590 soc.simpleuart_reg_div_do[2]
.sym 65594 soc.simpleuart.recv_buf_data[2]
.sym 65596 soc.simpleuart.recv_buf_valid
.sym 65601 soc.simpleuart.recv_pattern[6]
.sym 65607 soc.simpleuart.recv_pattern[2]
.sym 65611 soc.simpleuart.recv_pattern[4]
.sym 65621 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65622 clk$SB_IO_IN_$glb_clk
.sym 65623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65624 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 65625 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65627 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 65628 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 65629 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 65630 flash_clk_SB_LUT4_I1_I2[0]
.sym 65631 flash_io3_oe_SB_LUT4_I2_O[2]
.sym 65634 soc.mem_rdata[25]
.sym 65636 soc.spimemio.rd_addr[12]
.sym 65637 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 65639 flash_clk_SB_LUT4_I1_O[0]
.sym 65640 flash_clk_SB_LUT4_I1_I2[3]
.sym 65643 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65645 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65646 flash_clk_SB_LUT4_I1_I2[3]
.sym 65647 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65648 soc.spimemio.dout_data[2]
.sym 65649 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 65651 iomem_addr[10]
.sym 65652 soc.simpleuart_reg_div_do[15]
.sym 65653 soc.simpleuart_reg_div_do[7]
.sym 65655 soc.simpleuart_reg_div_do[28]
.sym 65656 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65657 iomem_wstrb[3]
.sym 65658 soc.simpleuart_reg_div_do[6]
.sym 65659 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65668 iomem_addr[7]
.sym 65669 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65672 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65674 iomem_addr[4]
.sym 65678 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65679 iomem_addr[9]
.sym 65683 soc.mem_valid
.sym 65686 iomem_addr[5]
.sym 65687 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65688 iomem_addr[3]
.sym 65690 iomem_addr[6]
.sym 65691 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65692 iomem_addr[8]
.sym 65696 iomem_addr[3]
.sym 65698 iomem_addr[3]
.sym 65699 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65700 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65701 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65704 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65705 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65706 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65707 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65710 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65711 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65713 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65716 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65717 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65718 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65719 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65724 iomem_addr[4]
.sym 65725 iomem_addr[5]
.sym 65729 soc.mem_valid
.sym 65730 iomem_addr[3]
.sym 65735 iomem_addr[3]
.sym 65736 soc.mem_valid
.sym 65740 iomem_addr[9]
.sym 65741 iomem_addr[8]
.sym 65742 iomem_addr[7]
.sym 65743 iomem_addr[6]
.sym 65747 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65748 soc.simpleuart.send_pattern[3]
.sym 65749 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 65750 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 65751 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 65752 soc.simpleuart.send_pattern[4]
.sym 65753 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 65754 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 65758 soc.spimemio.dout_data[0]
.sym 65760 iomem_addr[4]
.sym 65761 soc.mem_valid
.sym 65762 iomem_addr[9]
.sym 65763 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65766 iomem_addr[4]
.sym 65767 iomem_addr[9]
.sym 65768 iomem_addr[8]
.sym 65770 iomem_addr[7]
.sym 65771 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 65772 iomem_addr[5]
.sym 65773 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65774 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 65775 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 65776 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65777 soc.spimemio.dout_data[6]
.sym 65778 iomem_wstrb[0]
.sym 65779 soc.simpleuart_reg_div_do[31]
.sym 65780 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 65781 soc.cpu.mem_la_firstword_xfer
.sym 65782 soc.spimemio.dout_data[4]
.sym 65788 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65789 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65790 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 65792 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65793 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65796 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 65797 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65798 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 65799 soc.simpleuart.send_pattern[2]
.sym 65800 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65801 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 65802 iomem_wdata[0]
.sym 65803 soc.simpleuart_reg_div_do[16]
.sym 65805 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 65806 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65807 iomem_wdata[1]
.sym 65810 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 65813 soc.simpleuart.send_pattern[3]
.sym 65814 soc.simpleuart.send_pattern[1]
.sym 65815 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 65821 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65822 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 65823 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 65824 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 65828 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65830 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65833 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 65834 iomem_wdata[0]
.sym 65835 soc.simpleuart.send_pattern[2]
.sym 65840 soc.simpleuart.send_pattern[3]
.sym 65841 iomem_wdata[1]
.sym 65842 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 65845 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 65848 soc.simpleuart.send_pattern[1]
.sym 65851 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 65852 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 65853 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 65857 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65858 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65859 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 65860 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65864 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 65866 soc.simpleuart_reg_div_do[16]
.sym 65867 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65868 clk$SB_IO_IN_$glb_clk
.sym 65869 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 65870 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 65871 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 65872 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 65873 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 65874 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 65875 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 65876 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 65877 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 65880 soc.mem_rdata[23]
.sym 65884 soc.spimemio.rd_addr[20]
.sym 65885 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 65886 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65887 iomem_wdata[3]
.sym 65888 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65889 iomem_addr[15]
.sym 65890 iomem_wdata[2]
.sym 65891 flash_clk_SB_LUT4_I1_I2[3]
.sym 65893 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65894 soc.simpleuart_reg_div_do[24]
.sym 65895 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 65897 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65898 soc.spimemio_cfgreg_do[16]
.sym 65901 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65902 soc.simpleuart_reg_div_do[19]
.sym 65903 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65904 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 65905 soc.simpleuart_reg_div_do[25]
.sym 65911 soc.simpleuart.recv_pattern[6]
.sym 65913 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65915 soc.simpleuart.recv_pattern[7]
.sym 65917 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 65922 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65923 soc.simpleuart_reg_div_do[7]
.sym 65924 iomem_addr[25]
.sym 65925 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 65929 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65930 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 65931 soc.simpleuart.recv_buf_valid
.sym 65932 soc.simpleuart.recv_buf_data[6]
.sym 65933 iomem_addr[24]
.sym 65938 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65939 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 65940 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 65941 soc.simpleuart.recv_buf_data[7]
.sym 65942 iomem_addr[12]
.sym 65944 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 65946 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 65951 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65952 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 65956 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65957 soc.simpleuart.recv_buf_data[7]
.sym 65958 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65959 soc.simpleuart_reg_div_do[7]
.sym 65964 soc.simpleuart.recv_buf_data[6]
.sym 65965 soc.simpleuart.recv_buf_valid
.sym 65968 iomem_addr[24]
.sym 65969 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 65970 iomem_addr[25]
.sym 65971 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 65975 soc.simpleuart.recv_pattern[6]
.sym 65980 soc.simpleuart.recv_pattern[7]
.sym 65986 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 65987 iomem_addr[12]
.sym 65988 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 65989 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 65990 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65993 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 65994 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 65995 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]
.sym 65996 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 65997 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 65998 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 65999 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 66000 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 66003 soc.mem_rdata[30]
.sym 66004 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 66006 soc.simpleuart_reg_div_do[14]
.sym 66011 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 66012 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 66014 iomem_addr[12]
.sym 66016 iomem_addr[11]
.sym 66017 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 66019 soc.simpleuart.recv_buf_valid
.sym 66020 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66021 soc.spimemio.dout_data[3]
.sym 66022 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66023 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66024 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66025 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66026 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 66027 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66028 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66034 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 66036 flash_clk_SB_LUT4_I1_I2[3]
.sym 66037 soc.simpleuart.recv_buf_valid
.sym 66038 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66039 soc.simpleuart_reg_div_do[23]
.sym 66041 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 66042 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 66044 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66045 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 66046 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 66048 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66049 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 66050 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66051 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 66053 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 66054 soc.simpleuart_reg_div_do[24]
.sym 66056 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66058 iomem_wdata[31]
.sym 66059 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66061 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66065 soc.simpleuart_reg_div_do[25]
.sym 66067 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66068 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 66069 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66070 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66073 soc.simpleuart.recv_buf_valid
.sym 66074 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66076 flash_clk_SB_LUT4_I1_I2[3]
.sym 66079 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66080 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 66081 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66082 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 66085 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66086 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66087 soc.simpleuart_reg_div_do[23]
.sym 66088 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66092 iomem_wdata[31]
.sym 66097 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66098 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66099 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66100 soc.simpleuart_reg_div_do[24]
.sym 66103 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 66104 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 66105 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66106 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 66109 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66110 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66111 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 66112 soc.simpleuart_reg_div_do[25]
.sym 66113 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66116 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 66117 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66118 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 66119 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 66120 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66121 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66122 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 66123 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66127 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 66128 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66130 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 66132 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66133 iomem_addr[22]
.sym 66134 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66135 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 66136 iomem_wstrb[2]
.sym 66138 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66139 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 66140 soc.spimemio.dout_data[2]
.sym 66141 iomem_wstrb[3]
.sym 66142 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 66143 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66144 soc.simpleuart_reg_div_do[15]
.sym 66145 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 66147 soc.simpleuart_reg_div_do[28]
.sym 66149 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 66150 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66157 soc.simpleuart_reg_div_do[13]
.sym 66159 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66160 flash_clk_SB_LUT4_I1_I2[3]
.sym 66163 soc.simpleuart_reg_div_do[8]
.sym 66165 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66168 flash_clk_SB_LUT4_I1_I2[3]
.sym 66170 iomem_ready_SB_LUT4_I1_O[1]
.sym 66171 iomem_addr[25]
.sym 66176 soc.simpleuart_reg_div_do[26]
.sym 66179 iomem_addr[24]
.sym 66181 soc.simpleuart_reg_div_do[27]
.sym 66183 soc.simpleuart_reg_div_do[29]
.sym 66185 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66190 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66191 flash_clk_SB_LUT4_I1_I2[3]
.sym 66193 soc.simpleuart_reg_div_do[29]
.sym 66196 iomem_addr[25]
.sym 66197 iomem_addr[24]
.sym 66198 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66199 iomem_ready_SB_LUT4_I1_O[1]
.sym 66202 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66204 flash_clk_SB_LUT4_I1_I2[3]
.sym 66205 soc.simpleuart_reg_div_do[26]
.sym 66214 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66215 soc.simpleuart_reg_div_do[27]
.sym 66216 flash_clk_SB_LUT4_I1_I2[3]
.sym 66220 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66221 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66223 soc.simpleuart_reg_div_do[8]
.sym 66226 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66227 flash_clk_SB_LUT4_I1_I2[3]
.sym 66228 soc.simpleuart_reg_div_do[13]
.sym 66240 soc.spimem_rdata[27]
.sym 66245 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 66251 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66256 soc.mem_valid
.sym 66260 iomem_wstrb[0]
.sym 66261 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 66263 soc.spimemio.dout_data[4]
.sym 66267 soc.mem_rdata[27]
.sym 66268 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66269 soc.spimemio.dout_data[6]
.sym 66270 iomem_wstrb[0]
.sym 66271 UART_RX_SB_LUT4_I1_I0[3]
.sym 66272 soc.cpu.mem_la_firstword_xfer
.sym 66274 soc.mem_rdata[29]
.sym 66280 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 66282 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 66283 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 66284 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 66285 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 66286 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66287 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66288 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]
.sym 66289 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 66291 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66292 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66294 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66296 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66304 soc.mem_rdata[27]
.sym 66306 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66307 iomem_ready
.sym 66311 soc.mem_valid
.sym 66319 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66320 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 66321 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]
.sym 66331 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 66333 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66334 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 66337 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66338 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 66339 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66340 soc.mem_rdata[27]
.sym 66343 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66344 iomem_ready
.sym 66346 soc.mem_valid
.sym 66349 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 66350 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66351 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 66355 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66356 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66357 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66358 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66362 soc.mem_rdata[27]
.sym 66363 soc.mem_rdata[26]
.sym 66365 iomem_ready
.sym 66366 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66367 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 66381 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 66383 flash_clk_SB_LUT4_I1_I2[3]
.sym 66387 soc.spimem_rdata[26]
.sym 66388 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66389 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 66390 soc.mem_rdata[22]
.sym 66394 soc.mem_rdata[16]
.sym 66395 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 66396 soc.mem_rdata[22]
.sym 66397 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66403 soc.spimem_rdata[23]
.sym 66404 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66405 soc.spimem_rdata[29]
.sym 66406 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66407 soc.spimemio.dout_data[5]
.sym 66410 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 66411 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 66412 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 66413 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66415 soc.spimemio.dout_data[1]
.sym 66419 flash_csb_SB_LUT4_I1_O[2]
.sym 66421 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66422 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 66423 soc.spimemio.dout_data[0]
.sym 66427 soc.spimem_rdata[24]
.sym 66429 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66431 soc.spimem_rdata[25]
.sym 66436 soc.spimemio.dout_data[0]
.sym 66442 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 66443 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 66444 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 66450 soc.spimemio.dout_data[5]
.sym 66454 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66455 flash_csb_SB_LUT4_I1_O[2]
.sym 66456 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66457 soc.spimem_rdata[29]
.sym 66463 soc.spimemio.dout_data[1]
.sym 66466 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66467 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66468 soc.spimem_rdata[25]
.sym 66469 flash_csb_SB_LUT4_I1_O[2]
.sym 66472 flash_csb_SB_LUT4_I1_O[2]
.sym 66473 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 66474 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66475 soc.spimem_rdata[24]
.sym 66478 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66479 soc.spimem_rdata[23]
.sym 66480 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66481 flash_csb_SB_LUT4_I1_O[2]
.sym 66482 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 flash_csb_SB_LUT4_I1_O[2]
.sym 66486 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 66487 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66488 soc.spimem_rdata[6]
.sym 66489 soc.spimem_rdata[30]
.sym 66490 iomem_rdata_SB_DFFESR_Q_E
.sym 66491 soc.mem_rdata[28]
.sym 66492 soc.spimem_rdata[28]
.sym 66495 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66504 soc.mem_rdata[22]
.sym 66505 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 66506 UART_RX_SB_LUT4_I1_I0[3]
.sym 66507 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66508 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 66509 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66510 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66511 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66513 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66516 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66518 soc.mem_rdata[24]
.sym 66519 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66520 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66526 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66527 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[2]
.sym 66528 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66529 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 66530 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66531 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66533 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66534 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66536 iomem_wstrb[3]
.sym 66538 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 66539 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66540 soc.mem_rdata[24]
.sym 66541 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66542 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 66543 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 66544 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66546 soc.spimem_rdata[30]
.sym 66548 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66549 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66550 flash_csb_SB_LUT4_I1_O[2]
.sym 66551 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 66552 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66553 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 66554 soc.mem_rdata[16]
.sym 66555 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66556 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66557 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 66561 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66562 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 66565 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 66566 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 66567 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[2]
.sym 66571 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66572 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66573 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 66574 iomem_wstrb[3]
.sym 66577 soc.mem_rdata[16]
.sym 66578 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66583 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66584 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66585 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66586 soc.mem_rdata[24]
.sym 66589 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66590 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 66595 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66596 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66597 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 66598 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66601 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66602 soc.spimem_rdata[30]
.sym 66603 flash_csb_SB_LUT4_I1_O[2]
.sym 66604 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66605 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66606 clk$SB_IO_IN_$glb_clk
.sym 66608 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 66609 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 66611 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 66613 soc.cpu.last_mem_valid
.sym 66614 soc.cpu.mem_la_firstword_reg
.sym 66615 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 66621 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66622 soc.mem_rdata[22]
.sym 66628 soc.mem_rdata[19]
.sym 66631 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66632 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 66633 iomem_wstrb[3]
.sym 66634 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 66635 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 66636 soc.mem_rdata[31]
.sym 66637 soc.spimemio.dout_data[2]
.sym 66638 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66639 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 66640 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66642 soc.mem_rdata[20]
.sym 66643 soc.mem_rdata[30]
.sym 66651 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66653 soc.cpu.mem_la_read
.sym 66654 soc.mem_valid
.sym 66656 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 66657 soc.cpu.mem_state[0]
.sym 66658 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66660 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66661 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66662 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 66663 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66664 soc.mem_rdata[30]
.sym 66665 soc.cpu.mem_state[1]
.sym 66667 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66668 soc.mem_rdata[22]
.sym 66669 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66670 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66672 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 66673 soc.cpu.mem_state[1]
.sym 66674 UART_RX_SB_LUT4_I1_I0[3]
.sym 66675 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66676 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 66679 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66680 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66682 soc.cpu.mem_state[1]
.sym 66683 soc.cpu.mem_state[0]
.sym 66684 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66685 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66688 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 66690 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 66691 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 66694 UART_RX_SB_LUT4_I1_I0[3]
.sym 66695 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 66696 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66697 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66702 soc.mem_rdata[22]
.sym 66703 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66707 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 66709 soc.mem_valid
.sym 66712 soc.cpu.mem_state[0]
.sym 66713 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66714 soc.cpu.mem_state[1]
.sym 66715 soc.cpu.mem_la_read
.sym 66724 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66725 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66726 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66727 soc.mem_rdata[30]
.sym 66728 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66729 clk$SB_IO_IN_$glb_clk
.sym 66730 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 66733 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66735 soc.cpu.mem_la_firstword_xfer
.sym 66738 soc.spimemio.buffer[2]
.sym 66743 soc.mem_rdata[20]
.sym 66746 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 66747 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66749 SET_MIN$SB_IO_IN
.sym 66750 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 66752 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66755 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 66756 soc.cpu.mem_la_firstword_xfer
.sym 66757 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 66759 soc.mem_rdata[27]
.sym 66760 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66762 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66764 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66765 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66766 soc.mem_rdata[29]
.sym 66772 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66773 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66774 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 66775 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66776 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66777 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 66778 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66780 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66782 UART_RX_SB_LUT4_I1_I0[3]
.sym 66783 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66785 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 66787 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66788 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66791 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66795 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 66797 soc.cpu.mem_state[0]
.sym 66800 soc.cpu.mem_la_read
.sym 66802 soc.cpu.mem_state[1]
.sym 66805 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66806 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66807 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66808 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 66811 soc.cpu.mem_la_read
.sym 66817 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66819 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66823 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 66824 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66825 UART_RX_SB_LUT4_I1_I0[3]
.sym 66826 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66830 UART_RX_SB_LUT4_I1_I0[3]
.sym 66832 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 66841 soc.cpu.mem_state[0]
.sym 66842 soc.cpu.mem_state[1]
.sym 66843 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66844 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66847 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 66848 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66849 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66851 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 66852 clk$SB_IO_IN_$glb_clk
.sym 66853 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 66854 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 66855 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66857 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 66858 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66859 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66860 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66866 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 66869 soc.mem_rdata[31]
.sym 66870 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66878 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66879 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 66880 soc.cpu.mem_state[0]
.sym 66883 soc.cpu.mem_la_read
.sym 66884 soc.mem_valid
.sym 66885 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66887 soc.mem_rdata[22]
.sym 66888 soc.cpu.mem_state[1]
.sym 66889 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 66896 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 66898 soc.cpu.mem_state[0]
.sym 66903 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66904 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66905 soc.cpu.mem_do_rinst
.sym 66906 soc.cpu.mem_state[0]
.sym 66907 soc.cpu.mem_la_firstword_xfer
.sym 66908 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 66911 soc.cpu.mem_state[1]
.sym 66914 soc.mem_rdata[20]
.sym 66915 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 66918 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 66920 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66921 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66922 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66923 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66925 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66926 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66928 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66929 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66930 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66934 soc.cpu.mem_do_rinst
.sym 66935 soc.cpu.mem_state[0]
.sym 66936 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66937 soc.cpu.mem_state[1]
.sym 66940 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66941 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 66943 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 66946 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66947 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 66948 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66949 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66952 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66953 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66959 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66960 soc.cpu.mem_la_firstword_xfer
.sym 66961 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 66965 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66966 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66967 soc.mem_rdata[20]
.sym 66971 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66972 soc.cpu.mem_state[0]
.sym 66973 soc.cpu.mem_state[1]
.sym 66977 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 66978 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 66979 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66980 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66981 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 66982 soc.cpu.mem_16bit_buffer[6]
.sym 66983 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66984 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 66990 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66993 soc.cpu.mem_do_rinst
.sym 66995 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66996 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 66997 soc.cpu.mem_16bit_buffer[4]
.sym 66999 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67001 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67002 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67003 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 67004 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[3]
.sym 67005 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67006 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67007 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67008 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67009 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67010 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67011 soc.mem_rdata[24]
.sym 67019 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67020 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67022 soc.mem_rdata[23]
.sym 67023 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67024 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 67025 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 67027 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 67028 soc.cpu.mem_do_rinst
.sym 67029 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67032 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67033 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67034 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 67035 soc.mem_rdata[25]
.sym 67037 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67043 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67044 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67045 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67047 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67048 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67049 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67051 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67052 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67053 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67054 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67057 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67058 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67059 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67060 soc.mem_rdata[23]
.sym 67063 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 67064 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 67065 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67066 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67069 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67070 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67071 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67072 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67075 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 67076 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67077 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67078 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 67083 soc.mem_rdata[25]
.sym 67087 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67088 soc.mem_rdata[25]
.sym 67089 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67090 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67093 soc.cpu.mem_do_rinst
.sym 67094 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 67097 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67100 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67101 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67102 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67103 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 67104 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67105 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67106 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67107 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67112 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67113 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 67114 soc.cpu.mem_do_rinst
.sym 67117 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67119 soc.cpu.mem_rdata_q[19]
.sym 67121 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 67123 soc.cpu.mem_rdata_q[18]
.sym 67124 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 67126 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67127 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 67131 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67132 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 67133 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67134 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67142 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 67144 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 67145 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 67146 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67147 soc.mem_rdata[29]
.sym 67150 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67152 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67153 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67154 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67155 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67159 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67160 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 67162 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67166 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67167 soc.mem_rdata[23]
.sym 67169 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 67170 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67171 soc.cpu.mem_rdata_q[29]
.sym 67174 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67175 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 67176 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 67177 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 67180 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67181 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67182 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 67183 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 67186 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67187 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67188 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67189 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67192 soc.mem_rdata[23]
.sym 67198 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67199 soc.cpu.mem_rdata_q[29]
.sym 67200 soc.mem_rdata[29]
.sym 67201 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67204 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 67205 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 67212 soc.mem_rdata[29]
.sym 67216 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67217 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67218 soc.cpu.mem_rdata_q[29]
.sym 67219 soc.mem_rdata[29]
.sym 67220 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67221 clk$SB_IO_IN_$glb_clk
.sym 67223 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 67224 soc.cpu.mem_16bit_buffer[12]
.sym 67225 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67226 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67227 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67228 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 67229 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 67230 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 67235 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 67236 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67237 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 67239 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 67240 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 67241 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 67246 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67247 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67248 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67249 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67254 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67255 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67256 soc.cpu.mem_rdata_latched[1]
.sym 67257 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67258 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 67266 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67272 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67273 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67274 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67275 soc.mem_rdata[31]
.sym 67276 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67277 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67279 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67280 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67283 soc.mem_rdata[24]
.sym 67285 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 67286 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67290 soc.mem_rdata[30]
.sym 67295 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67297 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67298 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67299 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67300 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 67303 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67304 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67305 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 67309 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67310 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67311 soc.mem_rdata[31]
.sym 67312 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67315 soc.mem_rdata[30]
.sym 67321 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67322 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67323 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67324 soc.mem_rdata[30]
.sym 67327 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67328 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67334 soc.mem_rdata[24]
.sym 67339 soc.mem_rdata[24]
.sym 67340 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67341 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67343 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 67344 clk$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 67347 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67348 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 67349 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67350 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 67351 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67352 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2[2]
.sym 67353 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67356 soc.cpu.instr_auipc
.sym 67360 soc.cpu.mem_rdata_latched[1]
.sym 67361 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67362 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67363 $PACKER_VCC_NET
.sym 67366 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67367 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67368 soc.cpu.mem_16bit_buffer[0]
.sym 67371 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67372 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67373 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67374 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 67375 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 67376 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67377 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67378 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67379 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67380 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67381 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67387 UART_RX_SB_LUT4_I1_I0[3]
.sym 67388 soc.cpu.mem_16bit_buffer[12]
.sym 67389 soc.cpu.mem_rdata_q[17]
.sym 67391 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67392 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67393 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67394 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 67395 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67396 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 67397 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67399 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67400 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 67401 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 67402 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 67403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67404 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67406 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67407 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67410 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67412 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67415 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67416 soc.cpu.mem_rdata_latched[1]
.sym 67417 soc.cpu.instr_auipc
.sym 67420 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67422 soc.cpu.mem_rdata_latched[1]
.sym 67423 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67428 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67429 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67432 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 67433 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 67434 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 67435 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67438 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 67439 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 67440 soc.cpu.mem_16bit_buffer[12]
.sym 67441 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67445 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67446 soc.cpu.mem_rdata_q[17]
.sym 67447 soc.cpu.instr_auipc
.sym 67450 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67452 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67453 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67456 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67457 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67458 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67462 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67463 UART_RX_SB_LUT4_I1_I0[3]
.sym 67464 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67465 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67469 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 67470 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67471 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 67472 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 67473 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 67474 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67475 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67476 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67481 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67483 soc.cpu.mem_rdata_q[17]
.sym 67484 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67485 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67486 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67487 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67488 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67489 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67492 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67494 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67495 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 67496 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67497 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67498 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67499 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67500 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67501 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67502 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67510 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67511 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67512 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67513 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67514 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67515 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67516 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67517 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 67518 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67519 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 67520 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67521 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67522 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67524 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67526 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67528 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 67529 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 67530 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67531 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67535 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67536 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67537 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 67539 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67544 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67545 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67546 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67549 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67552 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67555 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 67556 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67557 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67558 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67561 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67562 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67564 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67567 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67568 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67569 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67570 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67573 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 67574 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67575 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 67579 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 67580 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 67581 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 67582 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 67585 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 67586 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67587 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67588 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67592 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67593 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67594 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67595 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 67596 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67597 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67598 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67599 display.refresh_timer_state[0]
.sym 67604 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67605 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67606 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67607 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67608 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 67609 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67610 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67611 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67612 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67615 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67616 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67617 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67618 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67619 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67620 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 67624 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 67625 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67626 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67627 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 67633 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67638 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67639 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67640 soc.cpu.mem_rdata_latched[1]
.sym 67641 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67643 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67646 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67647 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67648 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67649 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67651 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67654 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67662 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67666 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67668 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67669 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67673 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67675 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67678 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67679 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67680 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67684 soc.cpu.mem_rdata_latched[1]
.sym 67685 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67690 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67691 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67692 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67693 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67696 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67697 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67702 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67703 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67704 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 67708 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67709 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67710 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67711 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67715 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 67716 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 67717 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 67718 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 67719 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 67720 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 67721 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67722 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 67727 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67728 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67729 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67730 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 67731 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67733 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67734 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67735 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67736 soc.cpu.mem_rdata_latched[1]
.sym 67738 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 67742 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67747 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67756 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 67757 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67758 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67762 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67764 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67765 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67766 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67767 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67768 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67769 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 67770 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67772 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67773 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67774 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67776 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 67777 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67778 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 67779 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67787 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 67789 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67791 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67792 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67795 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67796 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67797 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67798 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 67801 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67802 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67803 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67804 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67808 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 67809 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67810 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67813 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67814 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67819 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67820 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 67821 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67822 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 67825 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67827 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 67831 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67832 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 67838 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 67839 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 67840 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67841 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 67842 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 67843 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 67844 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 67845 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 67850 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 67851 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67853 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67854 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 67855 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67857 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 67858 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67860 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67861 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67867 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 67879 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67880 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67882 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67883 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67884 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 67885 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67886 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67888 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67889 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67890 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 67893 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67894 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 67896 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 67897 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67898 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 67900 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 67904 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67905 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67906 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 67912 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 67913 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67914 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67918 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67919 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67920 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67921 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67924 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67925 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67927 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 67930 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 67931 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67932 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67936 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67937 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67938 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 67939 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 67942 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 67943 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 67944 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67945 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67954 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67955 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67956 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67958 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 67959 clk$SB_IO_IN_$glb_clk
.sym 67973 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67974 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 67977 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 67979 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67980 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67981 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 67982 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 67985 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68036 DBG[3]$SB_IO_OUT
.sym 68051 DBG[3]$SB_IO_OUT
.sym 68061 flash_io2_do
.sym 68062 flash_io0_do
.sym 68063 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68064 soc.spimemio.xfer_io3_90
.sym 68065 flash_io3_do
.sym 68066 flash_io1_do
.sym 68067 soc.spimemio.xfer_io2_90
.sym 68068 flash_io2_do_SB_LUT4_O_I2[1]
.sym 68074 flash_io0_oe
.sym 68084 flash_clk$SB_IO_OUT
.sym 68103 soc.spimemio.config_clk
.sym 68105 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68108 soc.spimemio.xfer_clk
.sym 68115 iomem_wdata[11]
.sym 68116 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 68117 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 68124 iomem_wstrb[0]
.sym 68125 UART_RX_SB_LUT4_I1_I0[3]
.sym 68127 iomem_wdata[10]
.sym 68129 iomem_wdata[9]
.sym 68131 iomem_wdata[8]
.sym 68133 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68137 iomem_wstrb[0]
.sym 68138 UART_RX_SB_LUT4_I1_I0[3]
.sym 68139 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 68149 iomem_wdata[8]
.sym 68154 soc.spimemio.xfer_clk
.sym 68155 soc.spimemio.config_clk
.sym 68156 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68160 UART_RX_SB_LUT4_I1_I0[3]
.sym 68161 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 68162 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 68166 iomem_wdata[9]
.sym 68173 iomem_wdata[11]
.sym 68178 iomem_wdata[10]
.sym 68182 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68184 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68185 flash_io2_di
.sym 68189 soc.spimemio.xfer_io2_do
.sym 68191 flash_io3_oe
.sym 68192 soc.spimemio.xfer_io0_90
.sym 68193 flash_io0_do_SB_LUT4_O_I2[1]
.sym 68194 soc.spimemio.xfer_io0_do
.sym 68195 soc.spimemio.xfer_io3_do
.sym 68196 flash_io2_oe
.sym 68199 flash_io1_oe
.sym 68204 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 68205 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68206 DBG[1]$SB_IO_OUT
.sym 68207 iomem_wdata[11]
.sym 68215 $PACKER_VCC_NET
.sym 68217 soc.spimemio_cfgreg_do[22]
.sym 68221 soc.spimemio_cfgreg_do[22]
.sym 68232 soc.spimemio.xfer_csb
.sym 68233 flash_io2_oe
.sym 68234 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68235 soc.spimemio.xfer_clk
.sym 68238 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68245 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68246 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68248 flash_io2_di
.sym 68251 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68252 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68254 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68256 DBG[0]$SB_IO_OUT
.sym 68268 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68270 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68271 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 68272 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68276 flash_io0_oe_SB_LUT4_O_I1[0]
.sym 68280 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68281 soc.spimemio.xfer_csb
.sym 68284 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68285 soc.spimemio.din_tag[2]
.sym 68289 $PACKER_GND_NET
.sym 68292 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 68293 flash_io0_oe_SB_LUT4_O_I1[2]
.sym 68295 soc.spimemio.din_tag[1]
.sym 68296 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 68297 soc.spimemio.config_csb
.sym 68305 soc.spimemio.din_tag[2]
.sym 68311 soc.spimemio.din_tag[1]
.sym 68317 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 68318 flash_io0_oe_SB_LUT4_O_I1[2]
.sym 68320 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68323 soc.spimemio.xfer_csb
.sym 68324 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68325 soc.spimemio.config_csb
.sym 68329 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 68330 flash_io0_oe_SB_LUT4_O_I1[2]
.sym 68331 flash_io0_oe_SB_LUT4_O_I1[0]
.sym 68332 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68335 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68336 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 68343 $PACKER_GND_NET
.sym 68345 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68347 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68348 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 68349 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 68350 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68351 flash_io0_oe_SB_LUT4_O_I1[2]
.sym 68352 soc.spimemio.xfer.xfer_tag[0]
.sym 68353 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 68354 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 68355 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 68358 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68359 soc.spimemio_cfgreg_do[22]
.sym 68364 iomem_wdata[12]
.sym 68366 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68367 iomem_wdata[13]
.sym 68368 flash_io1_oe
.sym 68372 flash_io3_oe
.sym 68377 flash_csb$SB_IO_OUT
.sym 68378 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 68390 soc.spimemio.xfer.xfer_tag[2]
.sym 68391 soc.spimemio.xfer.xfer_tag[1]
.sym 68401 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68404 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68406 soc.spimemio.state[11]
.sym 68409 soc.spimemio.state[5]
.sym 68411 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68417 soc.spimemio.xfer.xfer_tag[0]
.sym 68420 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68428 soc.spimemio.state[11]
.sym 68429 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68430 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68431 soc.spimemio.state[5]
.sym 68437 soc.spimemio.xfer.xfer_tag[0]
.sym 68440 soc.spimemio.xfer.xfer_tag[2]
.sym 68453 soc.spimemio.xfer.xfer_tag[1]
.sym 68465 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68467 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68471 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 68472 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68474 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68475 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68476 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 68477 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 68478 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68482 iomem_wdata[18]
.sym 68483 iomem_wdata[10]
.sym 68487 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68488 soc.spimemio.xfer.obuffer[6]
.sym 68490 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 68491 iomem_wdata[8]
.sym 68494 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68495 soc.spimemio.state[5]
.sym 68496 soc.spimemio.dout_tag[0]
.sym 68498 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 68499 soc.spimemio_cfgreg_do[22]
.sym 68500 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 68506 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68512 soc.spimemio.dout_data[1]
.sym 68514 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68515 soc.spimemio.dout_data[5]
.sym 68516 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68517 soc.spimemio.dout_data[4]
.sym 68518 soc.spimemio.dout_data[2]
.sym 68519 soc.spimemio.dout_data[3]
.sym 68522 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68523 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68525 flash_io2_di
.sym 68527 soc.spimemio.dout_data[3]
.sym 68530 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68532 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68533 flash_io3_di
.sym 68535 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68540 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68542 soc.spimemio.dout_data[0]
.sym 68545 flash_io2_di
.sym 68546 soc.spimemio.dout_data[0]
.sym 68547 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68548 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68551 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68552 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68553 soc.spimemio.dout_data[5]
.sym 68554 soc.spimemio.dout_data[3]
.sym 68557 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68558 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68559 soc.spimemio.dout_data[2]
.sym 68560 soc.spimemio.dout_data[0]
.sym 68563 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68565 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68566 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68569 soc.spimemio.dout_data[2]
.sym 68570 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68571 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68572 soc.spimemio.dout_data[4]
.sym 68575 flash_io3_di
.sym 68576 soc.spimemio.dout_data[1]
.sym 68577 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68578 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68581 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68583 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68587 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68588 soc.spimemio.dout_data[1]
.sym 68589 soc.spimemio.dout_data[3]
.sym 68590 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68593 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68594 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[0]
.sym 68595 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 68596 soc.spimemio.rd_wait_SB_LUT4_I1_I3[2]
.sym 68597 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68598 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68599 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68600 soc.spimemio.state[5]
.sym 68601 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 68607 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 68608 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68610 iomem_wdata[13]
.sym 68611 soc.spimemio.xfer.obuffer[4]
.sym 68613 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68614 soc.spimemio.din_valid
.sym 68616 iomem_addr[4]
.sym 68619 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 68620 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68621 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68622 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68623 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68625 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68626 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 68628 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 68629 soc.simpleuart_reg_div_do[10]
.sym 68636 soc.simpleuart.send_divcnt[1]
.sym 68637 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68638 soc.spimemio.din_ddr
.sym 68639 soc.simpleuart_reg_div_do[1]
.sym 68640 soc.simpleuart.send_divcnt[0]
.sym 68641 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 68644 soc.simpleuart_reg_div_do[15]
.sym 68646 soc.simpleuart.send_divcnt[3]
.sym 68647 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68648 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 68649 soc.simpleuart.send_divcnt[6]
.sym 68651 soc.simpleuart_reg_div_do[6]
.sym 68652 soc.simpleuart_reg_div_do[3]
.sym 68653 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68655 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68656 soc.spimemio_cfgreg_do[22]
.sym 68661 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68663 soc.simpleuart.send_divcnt[12]
.sym 68664 soc.simpleuart_reg_div_do[0]
.sym 68666 soc.spimemio_cfgreg_do[21]
.sym 68668 soc.simpleuart.send_divcnt[3]
.sym 68669 soc.simpleuart.send_divcnt[1]
.sym 68670 soc.simpleuart_reg_div_do[1]
.sym 68671 soc.simpleuart_reg_div_do[3]
.sym 68674 soc.simpleuart.send_divcnt[1]
.sym 68675 soc.simpleuart_reg_div_do[1]
.sym 68676 soc.simpleuart.send_divcnt[0]
.sym 68677 soc.simpleuart_reg_div_do[0]
.sym 68680 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 68686 soc.spimemio_cfgreg_do[22]
.sym 68687 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68688 soc.spimemio.din_ddr
.sym 68689 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68692 soc.spimemio_cfgreg_do[21]
.sym 68693 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68694 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68695 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68699 soc.simpleuart_reg_div_do[15]
.sym 68704 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 68705 soc.simpleuart.send_divcnt[12]
.sym 68706 soc.simpleuart_reg_div_do[6]
.sym 68707 soc.simpleuart.send_divcnt[6]
.sym 68713 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68716 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68717 soc.spimemio.rd_wait_SB_LUT4_I1_1_I3[3]
.sym 68719 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68721 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 68722 soc.spimemio.rd_inc
.sym 68723 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68724 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 68729 soc.spimemio.dout_data[0]
.sym 68733 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 68736 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 68739 iomem_addr[8]
.sym 68740 iomem_wdata[9]
.sym 68741 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68743 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68746 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68747 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68748 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68749 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68750 flash_io2_di
.sym 68751 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68752 soc.spimemio_cfgreg_do[21]
.sym 68758 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 68760 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 68761 soc.spimemio.dout_tag[2]
.sym 68763 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68765 soc.spimemio.dout_tag[1]
.sym 68766 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 68767 soc.spimemio.dout_tag[0]
.sym 68769 soc.spimemio.dout_tag[2]
.sym 68771 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68772 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 68776 soc.simpleuart.send_divcnt[18]
.sym 68778 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 68779 soc.spimemio.rd_inc
.sym 68781 soc.simpleuart_reg_div_do[18]
.sym 68784 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68789 soc.simpleuart_reg_div_do[18]
.sym 68792 soc.spimemio.dout_tag[1]
.sym 68793 soc.spimemio.dout_tag[2]
.sym 68794 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68797 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68799 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68800 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68806 soc.spimemio.rd_inc
.sym 68812 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 68815 soc.spimemio.dout_tag[0]
.sym 68816 soc.spimemio.dout_tag[2]
.sym 68818 soc.spimemio.dout_tag[1]
.sym 68821 soc.spimemio.dout_tag[1]
.sym 68822 soc.spimemio.dout_tag[2]
.sym 68823 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 68824 soc.spimemio.dout_tag[0]
.sym 68827 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 68828 soc.simpleuart_reg_div_do[18]
.sym 68829 soc.simpleuart.send_divcnt[18]
.sym 68830 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 68834 soc.simpleuart_reg_div_do[18]
.sym 68837 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68839 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68840 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 68841 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68842 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68843 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68844 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 68845 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I0_O
.sym 68846 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 68847 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 68851 flash_clk_SB_LUT4_I1_I2[0]
.sym 68854 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68856 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 68857 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 68859 soc.spimemio.dout_data[7]
.sym 68860 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 68862 iomem_wdata[15]
.sym 68863 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68865 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 68866 iomem_addr[8]
.sym 68868 $PACKER_VCC_NET
.sym 68869 flash_csb$SB_IO_OUT
.sym 68870 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68872 flash_io3_oe
.sym 68873 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 68874 soc.spimemio_cfgreg_do[20]
.sym 68875 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 68883 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 68884 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 68885 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 68886 soc.simpleuart.send_divcnt[21]
.sym 68887 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 68888 soc.simpleuart.send_divcnt[23]
.sym 68889 soc.simpleuart_reg_div_do[0]
.sym 68890 soc.simpleuart.send_divcnt[17]
.sym 68891 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 68892 soc.simpleuart.send_divcnt[19]
.sym 68893 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 68894 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68895 soc.simpleuart_reg_div_do[14]
.sym 68896 soc.simpleuart_reg_div_do[23]
.sym 68897 soc.simpleuart.send_divcnt[0]
.sym 68898 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 68899 soc.simpleuart_reg_div_do[10]
.sym 68900 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 68902 soc.simpleuart.send_divcnt[20]
.sym 68903 soc.simpleuart.send_divcnt[14]
.sym 68905 soc.simpleuart_reg_div_do[19]
.sym 68906 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 68907 soc.simpleuart.send_divcnt[10]
.sym 68908 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 68911 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 68914 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 68915 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 68916 soc.simpleuart.send_divcnt[0]
.sym 68917 soc.simpleuart_reg_div_do[0]
.sym 68920 soc.simpleuart.send_divcnt[20]
.sym 68921 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 68922 soc.simpleuart.send_divcnt[21]
.sym 68923 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 68926 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 68927 soc.simpleuart_reg_div_do[14]
.sym 68928 soc.simpleuart.send_divcnt[14]
.sym 68929 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 68932 soc.simpleuart_reg_div_do[19]
.sym 68933 soc.simpleuart_reg_div_do[23]
.sym 68934 soc.simpleuart.send_divcnt[23]
.sym 68935 soc.simpleuart.send_divcnt[19]
.sym 68940 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 68944 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 68945 soc.simpleuart_reg_div_do[10]
.sym 68946 soc.simpleuart.send_divcnt[10]
.sym 68947 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 68952 soc.simpleuart.send_divcnt[17]
.sym 68953 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 68956 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 68958 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 68959 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68964 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68966 soc.spimemio_cfgreg_do[20]
.sym 68967 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 68968 soc.spimemio_cfgreg_do[21]
.sym 68969 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2]
.sym 68970 soc.spimemio_cfgreg_do[17]
.sym 68973 flash_io0_oe
.sym 68977 soc.spimemio.dout_data[6]
.sym 68979 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 68980 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 68982 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68983 soc.spimemio.dout_data[4]
.sym 68986 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68987 soc.simpleuart.recv_buf_valid
.sym 68989 iomem_addr[12]
.sym 68990 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 68994 iomem_addr[13]
.sym 68995 soc.spimemio_cfgreg_do[22]
.sym 68996 soc.spimemio_cfgreg_do[19]
.sym 68998 soc.spimemio.rd_inc
.sym 69004 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 69008 soc.simpleuart.send_divcnt[4]
.sym 69009 soc.simpleuart.send_divcnt[29]
.sym 69010 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 69011 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69012 soc.simpleuart.send_divcnt[2]
.sym 69015 soc.spimemio.softreset
.sym 69016 soc.simpleuart_reg_div_do[2]
.sym 69017 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 69018 soc.simpleuart.send_divcnt[5]
.sym 69019 soc.simpleuart.send_divcnt[31]
.sym 69020 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69021 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 69022 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 69023 UART_RX_SB_LUT4_I1_I0[3]
.sym 69024 soc.simpleuart_reg_div_do[31]
.sym 69026 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69027 soc.simpleuart_reg_div_do[29]
.sym 69032 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69033 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 69034 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 69037 soc.simpleuart.send_divcnt[4]
.sym 69038 soc.simpleuart.send_divcnt[5]
.sym 69039 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 69040 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69043 soc.simpleuart_reg_div_do[2]
.sym 69044 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 69045 soc.simpleuart.send_divcnt[2]
.sym 69046 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 69056 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69057 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69058 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69061 soc.simpleuart.send_divcnt[31]
.sym 69062 soc.simpleuart.send_divcnt[29]
.sym 69063 soc.simpleuart_reg_div_do[31]
.sym 69064 soc.simpleuart_reg_div_do[29]
.sym 69067 UART_RX_SB_LUT4_I1_I0[3]
.sym 69070 soc.spimemio.softreset
.sym 69079 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 69080 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 69081 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 69082 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69086 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 69087 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 69089 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 69090 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 69091 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 69092 soc.simpleuart.recv_buf_valid
.sym 69093 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 69098 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 69099 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 69100 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 69101 soc.spimemio_cfgreg_do[20]
.sym 69102 flash_io0_di
.sym 69103 soc.spimemio_cfgreg_do[17]
.sym 69105 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69107 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 69110 iomem_addr[7]
.sym 69114 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 69116 soc.spimemio_cfgreg_do[21]
.sym 69117 iomem_addr[21]
.sym 69119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 69120 iomem_addr[18]
.sym 69121 soc.simpleuart_reg_div_do[10]
.sym 69129 soc.simpleuart.recv_buf_data[4]
.sym 69132 soc.simpleuart.recv_buf_data[3]
.sym 69135 soc.simpleuart.recv_buf_data[1]
.sym 69137 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69138 soc.simpleuart.recv_buf_data[5]
.sym 69140 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69145 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69146 iomem_wstrb[2]
.sym 69147 iomem_wdata[18]
.sym 69149 soc.simpleuart.recv_buf_valid
.sym 69150 iomem_wdata[19]
.sym 69154 UART_RX_SB_LUT4_I1_I0[3]
.sym 69161 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69162 UART_RX_SB_LUT4_I1_I0[3]
.sym 69167 iomem_wdata[18]
.sym 69175 iomem_wdata[19]
.sym 69179 soc.simpleuart.recv_buf_valid
.sym 69180 soc.simpleuart.recv_buf_data[1]
.sym 69184 soc.simpleuart.recv_buf_valid
.sym 69186 soc.simpleuart.recv_buf_data[5]
.sym 69191 soc.simpleuart.recv_buf_data[4]
.sym 69193 soc.simpleuart.recv_buf_valid
.sym 69197 soc.simpleuart.recv_buf_data[3]
.sym 69198 soc.simpleuart.recv_buf_valid
.sym 69202 iomem_wstrb[2]
.sym 69203 UART_RX_SB_LUT4_I1_I0[3]
.sym 69205 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69206 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69210 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 69213 soc.spimemio.rd_addr[5]
.sym 69215 soc.spimemio.rd_addr[6]
.sym 69221 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 69222 soc.simpleuart.recv_buf_valid
.sym 69223 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 69224 iomem_addr[9]
.sym 69225 soc.spimemio_cfgreg_do[18]
.sym 69226 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 69227 iomem_addr[7]
.sym 69229 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69233 iomem_addr[3]
.sym 69235 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69237 iomem_addr[12]
.sym 69238 flash_io2_di
.sym 69239 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[1]
.sym 69240 UART_RX_SB_LUT4_I1_I0[3]
.sym 69241 soc.simpleuart.recv_buf_valid
.sym 69242 soc.spimemio.rd_valid
.sym 69243 flash_clk_SB_LUT4_I1_I2[3]
.sym 69244 iomem_addr[6]
.sym 69250 soc.simpleuart_reg_div_do[3]
.sym 69252 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 69253 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69254 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69255 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69256 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69259 soc.simpleuart_reg_div_do[0]
.sym 69260 iomem_wdata[22]
.sym 69261 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69262 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69263 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69264 soc.simpleuart.recv_buf_valid
.sym 69266 iomem_wdata[16]
.sym 69269 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69270 soc.simpleuart_reg_div_do[1]
.sym 69274 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69277 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69279 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 69281 soc.simpleuart.recv_buf_data[0]
.sym 69283 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69284 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69285 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 69286 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69289 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69290 soc.simpleuart_reg_div_do[3]
.sym 69291 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69292 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69296 soc.simpleuart.recv_buf_valid
.sym 69297 soc.simpleuart.recv_buf_data[0]
.sym 69301 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69302 soc.simpleuart_reg_div_do[1]
.sym 69303 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69304 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69308 iomem_wdata[22]
.sym 69314 iomem_wdata[16]
.sym 69319 soc.simpleuart_reg_div_do[0]
.sym 69320 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69321 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 69322 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69325 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69326 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69327 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69328 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69329 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69330 clk$SB_IO_IN_$glb_clk
.sym 69331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69332 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 69333 soc.spimemio.rd_addr[4]
.sym 69334 soc.spimemio.rd_addr[3]
.sym 69335 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69336 soc.spimemio.rd_addr[12]
.sym 69337 soc.spimemio.rd_addr[8]
.sym 69338 soc.spimemio.rd_addr[10]
.sym 69339 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[2]
.sym 69344 iomem_addr[17]
.sym 69345 soc.spimemio.rd_addr[6]
.sym 69346 soc.spimemio_cfgreg_do[16]
.sym 69351 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69353 iomem_addr[10]
.sym 69354 soc.spimemio_cfgreg_do[22]
.sym 69355 iomem_addr[10]
.sym 69356 iomem_addr[6]
.sym 69357 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 69358 iomem_addr[8]
.sym 69359 soc.spimemio_cfgreg_do[20]
.sym 69360 flash_io3_oe
.sym 69361 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69362 flash_csb$SB_IO_OUT
.sym 69363 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 69365 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 69367 iomem_wdata[7]
.sym 69373 flash_csb_SB_LUT4_I1_I2[2]
.sym 69374 soc.simpleuart.recv_pattern[2]
.sym 69375 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 69376 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 69377 flash_io1_di
.sym 69378 flash_io0_di
.sym 69379 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69380 flash_csb$SB_IO_OUT
.sym 69382 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 69383 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 69386 flash_clk_SB_LUT4_I1_I2[3]
.sym 69387 flash_clk_SB_LUT4_I1_I2[0]
.sym 69388 flash_clk_SB_LUT4_I1_I2[2]
.sym 69396 flash_io3_di
.sym 69398 flash_io2_di
.sym 69399 flash_clk$SB_IO_OUT
.sym 69406 flash_clk_SB_LUT4_I1_I2[3]
.sym 69407 flash_clk_SB_LUT4_I1_I2[0]
.sym 69408 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 69409 flash_io3_di
.sym 69418 flash_clk_SB_LUT4_I1_I2[3]
.sym 69419 flash_clk_SB_LUT4_I1_I2[0]
.sym 69420 flash_io2_di
.sym 69421 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 69424 flash_clk_SB_LUT4_I1_I2[0]
.sym 69425 flash_clk_SB_LUT4_I1_I2[2]
.sym 69426 flash_clk$SB_IO_OUT
.sym 69427 flash_clk_SB_LUT4_I1_I2[3]
.sym 69431 soc.simpleuart.recv_pattern[2]
.sym 69436 flash_csb$SB_IO_OUT
.sym 69437 flash_csb_SB_LUT4_I1_I2[2]
.sym 69438 flash_clk_SB_LUT4_I1_I2[0]
.sym 69439 flash_clk_SB_LUT4_I1_I2[3]
.sym 69442 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69443 flash_io0_di
.sym 69444 flash_clk_SB_LUT4_I1_I2[3]
.sym 69445 flash_clk_SB_LUT4_I1_I2[0]
.sym 69448 flash_clk_SB_LUT4_I1_I2[0]
.sym 69449 flash_io1_di
.sym 69450 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 69451 flash_clk_SB_LUT4_I1_I2[3]
.sym 69452 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 69453 clk$SB_IO_IN_$glb_clk
.sym 69454 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69455 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 69456 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 69457 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 69458 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 69459 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 69460 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[3]
.sym 69461 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 69462 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 69467 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 69468 soc.spimemio.rd_addr[10]
.sym 69471 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 69472 iomem_addr[5]
.sym 69475 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 69476 soc.spimemio.rd_addr[4]
.sym 69478 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 69479 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 69481 iomem_addr[15]
.sym 69482 iomem_addr[10]
.sym 69483 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69484 soc.simpleuart.recv_buf_valid
.sym 69485 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69486 flash_csb_SB_LUT4_I1_O[1]
.sym 69487 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69488 iomem_addr[12]
.sym 69489 soc.spimemio_cfgreg_do[19]
.sym 69496 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 69498 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69501 soc.simpleuart_reg_div_do[9]
.sym 69503 soc.mem_valid
.sym 69505 soc.simpleuart_reg_div_do[18]
.sym 69512 iomem_wstrb[3]
.sym 69513 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 69516 iomem_wdata[31]
.sym 69517 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 69518 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69520 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69521 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69525 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 69526 UART_RX_SB_LUT4_I1_I0[3]
.sym 69530 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69531 iomem_wstrb[3]
.sym 69532 UART_RX_SB_LUT4_I1_I0[3]
.sym 69538 iomem_wdata[31]
.sym 69547 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 69548 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69555 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69556 soc.simpleuart_reg_div_do[9]
.sym 69560 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69562 soc.simpleuart_reg_div_do[18]
.sym 69565 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 69566 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 69567 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69568 soc.mem_valid
.sym 69572 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69574 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 69575 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69576 clk$SB_IO_IN_$glb_clk
.sym 69577 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69578 soc.spimemio.rd_addr[11]
.sym 69579 soc.spimemio.rd_addr[20]
.sym 69580 flash_io3_oe_SB_LUT4_I2_O[1]
.sym 69581 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 69582 soc.spimemio.config_cont_SB_LUT4_I2_O[1]
.sym 69583 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69584 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 69585 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 69591 iomem_addr[3]
.sym 69594 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69596 iomem_addr[6]
.sym 69597 iomem_addr[10]
.sym 69598 iomem_addr[3]
.sym 69599 soc.spimemio.rd_addr[15]
.sym 69602 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 69603 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 69604 soc.spimemio_cfgreg_do[21]
.sym 69606 iomem_wstrb[0]
.sym 69607 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 69608 iomem_addr[21]
.sym 69609 soc.simpleuart_reg_div_do[10]
.sym 69610 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 69611 flash_clk_SB_LUT4_I1_I2[0]
.sym 69619 soc.spimemio_cfgreg_do[18]
.sym 69620 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69621 flash_clk_SB_LUT4_I1_I2[3]
.sym 69622 iomem_wdata[2]
.sym 69623 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 69625 iomem_wdata[3]
.sym 69626 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 69627 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69628 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69630 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69631 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 69632 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 69633 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 69634 soc.simpleuart.recv_buf_valid
.sym 69635 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69636 flash_io1_oe
.sym 69637 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 69639 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69641 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 69642 flash_clk_SB_LUT4_I1_I2[3]
.sym 69643 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 69644 soc.simpleuart.send_pattern[5]
.sym 69648 soc.simpleuart.send_pattern[4]
.sym 69650 soc.mem_valid
.sym 69652 soc.simpleuart.recv_buf_valid
.sym 69654 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69658 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 69659 soc.simpleuart.send_pattern[4]
.sym 69660 iomem_wdata[2]
.sym 69664 soc.spimemio_cfgreg_do[18]
.sym 69665 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 69666 soc.mem_valid
.sym 69670 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69671 flash_clk_SB_LUT4_I1_I2[3]
.sym 69672 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 69673 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 69676 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 69677 flash_clk_SB_LUT4_I1_I2[3]
.sym 69678 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 69679 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69683 soc.simpleuart.send_pattern[5]
.sym 69684 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 69685 iomem_wdata[3]
.sym 69689 flash_io1_oe
.sym 69690 soc.mem_valid
.sym 69691 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 69694 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69695 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69696 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 69697 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69698 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69699 clk$SB_IO_IN_$glb_clk
.sym 69700 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 69701 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 69702 soc.simpleuart.send_pattern[5]
.sym 69703 soc.simpleuart.send_pattern[7]
.sym 69704 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 69705 soc.simpleuart.send_pattern[6]
.sym 69706 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 69707 soc.simpleuart.send_pattern[8]
.sym 69708 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 69712 soc.mem_rdata[28]
.sym 69718 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 69721 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 69722 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69723 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 69724 iomem_addr[11]
.sym 69725 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 69726 soc.simpleuart.recv_buf_valid
.sym 69728 flash_clk_SB_LUT4_I1_I2[3]
.sym 69729 soc.mem_valid
.sym 69731 flash_clk_SB_LUT4_I1_I2[3]
.sym 69732 UART_RX_SB_LUT4_I1_I0[3]
.sym 69733 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69735 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 69736 soc.mem_valid
.sym 69743 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69744 flash_clk_SB_LUT4_I1_I2[3]
.sym 69745 soc.simpleuart_reg_div_do[6]
.sym 69747 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 69749 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 69750 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69751 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 69752 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 69753 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69754 soc.simpleuart_reg_div_do[14]
.sym 69757 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 69758 soc.spimemio_cfgreg_do[22]
.sym 69759 soc.simpleuart_reg_div_do[19]
.sym 69760 soc.mem_valid
.sym 69763 soc.spimemio_cfgreg_do[16]
.sym 69764 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69766 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69768 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69773 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 69775 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 69776 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69777 flash_clk_SB_LUT4_I1_I2[3]
.sym 69778 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 69781 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 69782 flash_clk_SB_LUT4_I1_I2[3]
.sym 69783 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69784 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 69787 soc.mem_valid
.sym 69789 soc.spimemio_cfgreg_do[22]
.sym 69790 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 69793 soc.simpleuart_reg_div_do[19]
.sym 69794 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 69799 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69800 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69801 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 69802 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69805 soc.spimemio_cfgreg_do[16]
.sym 69807 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 69808 soc.mem_valid
.sym 69811 flash_clk_SB_LUT4_I1_I2[3]
.sym 69812 soc.simpleuart_reg_div_do[14]
.sym 69814 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69817 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69818 flash_clk_SB_LUT4_I1_I2[3]
.sym 69819 soc.simpleuart_reg_div_do[6]
.sym 69824 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 69825 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 69826 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 69827 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 69828 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 69829 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 69830 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 69831 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 69834 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69835 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 69836 iomem_addr[17]
.sym 69838 iomem_addr[14]
.sym 69840 iomem_addr[13]
.sym 69844 iomem_addr[14]
.sym 69845 soc.spimemio.dout_data[2]
.sym 69848 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69853 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 69854 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69855 iomem_wdata[7]
.sym 69857 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 69859 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 69866 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 69867 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69868 iomem_wstrb[0]
.sym 69869 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69872 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69874 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69876 iomem_wstrb[2]
.sym 69877 soc.simpleuart_reg_div_do[31]
.sym 69879 soc.simpleuart_reg_div_do[10]
.sym 69880 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 69883 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]
.sym 69884 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 69886 iomem_wstrb[3]
.sym 69888 flash_clk_SB_LUT4_I1_I2[3]
.sym 69889 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 69891 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69892 soc.simpleuart_reg_div_do[28]
.sym 69900 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69901 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 69904 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69906 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69907 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69910 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69911 flash_clk_SB_LUT4_I1_I2[3]
.sym 69912 soc.simpleuart_reg_div_do[28]
.sym 69916 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 69917 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69919 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]
.sym 69922 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 69923 iomem_wstrb[0]
.sym 69924 iomem_wstrb[2]
.sym 69925 iomem_wstrb[3]
.sym 69929 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69930 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 69934 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69935 soc.simpleuart_reg_div_do[10]
.sym 69940 soc.simpleuart_reg_div_do[31]
.sym 69941 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69947 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 69950 soc.simpleuart.send_dummy
.sym 69952 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 69957 soc.mem_rdata[26]
.sym 69960 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 69961 iomem_addr[18]
.sym 69962 iomem_wstrb[0]
.sym 69963 iomem_addr[21]
.sym 69964 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69967 iomem_addr[21]
.sym 69969 iomem_addr[20]
.sym 69970 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 69971 soc.mem_rdata[27]
.sym 69972 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69973 soc.mem_rdata[26]
.sym 69974 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69975 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 69977 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69978 flash_csb_SB_LUT4_I1_O[1]
.sym 69980 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 69989 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69993 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69994 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69996 soc.simpleuart.recv_buf_valid
.sym 69997 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 69998 flash_clk_SB_LUT4_I1_I2[3]
.sym 69999 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 70000 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 70002 soc.mem_valid
.sym 70003 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70005 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70006 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 70009 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 70010 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 70015 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 70016 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70017 soc.simpleuart_reg_div_do[15]
.sym 70019 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 70021 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 70022 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70023 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70027 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70029 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70030 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 70033 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 70034 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 70035 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 70036 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 70039 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70040 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 70041 flash_clk_SB_LUT4_I1_I2[3]
.sym 70046 soc.simpleuart.recv_buf_valid
.sym 70048 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 70051 flash_clk_SB_LUT4_I1_I2[3]
.sym 70052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 70054 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 70057 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 70060 soc.mem_valid
.sym 70063 flash_clk_SB_LUT4_I1_I2[3]
.sym 70064 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 70066 soc.simpleuart_reg_div_do[15]
.sym 70070 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70071 soc.spimemio.buffer[19]
.sym 70082 iomem_addr[23]
.sym 70085 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 70089 soc.mem_rdata[22]
.sym 70091 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 70093 iomem_addr[23]
.sym 70099 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 70102 iomem_wstrb[0]
.sym 70103 soc.spimemio.buffer[8]
.sym 70104 iomem_rdata_SB_DFFESR_Q_E
.sym 70113 flash_clk_SB_LUT4_I1_I2[3]
.sym 70124 soc.spimemio.dout_data[3]
.sym 70130 flash_clk_SB_LUT4_I1_I2[0]
.sym 70132 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 70140 flash_io0_oe
.sym 70151 soc.spimemio.dout_data[3]
.sym 70180 flash_io0_oe
.sym 70181 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 70182 flash_clk_SB_LUT4_I1_I2[3]
.sym 70183 flash_clk_SB_LUT4_I1_I2[0]
.sym 70190 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70193 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70194 soc.spimem_rdata[8]
.sym 70195 flash_csb_SB_LUT4_I1_O[3]
.sym 70196 soc.spimem_rdata[5]
.sym 70197 soc.spimem_rdata[23]
.sym 70198 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 70199 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70204 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 70208 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70212 soc.spimemio.dout_data[3]
.sym 70219 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70220 soc.mem_valid
.sym 70221 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70222 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70224 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 70225 soc.mem_rdata[27]
.sym 70226 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70227 soc.mem_rdata[26]
.sym 70234 flash_csb_SB_LUT4_I1_O[2]
.sym 70236 UART_RX_SB_LUT4_I1_I0[3]
.sym 70237 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70239 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 70242 flash_csb_SB_LUT4_I1_O[2]
.sym 70243 soc.spimem_rdata[27]
.sym 70244 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70245 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 70247 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70248 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 70250 soc.spimem_rdata[26]
.sym 70253 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 70256 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70259 soc.spimem_rdata[8]
.sym 70267 flash_csb_SB_LUT4_I1_O[2]
.sym 70268 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 70269 soc.spimem_rdata[27]
.sym 70270 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70273 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70274 soc.spimem_rdata[26]
.sym 70275 flash_csb_SB_LUT4_I1_O[2]
.sym 70276 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70287 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70291 flash_csb_SB_LUT4_I1_O[2]
.sym 70292 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 70293 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 70294 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 70297 flash_csb_SB_LUT4_I1_O[2]
.sym 70298 soc.spimem_rdata[8]
.sym 70299 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70313 UART_RX_SB_LUT4_I1_I0[3]
.sym 70314 clk$SB_IO_IN_$glb_clk
.sym 70315 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70317 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 70318 iomem_rdata[0]
.sym 70320 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 70321 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 70322 iomem_rdata[3]
.sym 70327 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70331 soc.mem_rdata[31]
.sym 70332 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 70333 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 70335 soc.mem_rdata[20]
.sym 70336 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70337 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70338 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70342 iomem_rdata_SB_DFFESR_Q_E
.sym 70345 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70346 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70348 flash_csb_SB_LUT4_I1_O[2]
.sym 70349 soc.spimem_rdata[2]
.sym 70358 soc.spimemio.dout_data[4]
.sym 70359 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70360 soc.spimemio.buffer[6]
.sym 70364 soc.spimem_rdata[28]
.sym 70366 UART_RX_SB_LUT4_I1_I0[3]
.sym 70367 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70368 iomem_ready
.sym 70369 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70370 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70371 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70372 soc.spimemio.dout_data[6]
.sym 70373 flash_csb_SB_LUT4_I1_O[2]
.sym 70376 soc.spimem_rdata[6]
.sym 70378 soc.mem_valid
.sym 70379 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70380 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70383 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70387 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70391 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70393 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70396 soc.spimem_rdata[6]
.sym 70397 flash_csb_SB_LUT4_I1_O[2]
.sym 70398 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70399 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70403 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70404 iomem_ready
.sym 70405 soc.mem_valid
.sym 70410 soc.spimemio.buffer[6]
.sym 70414 soc.spimemio.dout_data[6]
.sym 70420 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70421 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70423 UART_RX_SB_LUT4_I1_I0[3]
.sym 70426 flash_csb_SB_LUT4_I1_O[2]
.sym 70427 soc.spimem_rdata[28]
.sym 70428 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70429 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70434 soc.spimemio.dout_data[4]
.sym 70436 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 70437 clk$SB_IO_IN_$glb_clk
.sym 70439 iomem_rdata[2]
.sym 70440 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 70441 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70442 flash_clk_SB_LUT4_I1_O[3]
.sym 70443 iomem_rdata[4]
.sym 70444 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 70446 iomem_rdata[1]
.sym 70455 soc.mem_rdata[31]
.sym 70456 soc.spimemio.buffer[6]
.sym 70457 soc.mem_rdata[16]
.sym 70459 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70462 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 70463 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70464 soc.mem_rdata[31]
.sym 70465 soc.mem_rdata[21]
.sym 70466 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 70470 soc.mem_rdata[20]
.sym 70471 soc.mem_rdata[27]
.sym 70472 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70480 flash_csb_SB_LUT4_I1_O[2]
.sym 70482 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70484 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70487 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70490 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70492 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 70493 soc.cpu.last_mem_valid
.sym 70494 soc.cpu.mem_la_firstword_reg
.sym 70497 soc.spimem_rdata[15]
.sym 70499 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 70501 soc.spimem_rdata[7]
.sym 70504 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70505 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70506 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70509 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70513 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70515 soc.cpu.last_mem_valid
.sym 70516 soc.cpu.mem_la_firstword_reg
.sym 70519 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70520 flash_csb_SB_LUT4_I1_O[2]
.sym 70521 soc.spimem_rdata[7]
.sym 70522 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70525 flash_csb_SB_LUT4_I1_O[2]
.sym 70526 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70527 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70528 soc.spimem_rdata[15]
.sym 70531 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 70532 flash_csb_SB_LUT4_I1_O[2]
.sym 70533 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70534 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70545 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 70550 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70556 flash_csb_SB_LUT4_I1_O[2]
.sym 70558 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 70560 clk$SB_IO_IN_$glb_clk
.sym 70561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 70562 soc.spimem_rdata[14]
.sym 70563 soc.spimem_rdata[15]
.sym 70565 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 70566 soc.spimem_rdata[2]
.sym 70567 soc.spimem_rdata[7]
.sym 70568 soc.spimem_rdata[12]
.sym 70575 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70579 soc.mem_rdata[17]
.sym 70582 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 70583 soc.spimem_rdata[26]
.sym 70585 soc.mem_rdata[16]
.sym 70586 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70587 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70588 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70591 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70592 iomem_rdata_SB_DFFESR_Q_E
.sym 70593 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70594 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70595 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 70596 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70597 RESET$SB_IO_IN
.sym 70603 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70604 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70605 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70612 soc.spimemio.dout_data[2]
.sym 70613 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 70616 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 70621 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 70648 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 70649 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70650 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70651 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 70660 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70662 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70681 soc.spimemio.dout_data[2]
.sym 70682 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70685 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70686 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70692 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70700 soc.spimemio.buffer[13]
.sym 70701 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70702 soc.spimemio.buffer[14]
.sym 70708 soc.spimemio.buffer[12]
.sym 70710 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 70712 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 70713 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70714 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70715 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70716 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70717 soc.mem_rdata[27]
.sym 70718 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70719 soc.mem_rdata[26]
.sym 70720 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 70726 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70727 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 70728 soc.mem_rdata[30]
.sym 70729 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70730 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 70731 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70732 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 70735 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70736 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70737 soc.cpu.mem_16bit_buffer[4]
.sym 70739 soc.mem_rdata[31]
.sym 70740 soc.mem_rdata[20]
.sym 70743 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70746 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70747 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 70751 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70752 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70753 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70759 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 70760 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70761 soc.cpu.mem_16bit_buffer[4]
.sym 70762 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 70765 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70766 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70767 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70768 soc.mem_rdata[31]
.sym 70777 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70778 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70780 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70784 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 70785 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 70786 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70789 soc.mem_rdata[20]
.sym 70790 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70791 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70792 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70795 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70796 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70797 soc.mem_rdata[30]
.sym 70798 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70808 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 70809 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70810 soc.cpu.mem_16bit_buffer[2]
.sym 70811 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70812 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 70813 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70814 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 70815 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 70820 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70824 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70831 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 70833 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70834 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70836 flash_csb_SB_LUT4_I1_O[2]
.sym 70837 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70839 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 70841 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70843 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70851 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70852 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 70855 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70857 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70858 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 70859 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70861 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70862 soc.mem_rdata[22]
.sym 70864 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 70866 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70867 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70869 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 70872 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 70875 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70876 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70877 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 70878 soc.cpu.mem_16bit_buffer[6]
.sym 70879 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70880 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 70882 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 70883 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70884 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70885 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70888 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70889 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70890 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70891 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70894 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 70895 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70896 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70897 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 70900 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 70901 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 70902 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70903 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70906 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70907 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70908 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70909 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70913 soc.mem_rdata[22]
.sym 70918 soc.cpu.mem_16bit_buffer[6]
.sym 70919 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70920 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 70921 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 70924 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70925 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70926 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70927 soc.mem_rdata[22]
.sym 70928 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 70932 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70933 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70934 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[2]
.sym 70936 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[0]
.sym 70937 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2_I1[0]
.sym 70938 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 70944 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70946 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70947 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70948 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 70950 soc.mem_rdata[31]
.sym 70951 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70953 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70954 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 70955 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70956 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 70957 soc.mem_rdata[31]
.sym 70959 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 70960 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70961 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70963 soc.mem_rdata[27]
.sym 70964 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 70965 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70966 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70972 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 70974 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 70975 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70976 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 70978 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 70979 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[3]
.sym 70980 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 70981 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70982 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70984 soc.cpu.mem_la_read
.sym 70985 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 70987 soc.mem_valid
.sym 70988 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70990 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70991 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70994 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2_I1[0]
.sym 70995 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 70996 flash_csb_SB_LUT4_I1_O[2]
.sym 70997 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70998 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70999 soc.mem_rdata[28]
.sym 71000 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 71002 soc.mem_rdata[26]
.sym 71003 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 71005 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71006 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71008 soc.mem_rdata[26]
.sym 71011 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 71012 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 71013 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 71014 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 71017 soc.mem_valid
.sym 71018 flash_csb_SB_LUT4_I1_O[2]
.sym 71019 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 71020 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 71023 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71024 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71025 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71026 soc.mem_rdata[28]
.sym 71029 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2_I1[0]
.sym 71030 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 71032 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71035 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 71036 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71037 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71038 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 71041 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 71042 soc.cpu.mem_la_read
.sym 71043 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 71044 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[3]
.sym 71048 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 71049 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71050 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71054 soc.cpu.mem_16bit_buffer[0]
.sym 71055 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71056 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[0]
.sym 71057 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71058 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71059 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71060 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[2]
.sym 71061 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 71067 soc.cpu.mem_rdata_q[29]
.sym 71069 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71070 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 71072 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71073 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 71075 soc.cpu.mem_rdata_q[18]
.sym 71077 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71078 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71079 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71080 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71081 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71082 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71083 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 71084 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71085 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71087 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 71088 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71089 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71095 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71097 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 71098 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 71102 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 71104 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71105 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71106 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71111 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 71112 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71114 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71115 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71117 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71119 soc.mem_rdata[28]
.sym 71120 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 71121 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 71122 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 71125 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71126 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71128 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71129 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71130 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71134 soc.mem_rdata[28]
.sym 71140 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 71143 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 71146 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71148 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71149 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71152 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71153 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71154 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 71155 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 71158 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71159 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71160 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71161 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 71165 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71166 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71167 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 71170 soc.mem_rdata[28]
.sym 71171 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71172 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71173 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71174 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 71178 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71179 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71180 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71181 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 71182 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71183 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71184 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71190 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71191 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 71192 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71193 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71194 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71197 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71198 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 71199 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71200 $PACKER_VCC_NET
.sym 71203 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71204 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71206 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71207 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71208 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71209 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71210 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71211 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71218 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 71219 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71220 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71221 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 71222 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71223 soc.cpu.mem_rdata_latched[1]
.sym 71224 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71226 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 71228 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71231 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71232 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2[2]
.sym 71233 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71234 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 71235 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71236 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 71237 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71238 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 71239 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71240 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71242 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71244 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71245 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71248 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71249 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71251 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71252 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71253 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71254 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71257 soc.cpu.mem_rdata_latched[1]
.sym 71258 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71259 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71260 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71263 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71264 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71265 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71266 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 71269 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71270 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 71271 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71272 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 71276 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71277 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71278 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 71282 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 71284 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 71287 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71288 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71289 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71290 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71293 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2[2]
.sym 71294 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71295 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71296 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71298 clk$SB_IO_IN_$glb_clk
.sym 71300 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71301 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71302 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 71303 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 71304 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 71305 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71306 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71307 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71313 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71314 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71315 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71316 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71317 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71319 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71321 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71323 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 71324 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71326 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71327 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71328 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 71330 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71331 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71333 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71334 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71335 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71341 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71342 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 71344 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 71345 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71347 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71348 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 71349 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71350 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71351 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71353 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 71354 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 71356 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 71360 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71361 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 71362 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71365 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 71366 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71367 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 71368 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71369 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 71370 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71371 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71372 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 71374 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71375 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 71376 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71377 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 71380 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 71381 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 71382 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 71386 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 71387 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71388 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71389 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71393 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71395 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71398 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71400 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71401 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71405 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71406 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71407 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71410 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 71411 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 71412 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 71413 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 71416 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 71417 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71418 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 71419 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 71423 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71424 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.sym 71425 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 71426 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 71427 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 71428 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 71429 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71430 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71435 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71436 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 71437 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71438 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 71439 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71440 soc.cpu.mem_rdata_latched[1]
.sym 71442 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71445 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71446 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 71450 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 71451 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71452 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 71453 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71454 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71457 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 71458 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71466 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71469 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71471 display.refresh_timer_state[0]
.sym 71474 soc.cpu.mem_rdata_latched[1]
.sym 71475 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71477 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71479 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71485 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71486 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71488 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71491 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71493 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71494 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71497 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71498 soc.cpu.mem_rdata_latched[1]
.sym 71505 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71506 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71509 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71510 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71511 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71512 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71517 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71518 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71521 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71523 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71527 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71528 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71530 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71533 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71535 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71539 display.refresh_timer_state[0]
.sym 71544 clk$SB_IO_IN_$glb_clk
.sym 71545 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 71546 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71547 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 71548 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71549 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71550 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 71551 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 71552 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71553 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71558 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71560 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71561 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 71562 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71563 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71564 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71565 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71566 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 71569 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71570 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71571 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71574 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71576 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 71577 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71579 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71587 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71588 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71589 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71590 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 71591 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71593 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71595 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 71596 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 71597 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71599 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71601 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71602 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71603 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71606 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71607 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 71609 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71610 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71613 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71614 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71616 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71617 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71620 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71621 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71622 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 71623 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71626 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71627 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 71628 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71629 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71632 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71633 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71634 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71635 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 71638 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71639 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71641 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71644 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 71645 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 71646 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71647 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71650 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 71652 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71653 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71656 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71657 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71658 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 71659 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71662 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71664 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71669 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71671 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71673 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 71674 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71675 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 71681 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71685 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71686 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71687 soc.cpu.mem_rdata_q[29]
.sym 71689 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71691 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71692 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71694 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71701 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71711 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71713 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71714 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71715 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 71716 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71718 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71720 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 71722 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 71723 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 71725 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71726 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71728 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71730 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71731 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 71732 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 71734 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71737 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71738 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71741 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71743 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71744 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 71745 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71746 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 71749 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71752 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71755 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 71756 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71762 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71763 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 71764 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71767 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71768 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71769 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71773 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 71774 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 71775 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 71776 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71779 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71780 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 71781 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71785 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71786 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 71788 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71790 clk$SB_IO_IN_$glb_clk
.sym 71792 SET_SEC$SB_IO_IN
.sym 71794 RESET$SB_IO_IN
.sym 71800 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71801 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 71805 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71810 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71824 COMM[0]$SB_IO_OUT
.sym 71837 COMM[0]$SB_IO_OUT
.sym 71850 COMM[0]$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71870 DBG[0]$SB_IO_OUT
.sym 71873 $PACKER_VCC_NET
.sym 71876 flash_io2_do
.sym 71878 $PACKER_VCC_NET
.sym 71879 flash_io2_oe
.sym 71881 DBG[0]$SB_IO_OUT
.sym 71910 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 71914 soc.spimemio.rd_inc
.sym 71934 soc.spimemio.xfer_io2_do
.sym 71938 soc.spimemio_cfgreg_do[22]
.sym 71942 soc.spimemio_cfgreg_do[22]
.sym 71944 flash_io1_do_SB_LUT4_O_I2[1]
.sym 71946 flash_io0_do_SB_LUT4_O_I2[1]
.sym 71948 soc.spimemio.xfer_io3_do
.sym 71949 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71950 flash_io1_do_SB_LUT4_O_I2[0]
.sym 71952 flash_io0_do_SB_LUT4_O_I2[0]
.sym 71953 soc.spimemio.xfer_io3_90
.sym 71954 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71956 soc.spimemio.xfer_io2_90
.sym 71960 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71961 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71962 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71964 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71965 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71967 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71969 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71970 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71973 flash_io0_do_SB_LUT4_O_I2[1]
.sym 71974 flash_io0_do_SB_LUT4_O_I2[0]
.sym 71976 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71980 soc.spimemio.xfer_io3_90
.sym 71981 soc.spimemio_cfgreg_do[22]
.sym 71982 soc.spimemio.xfer_io3_do
.sym 71987 soc.spimemio.xfer_io3_do
.sym 71991 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71992 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71993 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71997 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71999 flash_io1_do_SB_LUT4_O_I2[1]
.sym 72000 flash_io1_do_SB_LUT4_O_I2[0]
.sym 72005 soc.spimemio.xfer_io2_do
.sym 72009 soc.spimemio_cfgreg_do[22]
.sym 72010 soc.spimemio.xfer_io2_do
.sym 72012 soc.spimemio.xfer_io2_90
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72033 iomem_wdata[0]
.sym 72034 iomem_wdata[12]
.sym 72036 flash_io1_do_SB_LUT4_O_I2[1]
.sym 72039 iomem_wdata[0]
.sym 72043 iomem_wdata[8]
.sym 72047 flash_io1_do
.sym 72052 flash_io3_oe
.sym 72063 flash_io2_oe
.sym 72067 flash_io0_do
.sym 72070 flash_io3_di
.sym 72071 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72073 soc.spimemio.xfer.obuffer[6]
.sym 72075 $PACKER_VCC_NET
.sym 72079 flash_io3_di
.sym 72084 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72085 soc.spimemio.xfer.obuffer[4]
.sym 72102 soc.spimemio_cfgreg_do[22]
.sym 72104 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72106 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 72107 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72108 soc.spimemio.xfer_io0_90
.sym 72110 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72115 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72116 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72119 soc.spimemio.config_oe[3]
.sym 72125 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72126 soc.spimemio.xfer_io0_do
.sym 72127 soc.spimemio.xfer.obuffer[6]
.sym 72128 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 72130 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72133 soc.spimemio.xfer.obuffer[6]
.sym 72142 soc.spimemio.config_oe[3]
.sym 72143 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72144 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72145 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72151 soc.spimemio.xfer_io0_do
.sym 72154 soc.spimemio.xfer_io0_do
.sym 72156 soc.spimemio.xfer_io0_90
.sym 72157 soc.spimemio_cfgreg_do[22]
.sym 72160 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72161 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72162 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72163 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 72166 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72167 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72172 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72173 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 72174 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72175 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72195 iomem_wdata[15]
.sym 72196 DBG[2]$SB_IO_OUT
.sym 72198 soc.spimemio_cfgreg_do[22]
.sym 72200 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 72202 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 72222 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72224 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72226 soc.spimemio.xfer.obuffer[6]
.sym 72232 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72233 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 72234 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 72235 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72236 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72238 soc.spimemio.din_tag[0]
.sym 72243 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72244 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 72247 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 72250 soc.spimemio.xfer.obuffer[4]
.sym 72251 soc.spimemio.din_rd
.sym 72253 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 72254 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72259 soc.spimemio.xfer.obuffer[4]
.sym 72260 soc.spimemio.xfer.obuffer[6]
.sym 72261 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72262 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 72266 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 72268 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 72271 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72272 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72273 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 72274 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72277 soc.spimemio.din_tag[0]
.sym 72283 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72284 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72290 soc.spimemio.xfer.obuffer[4]
.sym 72291 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72292 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72296 soc.spimemio.din_rd
.sym 72299 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72301 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72312 soc.spimemio_cfgreg_do[17]
.sym 72314 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 72316 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72318 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 72320 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72321 soc.spimemio.xfer_clk
.sym 72324 soc.spimemio.xfer_csb
.sym 72326 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72329 $PACKER_VCC_NET
.sym 72330 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 72333 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 72335 $PACKER_VCC_NET
.sym 72344 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72345 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72346 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 72350 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 72352 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72355 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72358 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72360 soc.spimemio.state[11]
.sym 72362 soc.spimemio.din_ddr
.sym 72363 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72369 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72370 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 72371 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72374 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72376 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72377 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72378 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72379 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 72382 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 72384 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72394 soc.spimemio.state[11]
.sym 72396 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 72401 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72406 soc.spimemio.din_ddr
.sym 72408 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72413 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72415 soc.spimemio.din_ddr
.sym 72418 soc.spimemio.state[11]
.sym 72419 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72420 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72421 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72422 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72424 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72439 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72440 soc.spimemio.dout_data[1]
.sym 72443 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72444 soc.spimemio.dout_data[4]
.sym 72447 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72448 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72450 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72452 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 72453 flash_io2_oe
.sym 72454 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 72455 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72456 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 72458 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72459 flash_io3_di
.sym 72460 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72466 soc.spimemio.rd_wait_SB_LUT4_I1_1_I3[3]
.sym 72468 soc.spimemio.rd_wait_SB_LUT4_I1_I3[2]
.sym 72470 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 72473 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72477 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72478 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 72481 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72482 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[0]
.sym 72483 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72484 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72486 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72487 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72489 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 72492 soc.spimemio.rd_wait
.sym 72493 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 72494 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72496 soc.spimemio.state[5]
.sym 72497 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 72499 soc.spimemio.rd_wait_SB_LUT4_I1_1_I3[3]
.sym 72500 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72501 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 72502 soc.spimemio.rd_wait
.sym 72505 soc.spimemio.rd_wait
.sym 72506 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72508 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 72511 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 72512 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 72513 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72517 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72518 soc.spimemio.rd_wait_SB_LUT4_I1_I3[2]
.sym 72520 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72523 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 72524 soc.spimemio.rd_wait
.sym 72525 soc.spimemio.rd_wait_SB_LUT4_I1_I3[2]
.sym 72526 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72529 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72530 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72531 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72532 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72535 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72536 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72537 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 72538 soc.spimemio.state[5]
.sym 72541 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 72542 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[0]
.sym 72543 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72544 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72562 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72564 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72566 iomem_wdata[1]
.sym 72572 soc.spimemio.dout_data[2]
.sym 72573 soc.spimemio.dout_data[7]
.sym 72574 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72576 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72577 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 72579 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 72581 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72589 soc.spimemio.dout_tag[0]
.sym 72591 soc.spimemio_cfgreg_do[22]
.sym 72592 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72593 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 72594 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 72595 soc.spimemio.state[5]
.sym 72597 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 72598 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 72600 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 72602 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72603 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 72605 $PACKER_VCC_NET
.sym 72607 soc.spimemio_cfgreg_do[21]
.sym 72608 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72622 soc.spimemio_cfgreg_do[21]
.sym 72623 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 72624 soc.spimemio_cfgreg_do[22]
.sym 72625 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72634 soc.spimemio.dout_tag[0]
.sym 72636 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 72637 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 72646 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72647 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72648 soc.spimemio.state[5]
.sym 72653 $PACKER_VCC_NET
.sym 72658 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 72659 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 72660 soc.spimemio.dout_tag[0]
.sym 72664 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 72666 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72667 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 72668 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72670 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 72684 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 72685 soc.spimemio.rd_inc
.sym 72687 soc.spimemio_cfgreg_do[22]
.sym 72689 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72693 iomem_addr[12]
.sym 72695 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 72696 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72702 soc.spimemio.rd_inc
.sym 72704 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72713 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72714 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72715 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72716 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72718 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 72719 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 72720 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72721 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72722 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 72723 soc.spimemio_cfgreg_do[20]
.sym 72724 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 72726 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 72728 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 72730 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72738 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 72741 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72745 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72746 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 72751 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 72754 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72757 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 72758 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 72765 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 72766 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72771 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72772 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 72775 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 72776 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 72777 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72778 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72781 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72782 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72783 soc.spimemio_cfgreg_do[20]
.sym 72784 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 72787 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72788 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72789 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72790 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72805 SET_SEC$SB_IO_IN
.sym 72812 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72816 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72818 iomem_wdata[6]
.sym 72819 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72825 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 72828 iomem_wdata[5]
.sym 72829 flash_csb_SB_LUT4_I1_O[0]
.sym 72836 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 72837 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72841 iomem_addr[8]
.sym 72842 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72844 iomem_addr[20]
.sym 72845 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72853 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 72856 soc.spimemio_cfgreg_do[21]
.sym 72859 iomem_wdata[21]
.sym 72860 soc.spimemio_cfgreg_do[22]
.sym 72861 iomem_wdata[17]
.sym 72862 iomem_addr[12]
.sym 72865 iomem_wdata[20]
.sym 72874 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72875 iomem_addr[12]
.sym 72876 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72877 iomem_addr[20]
.sym 72886 iomem_wdata[20]
.sym 72892 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72893 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 72894 soc.spimemio_cfgreg_do[22]
.sym 72895 soc.spimemio_cfgreg_do[21]
.sym 72900 iomem_wdata[21]
.sym 72905 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72906 iomem_addr[8]
.sym 72912 iomem_wdata[17]
.sym 72914 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 72915 clk$SB_IO_IN_$glb_clk
.sym 72916 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72927 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 72930 iomem_addr[20]
.sym 72931 soc.spimemio_cfgreg_do[21]
.sym 72933 soc.spimemio.rd_valid
.sym 72936 iomem_addr[16]
.sym 72937 soc.spimemio_cfgreg_do[20]
.sym 72938 flash_clk_SB_LUT4_I1_I2[3]
.sym 72939 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 72941 flash_io2_oe
.sym 72942 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72943 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 72944 flash_io3_di
.sym 72945 soc.simpleuart.recv_buf_valid
.sym 72946 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 72947 iomem_wdata[17]
.sym 72948 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 72951 iomem_addr[5]
.sym 72958 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 72959 soc.spimemio_cfgreg_do[18]
.sym 72960 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 72961 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 72963 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72965 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 72967 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 72968 soc.spimemio_cfgreg_do[19]
.sym 72969 iomem_addr[13]
.sym 72970 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 72971 soc.spimemio_cfgreg_do[21]
.sym 72972 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72973 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 72974 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 72978 soc.spimemio_cfgreg_do[22]
.sym 72979 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72980 iomem_addr[21]
.sym 72982 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72984 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72985 iomem_addr[18]
.sym 72986 iomem_addr[3]
.sym 72987 soc.spimemio.rd_valid
.sym 72988 soc.simpleuart.recv_buf_valid
.sym 72992 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72994 iomem_addr[3]
.sym 72997 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 72998 iomem_addr[13]
.sym 72999 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 73000 iomem_addr[21]
.sym 73009 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 73010 soc.spimemio_cfgreg_do[21]
.sym 73011 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 73012 soc.spimemio_cfgreg_do[22]
.sym 73015 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 73016 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 73017 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 73018 soc.spimemio_cfgreg_do[19]
.sym 73021 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 73022 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 73024 soc.spimemio.rd_valid
.sym 73027 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73028 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73029 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 73030 soc.simpleuart.recv_buf_valid
.sym 73033 soc.spimemio_cfgreg_do[18]
.sym 73034 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 73035 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 73036 iomem_addr[18]
.sym 73038 clk$SB_IO_IN_$glb_clk
.sym 73039 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73051 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 73053 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73056 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 73060 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 73062 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 73064 soc.spimemio.dout_data[2]
.sym 73068 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73069 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 73072 iomem_wdata[4]
.sym 73073 soc.spimemio.dout_data[7]
.sym 73074 iomem_addr[4]
.sym 73083 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73084 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73091 soc.spimemio.rd_inc
.sym 73099 soc.spimemio.rd_inc
.sym 73101 iomem_addr[6]
.sym 73105 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73111 iomem_addr[5]
.sym 73122 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73123 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73138 soc.spimemio.rd_inc
.sym 73139 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73141 iomem_addr[5]
.sym 73151 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73152 iomem_addr[6]
.sym 73153 soc.spimemio.rd_inc
.sym 73160 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73161 clk$SB_IO_IN_$glb_clk
.sym 73175 iomem_addr[14]
.sym 73176 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73177 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73180 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73182 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73184 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73185 soc.spimemio.rd_addr[5]
.sym 73187 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 73188 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73189 soc.spimemio.rd_addr[8]
.sym 73190 soc.spimemio.rd_inc
.sym 73192 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 73195 soc.spimemio.rd_inc
.sym 73196 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73204 iomem_addr[12]
.sym 73205 iomem_addr[7]
.sym 73206 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[1]
.sym 73207 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73208 soc.spimemio.rd_addr[5]
.sym 73209 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[3]
.sym 73210 soc.spimemio.rd_addr[6]
.sym 73211 iomem_addr[6]
.sym 73212 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 73213 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73214 soc.spimemio.rd_inc
.sym 73215 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 73216 iomem_addr[3]
.sym 73217 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 73218 iomem_addr[5]
.sym 73219 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[2]
.sym 73222 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73223 iomem_addr[8]
.sym 73227 iomem_addr[10]
.sym 73229 soc.spimemio.rd_inc
.sym 73232 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73234 iomem_addr[4]
.sym 73237 soc.spimemio.rd_addr[6]
.sym 73238 iomem_addr[5]
.sym 73239 soc.spimemio.rd_addr[5]
.sym 73240 iomem_addr[6]
.sym 73243 iomem_addr[4]
.sym 73244 soc.spimemio.rd_inc
.sym 73246 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73250 iomem_addr[3]
.sym 73251 soc.spimemio.rd_inc
.sym 73252 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73255 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[3]
.sym 73256 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[1]
.sym 73257 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 73258 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[2]
.sym 73261 iomem_addr[12]
.sym 73262 soc.spimemio.rd_inc
.sym 73263 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73268 soc.spimemio.rd_inc
.sym 73269 iomem_addr[8]
.sym 73270 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 73273 soc.spimemio.rd_inc
.sym 73274 iomem_addr[10]
.sym 73275 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 73279 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73280 iomem_addr[12]
.sym 73281 iomem_addr[7]
.sym 73282 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73283 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73284 clk$SB_IO_IN_$glb_clk
.sym 73298 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 73299 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73300 soc.spimemio.rd_addr[8]
.sym 73301 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73302 soc.spimemio.rd_addr[4]
.sym 73304 soc.spimemio.rd_addr[3]
.sym 73305 iomem_addr[11]
.sym 73306 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 73307 iomem_addr[16]
.sym 73308 iomem_addr[11]
.sym 73311 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 73312 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73313 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 73316 iomem_wdata[5]
.sym 73317 flash_csb_SB_LUT4_I1_O[0]
.sym 73318 iomem_wdata[6]
.sym 73320 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 73321 iomem_addr[15]
.sym 73327 soc.spimemio.rd_valid
.sym 73328 soc.spimemio.rd_addr[4]
.sym 73329 soc.spimemio.rd_addr[15]
.sym 73330 iomem_addr[3]
.sym 73331 soc.spimemio.rd_addr[12]
.sym 73332 soc.spimemio.rd_addr[8]
.sym 73333 soc.spimemio.rd_addr[10]
.sym 73335 iomem_addr[10]
.sym 73336 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73337 soc.spimemio.rd_addr[3]
.sym 73340 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73341 iomem_addr[22]
.sym 73342 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 73344 iomem_addr[4]
.sym 73345 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 73346 iomem_addr[15]
.sym 73349 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 73350 iomem_addr[8]
.sym 73351 iomem_addr[12]
.sym 73352 iomem_addr[4]
.sym 73354 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 73355 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 73356 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 73357 iomem_addr[20]
.sym 73360 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 73361 soc.spimemio.rd_addr[4]
.sym 73362 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 73363 iomem_addr[4]
.sym 73366 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 73367 soc.spimemio.rd_addr[10]
.sym 73368 iomem_addr[10]
.sym 73369 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 73372 iomem_addr[4]
.sym 73373 soc.spimemio.rd_addr[4]
.sym 73374 soc.spimemio.rd_addr[12]
.sym 73375 iomem_addr[12]
.sym 73378 soc.spimemio.rd_addr[8]
.sym 73380 iomem_addr[8]
.sym 73384 soc.spimemio.rd_addr[15]
.sym 73385 iomem_addr[15]
.sym 73386 soc.spimemio.rd_addr[10]
.sym 73387 iomem_addr[10]
.sym 73390 iomem_addr[22]
.sym 73391 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73392 iomem_addr[20]
.sym 73393 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73396 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 73397 iomem_addr[8]
.sym 73399 soc.spimemio.rd_addr[8]
.sym 73402 iomem_addr[3]
.sym 73403 soc.spimemio.rd_valid
.sym 73404 soc.spimemio.rd_addr[3]
.sym 73405 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 73421 iomem_addr[17]
.sym 73422 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73423 iomem_addr[19]
.sym 73425 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[1]
.sym 73426 iomem_addr[3]
.sym 73428 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73429 iomem_addr[22]
.sym 73433 iomem_addr[22]
.sym 73434 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73435 flash_clk_SB_LUT4_I1_I2[3]
.sym 73437 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 73438 flash_io2_oe
.sym 73441 soc.spimemio.rd_addr[11]
.sym 73442 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73443 iomem_addr[20]
.sym 73450 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 73453 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 73454 iomem_addr[11]
.sym 73455 flash_io3_oe
.sym 73457 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 73458 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 73459 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73460 soc.spimemio_cfgreg_do[20]
.sym 73461 flash_clk_SB_LUT4_I1_I2[3]
.sym 73464 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 73465 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 73466 soc.spimemio.rd_addr[11]
.sym 73467 soc.spimemio.rd_inc
.sym 73468 flash_io3_oe_SB_LUT4_I2_O[1]
.sym 73469 iomem_addr[20]
.sym 73470 soc.spimemio.config_cont_SB_LUT4_I2_O[1]
.sym 73473 flash_io3_oe_SB_LUT4_I2_O[2]
.sym 73476 flash_clk_SB_LUT4_I1_I2[3]
.sym 73477 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 73481 soc.mem_valid
.sym 73483 iomem_addr[11]
.sym 73484 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 73486 soc.spimemio.rd_inc
.sym 73489 iomem_addr[20]
.sym 73491 soc.spimemio.rd_inc
.sym 73492 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73495 soc.mem_valid
.sym 73496 flash_io3_oe
.sym 73498 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 73501 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 73502 flash_io3_oe_SB_LUT4_I2_O[1]
.sym 73503 flash_io3_oe_SB_LUT4_I2_O[2]
.sym 73504 flash_clk_SB_LUT4_I1_I2[3]
.sym 73507 soc.mem_valid
.sym 73508 soc.spimemio_cfgreg_do[20]
.sym 73510 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 73513 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 73514 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 73516 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 73519 soc.spimemio.config_cont_SB_LUT4_I2_O[1]
.sym 73520 flash_clk_SB_LUT4_I1_I2[3]
.sym 73521 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 73522 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 73526 soc.spimemio.rd_addr[11]
.sym 73528 iomem_addr[11]
.sym 73529 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73545 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73546 iomem_addr[19]
.sym 73548 soc.spimemio.rd_addr[20]
.sym 73553 iomem_addr[8]
.sym 73554 iomem_addr[9]
.sym 73556 soc.spimemio.dout_data[2]
.sym 73557 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 73558 flash_io0_do_SB_LUT4_O_I2[2]
.sym 73559 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 73560 iomem_wdata[4]
.sym 73561 soc.spimemio.dout_data[7]
.sym 73564 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 73565 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73573 iomem_wstrb[0]
.sym 73574 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 73575 iomem_addr[21]
.sym 73576 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 73577 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 73578 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 73579 soc.simpleuart.send_pattern[8]
.sym 73580 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73581 soc.spimemio.rd_addr[21]
.sym 73582 soc.spimemio.rd_addr[20]
.sym 73583 soc.spimemio.rd_addr[22]
.sym 73584 soc.spimemio_cfgreg_do[19]
.sym 73586 iomem_wdata[4]
.sym 73588 iomem_wdata[5]
.sym 73589 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 73590 iomem_wdata[6]
.sym 73591 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73593 iomem_addr[22]
.sym 73594 soc.mem_valid
.sym 73595 flash_clk_SB_LUT4_I1_I2[3]
.sym 73596 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 73597 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 73599 soc.simpleuart.send_pattern[7]
.sym 73600 iomem_wdata[7]
.sym 73601 soc.simpleuart.send_pattern[6]
.sym 73603 iomem_addr[20]
.sym 73604 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 73606 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 73607 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 73608 flash_clk_SB_LUT4_I1_I2[3]
.sym 73609 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 73612 soc.simpleuart.send_pattern[6]
.sym 73614 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 73615 iomem_wdata[4]
.sym 73618 soc.simpleuart.send_pattern[8]
.sym 73619 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 73621 iomem_wdata[6]
.sym 73624 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 73625 iomem_addr[22]
.sym 73626 soc.spimemio.rd_addr[22]
.sym 73631 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 73632 iomem_wdata[5]
.sym 73633 soc.simpleuart.send_pattern[7]
.sym 73637 soc.spimemio_cfgreg_do[19]
.sym 73638 soc.mem_valid
.sym 73639 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 73642 iomem_wdata[7]
.sym 73643 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73644 iomem_wstrb[0]
.sym 73645 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 73648 iomem_addr[20]
.sym 73649 soc.spimemio.rd_addr[20]
.sym 73650 soc.spimemio.rd_addr[21]
.sym 73651 iomem_addr[21]
.sym 73652 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73654 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 73666 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73668 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 73669 soc.spimemio.rd_addr[22]
.sym 73676 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73677 soc.spimemio.rd_addr[21]
.sym 73678 iomem_addr[15]
.sym 73681 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73687 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 73689 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73696 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 73698 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 73699 UART_RX_SB_LUT4_I1_I0[3]
.sym 73700 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73701 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 73702 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 73703 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 73704 flash_clk_SB_LUT4_I1_I2[0]
.sym 73707 soc.spimemio_cfgreg_do[21]
.sym 73708 flash_io2_oe
.sym 73710 iomem_wstrb[0]
.sym 73712 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73714 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73716 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73717 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 73718 flash_io0_do_SB_LUT4_O_I2[2]
.sym 73720 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73721 soc.spimemio_cfgreg_do[17]
.sym 73724 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73726 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 73729 soc.spimemio_cfgreg_do[17]
.sym 73730 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 73731 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73732 flash_clk_SB_LUT4_I1_I2[0]
.sym 73735 iomem_wstrb[0]
.sym 73736 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73737 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73743 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 73744 UART_RX_SB_LUT4_I1_I0[3]
.sym 73747 flash_clk_SB_LUT4_I1_I2[0]
.sym 73748 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 73749 flash_io2_oe
.sym 73750 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73753 flash_io0_do_SB_LUT4_O_I2[2]
.sym 73754 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 73755 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73756 flash_clk_SB_LUT4_I1_I2[0]
.sym 73760 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73761 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 73762 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73765 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73767 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 73768 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73771 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 73772 soc.spimemio_cfgreg_do[21]
.sym 73773 flash_clk_SB_LUT4_I1_I2[0]
.sym 73774 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73794 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 73796 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 73798 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 73801 iomem_addr[23]
.sym 73803 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73804 soc.spimem_rdata[12]
.sym 73808 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 73810 flash_csb_SB_LUT4_I1_O[0]
.sym 73811 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 73813 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 73821 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73827 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 73838 soc.simpleuart.send_dummy
.sym 73846 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 73850 iomem_wstrb[0]
.sym 73854 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73855 soc.simpleuart.send_dummy
.sym 73872 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 73883 iomem_wstrb[0]
.sym 73884 soc.simpleuart.send_dummy
.sym 73885 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73898 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73913 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 73920 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 73923 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 73927 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 73930 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73934 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73942 soc.spimemio.dout_data[3]
.sym 73953 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73956 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73962 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73971 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 73975 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 73976 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73977 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73982 soc.spimemio.dout_data[3]
.sym 74021 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74035 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74040 soc.spimemio.buffer[19]
.sym 74042 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74044 soc.mem_rdata[17]
.sym 74048 soc.spimemio.dout_data[2]
.sym 74049 soc.spimemio.dout_data[7]
.sym 74052 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 74053 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74054 gpio_in[0]
.sym 74055 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 74057 soc.spimemio.buffer[5]
.sym 74066 soc.spimemio.buffer[23]
.sym 74067 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74068 soc.spimemio.buffer[5]
.sym 74070 soc.spimemio.buffer[8]
.sym 74071 flash_csb_SB_LUT4_I1_O[1]
.sym 74073 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 74076 soc.spimem_rdata[12]
.sym 74078 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74079 iomem_rdata[3]
.sym 74081 flash_csb_SB_LUT4_I1_O[2]
.sym 74082 flash_csb_SB_LUT4_I1_O[0]
.sym 74083 flash_csb_SB_LUT4_I1_O[3]
.sym 74084 soc.spimem_rdata[5]
.sym 74089 flash_csb_SB_LUT4_I1_O[2]
.sym 74091 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74098 soc.spimem_rdata[12]
.sym 74099 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 74100 flash_csb_SB_LUT4_I1_O[2]
.sym 74101 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74106 soc.spimemio.buffer[8]
.sym 74110 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74111 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74112 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74113 soc.spimem_rdata[5]
.sym 74118 soc.spimemio.buffer[5]
.sym 74123 soc.spimemio.buffer[23]
.sym 74128 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74130 iomem_rdata[3]
.sym 74134 flash_csb_SB_LUT4_I1_O[1]
.sym 74135 flash_csb_SB_LUT4_I1_O[2]
.sym 74136 flash_csb_SB_LUT4_I1_O[3]
.sym 74137 flash_csb_SB_LUT4_I1_O[0]
.sym 74144 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 74145 clk$SB_IO_IN_$glb_clk
.sym 74158 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74159 soc.mem_rdata[20]
.sym 74160 soc.spimemio.buffer[23]
.sym 74161 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 74162 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 74163 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74167 soc.mem_rdata[31]
.sym 74170 soc.mem_rdata[21]
.sym 74177 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 74181 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 74192 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 74193 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 74197 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 74198 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74202 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 74204 SET_SEC$SB_IO_IN
.sym 74206 iomem_rdata[0]
.sym 74208 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74212 soc.spimem_rdata[2]
.sym 74214 gpio_in[0]
.sym 74215 iomem_rdata_SB_DFFESR_Q_E
.sym 74219 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74227 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 74228 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 74229 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 74230 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 74234 gpio_in[0]
.sym 74245 iomem_rdata[0]
.sym 74246 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74251 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74252 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74253 soc.spimem_rdata[2]
.sym 74254 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 74257 SET_SEC$SB_IO_IN
.sym 74267 iomem_rdata_SB_DFFESR_Q_E
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74269 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74281 SET_SEC$SB_IO_IN
.sym 74287 soc.spimemio.buffer[8]
.sym 74290 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 74292 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 74293 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 74294 soc.mem_rdata[27]
.sym 74295 soc.spimem_rdata[12]
.sym 74298 soc.mem_rdata[16]
.sym 74300 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74305 soc.spimemio.buffer[7]
.sym 74311 soc.spimem_rdata[14]
.sym 74318 iomem_rdata[1]
.sym 74323 iomem_rdata[4]
.sym 74327 iomem_rdata[2]
.sym 74329 iomem_rdata_SB_DFFESR_Q_E
.sym 74331 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74333 UP_DWN$SB_IO_IN
.sym 74335 flash_csb_SB_LUT4_I1_O[2]
.sym 74336 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 74337 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74339 SET_MIN$SB_IO_IN
.sym 74342 RESET$SB_IO_IN
.sym 74346 RESET$SB_IO_IN
.sym 74350 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74353 iomem_rdata[2]
.sym 74356 soc.spimem_rdata[14]
.sym 74357 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74358 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 74359 flash_csb_SB_LUT4_I1_O[2]
.sym 74362 iomem_rdata[4]
.sym 74364 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74369 SET_MIN$SB_IO_IN
.sym 74374 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74376 iomem_rdata[1]
.sym 74389 UP_DWN$SB_IO_IN
.sym 74390 iomem_rdata_SB_DFFESR_Q_E
.sym 74391 clk$SB_IO_IN_$glb_clk
.sym 74392 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74407 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 74413 flash_clk_SB_LUT4_I1_O[3]
.sym 74418 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74419 UP_DWN$SB_IO_IN
.sym 74436 soc.spimemio.buffer[15]
.sym 74440 soc.spimemio.buffer[13]
.sym 74441 soc.spimemio.buffer[2]
.sym 74446 soc.spimemio.buffer[12]
.sym 74448 soc.spimemio.buffer[14]
.sym 74465 soc.spimemio.buffer[7]
.sym 74470 soc.spimemio.buffer[14]
.sym 74474 soc.spimemio.buffer[15]
.sym 74488 soc.spimemio.buffer[13]
.sym 74494 soc.spimemio.buffer[2]
.sym 74500 soc.spimemio.buffer[7]
.sym 74504 soc.spimemio.buffer[12]
.sym 74513 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 74514 clk$SB_IO_IN_$glb_clk
.sym 74527 RESET$SB_IO_IN
.sym 74530 soc.spimemio.buffer[15]
.sym 74544 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 74546 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 74547 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 74550 gpio_in[0]
.sym 74551 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74560 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74564 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 74568 soc.mem_rdata[21]
.sym 74572 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74574 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74578 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74579 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74585 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74591 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 74593 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74596 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74598 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74599 soc.mem_rdata[21]
.sym 74632 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74634 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74635 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74649 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 74653 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74663 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74664 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74669 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 74670 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74673 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74674 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74680 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 74682 soc.cpu.mem_16bit_buffer[2]
.sym 74685 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 74686 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 74688 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 74689 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74690 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74691 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74692 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74693 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74697 soc.cpu.mem_rdata_q[18]
.sym 74698 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74699 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74701 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 74703 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74704 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 74706 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74707 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 74714 soc.cpu.mem_rdata_q[18]
.sym 74715 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74716 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 74719 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74720 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74721 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74722 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74726 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 74731 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74732 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74733 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74734 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74737 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 74738 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 74739 soc.cpu.mem_16bit_buffer[2]
.sym 74740 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 74743 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74744 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 74745 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 74746 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74749 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74750 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 74751 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74752 soc.cpu.mem_rdata_q[18]
.sym 74755 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 74756 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 74757 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74759 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74760 clk$SB_IO_IN_$glb_clk
.sym 74775 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74776 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74778 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 74784 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 74786 soc.mem_rdata[27]
.sym 74789 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74790 soc.mem_rdata[16]
.sym 74791 soc.cpu.mem_rdata_q[19]
.sym 74792 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74793 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 74794 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 74796 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74797 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 74805 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74806 soc.mem_rdata[26]
.sym 74807 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 74809 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74812 soc.mem_rdata[27]
.sym 74813 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74815 soc.cpu.mem_rdata_q[19]
.sym 74816 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[0]
.sym 74819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 74821 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74822 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[2]
.sym 74823 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 74824 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74826 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74827 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 74828 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 74830 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74831 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74833 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74834 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74836 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 74837 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74838 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74839 soc.cpu.mem_rdata_q[19]
.sym 74842 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 74843 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 74844 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[2]
.sym 74845 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[0]
.sym 74848 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 74849 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74850 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74851 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 74856 soc.mem_rdata[26]
.sym 74866 soc.mem_rdata[26]
.sym 74867 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74868 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74869 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74873 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74874 soc.mem_rdata[27]
.sym 74875 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74878 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74879 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74880 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74881 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 74882 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74897 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74900 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74901 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74903 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 74904 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74905 soc.cpu.mem_rdata_q[29]
.sym 74910 UP_DWN$SB_IO_IN
.sym 74911 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74915 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 74919 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 74920 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.sym 74927 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 74928 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 74929 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74932 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[2]
.sym 74933 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 74935 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74936 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74938 soc.mem_rdata[27]
.sym 74940 soc.mem_rdata[31]
.sym 74941 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 74944 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74946 soc.mem_rdata[27]
.sym 74949 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74950 soc.mem_rdata[16]
.sym 74952 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[0]
.sym 74954 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74957 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 74960 soc.mem_rdata[16]
.sym 74965 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 74966 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[2]
.sym 74967 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[0]
.sym 74968 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 74971 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74972 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74973 soc.mem_rdata[27]
.sym 74974 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74977 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74979 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74980 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74983 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74985 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 74986 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74989 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 74992 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 74998 soc.mem_rdata[27]
.sym 75001 soc.mem_rdata[31]
.sym 75005 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75022 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 75024 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75027 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75028 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 75030 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75031 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75034 gpio_in[0]
.sym 75035 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75036 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75037 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75038 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75043 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75051 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 75054 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75055 soc.cpu.mem_rdata_q[18]
.sym 75057 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75062 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75063 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75064 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75065 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 75066 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75067 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 75068 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 75069 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75071 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75073 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 75074 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75075 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 75076 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75077 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75079 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75080 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.sym 75082 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75083 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75084 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75085 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75088 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75090 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 75091 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 75094 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 75096 soc.cpu.mem_rdata_q[18]
.sym 75097 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75100 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75101 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 75102 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75103 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75106 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.sym 75108 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75109 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 75114 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75115 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75118 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75120 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75124 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75126 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 75127 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75129 clk$SB_IO_IN_$glb_clk
.sym 75143 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 75147 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75149 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75151 soc.cpu.mem_rdata_q[18]
.sym 75153 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 75155 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 75156 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 75160 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 75161 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75162 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 75163 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 75165 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 75166 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 75172 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75173 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75175 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 75177 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75178 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75179 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75180 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75181 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75182 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75183 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 75184 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75185 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75187 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75189 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75191 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75192 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 75193 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75196 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75197 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 75198 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75199 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 75203 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75205 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75206 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75208 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75211 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75212 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75213 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75214 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75217 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 75218 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75219 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75220 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75223 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75224 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 75225 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75226 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75230 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75231 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75232 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75235 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75236 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75237 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75238 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 75241 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75242 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75243 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75244 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 75247 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75248 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 75249 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75250 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75252 clk$SB_IO_IN_$glb_clk
.sym 75266 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75268 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75272 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75274 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75275 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 75277 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75281 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 75282 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 75285 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75295 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75296 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 75297 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 75298 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75300 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75301 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 75303 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75304 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.sym 75305 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 75307 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75309 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 75314 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 75315 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 75317 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75320 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75322 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 75323 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75326 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75329 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 75330 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75334 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75335 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 75336 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 75337 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75340 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75341 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75342 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 75343 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 75346 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75347 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75348 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 75353 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75354 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75355 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75358 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75359 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75364 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.sym 75366 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 75367 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 75370 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75371 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 75372 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 75373 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 75375 clk$SB_IO_IN_$glb_clk
.sym 75389 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75390 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 75391 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 75393 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75396 soc.cpu.mem_rdata_q[29]
.sym 75397 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75399 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 75406 UP_DWN$SB_IO_IN
.sym 75407 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75418 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 75419 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 75420 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 75421 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 75423 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 75426 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75427 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 75428 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 75429 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75430 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75431 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75433 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 75434 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 75435 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 75436 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 75437 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75440 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 75441 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75442 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 75443 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75444 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75446 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 75447 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75448 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75449 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 75451 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 75452 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 75453 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75454 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 75457 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 75458 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 75463 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75464 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 75466 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75469 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75470 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 75471 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 75472 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 75475 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 75476 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75477 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 75478 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75481 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 75482 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75483 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 75484 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 75487 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75488 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75489 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 75490 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 75494 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 75495 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75496 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75498 clk$SB_IO_IN_$glb_clk
.sym 75512 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75513 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75515 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 75516 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75518 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75522 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75523 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75528 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75534 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75535 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 75543 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 75546 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75547 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 75548 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75549 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75554 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75557 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 75558 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75559 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75563 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75566 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75569 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 75574 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 75575 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75576 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 75577 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 75586 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 75587 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75588 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75598 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75599 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75600 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75606 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 75607 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 75610 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 75611 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75612 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 75621 clk$SB_IO_IN_$glb_clk
.sym 75625 UP_DWN$SB_IO_IN
.sym 75631 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 75632 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75633 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75644 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75697 clk$SB_IO_IN
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75711 flash_io3_do
.sym 75712 $PACKER_VCC_NET
.sym 75715 flash_io3_oe
.sym 75717 clk$SB_IO_IN
.sym 75724 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 75725 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 75727 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 75728 flash_io1_do_SB_LUT4_O_I2[1]
.sym 75729 soc.spimemio.xfer_io1_90
.sym 75757 clk$SB_IO_IN
.sym 75799 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 75800 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 75801 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 75802 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 75803 soc.spimemio.xfer_io1_do
.sym 75804 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75805 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 75806 soc.spimemio.xfer.count[3]
.sym 75843 iomem_wdata[5]
.sym 75844 iomem_wdata[5]
.sym 75846 flash_io0_do
.sym 75848 flash_io1_do
.sym 75849 iomem_wdata[9]
.sym 75850 iomem_wdata[7]
.sym 75852 iomem_wdata[4]
.sym 75884 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 75886 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 75891 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 75893 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 75937 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 75938 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 75939 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 75940 soc.spimemio.xfer.obuffer[6]
.sym 75941 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 75942 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 75943 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 75944 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 75979 flash_csb$SB_IO_OUT
.sym 75980 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 75981 flash_io0_di
.sym 75983 flash_io0_oe
.sym 75984 iomem_wdata[11]
.sym 75986 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 75987 flash_io1_di
.sym 75988 $PACKER_VCC_NET
.sym 75989 $PACKER_VCC_NET
.sym 75991 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 75992 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 75996 soc.spimemio.din_data[6]
.sym 75997 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 75999 $PACKER_VCC_NET
.sym 76001 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 76002 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 76039 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 76040 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 76041 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 76042 soc.spimemio.xfer.obuffer[4]
.sym 76043 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 76044 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 76045 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 76046 soc.spimemio.xfer.obuffer[3]
.sym 76084 soc.spimemio.xfer.obuffer[6]
.sym 76089 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 76092 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 76093 soc.spimemio.din_data[3]
.sym 76094 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 76095 soc.spimemio.din_data[0]
.sym 76096 soc.spimemio.din_data[5]
.sym 76097 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 76102 soc.spimemio.din_data[4]
.sym 76104 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 76141 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 76144 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 76146 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 76147 soc.spimemio.xfer.obuffer[0]
.sym 76183 $PACKER_VCC_NET
.sym 76186 soc.spimemio.xfer.obuffer[4]
.sym 76187 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76191 flash_clk_SB_LUT4_I1_I2[3]
.sym 76192 soc.spimemio.dout_data[5]
.sym 76193 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76194 flash_io1_di
.sym 76198 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 76201 soc.spimemio.din_rd
.sym 76206 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76244 soc.spimemio.din_rd
.sym 76249 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 76293 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 76306 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 76346 soc.spimemio.xfer_resetn
.sym 76348 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 76349 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 76350 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76351 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 76352 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 76389 flash_csb_SB_LUT4_I1_O[0]
.sym 76399 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 76401 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 76402 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 76403 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 76404 soc.spimemio.dout_data[5]
.sym 76405 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 76406 soc.spimemio.dout_data[2]
.sym 76407 $PACKER_VCC_NET
.sym 76408 soc.spimemio.din_data[6]
.sym 76447 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 76448 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3[3]
.sym 76449 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 76450 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 76451 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[3]
.sym 76452 soc.spimemio.rd_valid
.sym 76453 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
.sym 76454 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2]
.sym 76490 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 76491 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 76492 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 76493 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76494 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 76501 soc.spimemio.din_data[3]
.sym 76502 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 76503 soc.spimemio.din_data[0]
.sym 76504 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 76505 soc.spimemio.din_data[4]
.sym 76507 soc.spimemio.rd_inc
.sym 76509 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 76511 soc.spimemio.din_data[5]
.sym 76549 soc.spimemio.din_data[4]
.sym 76550 soc.spimemio.din_data[7]
.sym 76551 soc.spimemio.din_data[2]
.sym 76552 soc.spimemio.din_data[5]
.sym 76553 soc.spimemio.din_data[6]
.sym 76554 soc.spimemio.din_data[1]
.sym 76555 soc.spimemio.din_data[3]
.sym 76556 soc.spimemio.din_data[0]
.sym 76593 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 76597 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 76599 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 76601 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 76604 iomem_addr[22]
.sym 76605 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 76606 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I0_O
.sym 76607 soc.spimemio.dout_data[3]
.sym 76609 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 76610 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76651 soc.spimemio.rd_addr[2]
.sym 76652 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 76653 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 76654 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 76655 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 76656 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 76657 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 76658 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 76697 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 76699 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 76705 iomem_addr[8]
.sym 76709 iomem_addr[9]
.sym 76710 soc.spimemio.rd_valid
.sym 76711 iomem_addr[4]
.sym 76713 iomem_addr[7]
.sym 76753 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[0]
.sym 76754 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 76755 soc.spimemio.rd_addr[7]
.sym 76756 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 76757 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 76758 soc.spimemio.rd_addr[16]
.sym 76759 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 76760 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 76797 iomem_addr[15]
.sym 76800 iomem_addr[19]
.sym 76803 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 76807 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 76808 soc.spimemio.dout_data[5]
.sym 76809 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 76811 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 76812 soc.spimemio.rd_addr[20]
.sym 76814 soc.spimemio.dout_data[2]
.sym 76815 $PACKER_VCC_NET
.sym 76855 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 76856 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[1]
.sym 76857 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 76858 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 76859 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 76860 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[1]
.sym 76861 soc.spimemio.rd_addr[17]
.sym 76862 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 76897 iomem_addr[15]
.sym 76900 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 76901 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 76908 soc.spimemio.rd_addr[11]
.sym 76911 soc.spimemio.rd_inc
.sym 76912 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 76915 iomem_addr[12]
.sym 76916 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 76917 iomem_addr[11]
.sym 76918 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 76919 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 76920 soc.spimemio.rd_inc
.sym 76957 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 76958 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 76959 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 76960 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 76961 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 76962 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 76963 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 76964 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 77002 iomem_addr[16]
.sym 77009 iomem_addr[16]
.sym 77011 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 77012 soc.spimemio.rd_addr[12]
.sym 77013 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 77016 flash_clk_SB_LUT4_I1_O[0]
.sym 77017 flash_clk_SB_LUT4_I1_I2[3]
.sym 77018 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 77019 iomem_addr[22]
.sym 77020 soc.spimemio.dout_data[3]
.sym 77022 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 77059 soc.spimemio.rd_addr[21]
.sym 77060 soc.spimemio.rd_addr[22]
.sym 77061 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 77062 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 77063 soc.spimemio.rd_addr[23]
.sym 77064 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 77065 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 77066 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 77107 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 77112 soc.spimemio.rd_addr[8]
.sym 77124 iomem_addr[4]
.sym 77162 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 77163 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 77165 soc.spimemio.buffer[11]
.sym 77166 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 77168 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 77206 iomem_addr[19]
.sym 77207 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 77216 soc.spimemio.dout_data[5]
.sym 77217 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 77218 soc.spimemio.dout_data[2]
.sym 77219 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 77220 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 77221 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 77222 $PACKER_VCC_NET
.sym 77224 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 77225 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 77263 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 77264 soc.spimem_rdata[11]
.sym 77265 soc.mem_rdata[19]
.sym 77266 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 77267 soc.mem_rdata[22]
.sym 77306 iomem_addr[22]
.sym 77313 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77318 soc.mem_rdata[22]
.sym 77320 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 77323 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 77324 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 77326 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 77327 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 77328 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 77365 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 77366 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 77367 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 77368 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 77369 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 77370 soc.spimem_rdata[19]
.sym 77371 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 77372 soc.mem_rdata[17]
.sym 77410 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 77411 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77412 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 77415 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 77417 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 77418 soc.mem_rdata[19]
.sym 77419 soc.mem_rdata[19]
.sym 77420 flash_clk_SB_LUT4_I1_O[0]
.sym 77422 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 77423 soc.mem_rdata[22]
.sym 77424 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 77425 flash_clk_SB_LUT4_I1_I2[3]
.sym 77426 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 77427 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 77428 soc.spimemio.dout_data[3]
.sym 77429 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 77430 flash_clk_SB_LUT4_I1_I2[3]
.sym 77467 soc.mem_rdata[16]
.sym 77468 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 77469 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 77470 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 77471 soc.mem_rdata[20]
.sym 77472 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 77473 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[2]
.sym 77474 soc.mem_rdata[31]
.sym 77514 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 77522 soc.mem_rdata[20]
.sym 77529 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 77530 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 77531 soc.mem_rdata[17]
.sym 77532 soc.mem_rdata[19]
.sym 77569 flash_clk_SB_LUT4_I1_O[2]
.sym 77570 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 77571 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 77572 soc.spimemio.buffer[6]
.sym 77573 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 77574 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 77575 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 77576 soc.spimemio.buffer[3]
.sym 77612 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 77613 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 77614 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 77615 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 77618 soc.mem_rdata[16]
.sym 77620 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 77624 soc.spimemio.dout_data[5]
.sym 77625 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 77630 $PACKER_VCC_NET
.sym 77633 soc.mem_rdata[31]
.sym 77671 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 77672 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 77673 soc.spimem_rdata[3]
.sym 77676 soc.spimem_rdata[26]
.sym 77677 soc.spimem_rdata[4]
.sym 77678 soc.spimem_rdata[31]
.sym 77717 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77733 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 77734 soc.spimemio.buffer[4]
.sym 77774 soc.spimemio.buffer[15]
.sym 77776 soc.spimemio.buffer[14]
.sym 77779 soc.spimemio.buffer[12]
.sym 77780 soc.spimemio.buffer[13]
.sym 77816 soc.spimemio.dout_data[2]
.sym 77817 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 77820 soc.spimemio.buffer[5]
.sym 77823 soc.spimemio.dout_data[7]
.sym 77824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 77836 flash_clk_SB_LUT4_I1_O[0]
.sym 77875 soc.spimemio.buffer[7]
.sym 77879 soc.spimemio.buffer[4]
.sym 77920 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77926 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77935 soc.mem_rdata[17]
.sym 77936 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 77940 soc.mem_rdata[19]
.sym 77977 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 77978 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 77979 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 77980 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 77981 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 77982 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.sym 77983 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 77984 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 78026 soc.spimemio.buffer[7]
.sym 78031 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78032 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 78033 $PACKER_VCC_NET
.sym 78034 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 78079 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78080 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 78081 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[0]
.sym 78082 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0]
.sym 78083 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78084 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 78085 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78086 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78133 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78135 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 78138 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78141 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78142 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 78144 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 78181 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 78182 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 78183 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 78184 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 78185 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 78186 soc.cpu.mem_rdata_latched[1]
.sym 78187 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78188 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 78229 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 78235 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 78237 soc.cpu.mem_rdata_q[18]
.sym 78239 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 78240 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78242 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 78243 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78245 soc.cpu.mem_rdata_q[19]
.sym 78246 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 78283 soc.cpu.mem_rdata_q[16]
.sym 78284 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 78285 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 78286 soc.cpu.mem_rdata_q[19]
.sym 78287 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 78288 soc.cpu.mem_rdata_q[17]
.sym 78289 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 78290 soc.cpu.mem_rdata_q[18]
.sym 78335 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78337 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 78338 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 78339 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 78340 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78341 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 78342 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 78343 soc.cpu.mem_rdata_latched[1]
.sym 78344 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78345 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 78346 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 78347 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78385 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.sym 78386 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 78387 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 78388 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 78389 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 78390 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 78391 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 78392 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 78430 soc.cpu.mem_rdata_q[19]
.sym 78432 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 78434 soc.cpu.mem_rdata_q[16]
.sym 78439 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 78442 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78443 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 78446 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 78447 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 78448 soc.cpu.mem_16bit_buffer[0]
.sym 78449 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 78487 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78488 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 78489 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 78490 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 78491 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 78492 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 78493 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 78494 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 78530 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 78532 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 78536 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.sym 78538 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 78539 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78540 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 78541 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 78543 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 78548 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 78549 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 78550 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78551 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78552 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 78589 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 78590 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 78591 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 78592 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78593 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 78594 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78595 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 78596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 78632 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 78637 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78640 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 78643 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 78645 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 78646 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 78647 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 78692 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 78693 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 78694 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 78695 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 78696 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 78698 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 78733 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 78736 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78739 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78742 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 78748 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 78754 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 78755 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78756 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78831 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 78835 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 78867 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78885 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78923 soc.spimemio.xfer.count[1]
.sym 78924 soc.spimemio.xfer.count[2]
.sym 78925 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 78926 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 78927 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 78928 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 78929 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 78930 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 78941 soc.spimemio.din_data[7]
.sym 78965 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 78966 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 78967 $PACKER_VCC_NET
.sym 78968 soc.spimemio.xfer_clk
.sym 78969 soc.spimemio.xfer_io1_do
.sym 78971 soc.spimemio.xfer_io1_90
.sym 78980 soc.spimemio.xfer.count[3]
.sym 78982 soc.spimemio.xfer.count[2]
.sym 78988 soc.spimemio_cfgreg_do[22]
.sym 78989 soc.spimemio.xfer.count[1]
.sym 78991 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 78992 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 78994 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 78997 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 78999 soc.spimemio.xfer.count[1]
.sym 79000 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79003 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 79004 soc.spimemio.xfer_clk
.sym 79005 $PACKER_VCC_NET
.sym 79006 soc.spimemio.xfer.count[2]
.sym 79007 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 79010 $PACKER_VCC_NET
.sym 79011 soc.spimemio.xfer_clk
.sym 79012 soc.spimemio.xfer.count[3]
.sym 79013 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 79022 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79023 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 79024 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 79025 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 79028 soc.spimemio_cfgreg_do[22]
.sym 79029 soc.spimemio.xfer_io1_do
.sym 79031 soc.spimemio.xfer_io1_90
.sym 79034 soc.spimemio.xfer_io1_do
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79052 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 79053 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 79054 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 79055 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 79056 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 79057 soc.spimemio.xfer.count[0]
.sym 79058 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 79061 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79063 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79066 iomem_wdata[2]
.sym 79067 $PACKER_VCC_NET
.sym 79068 iomem_wdata[14]
.sym 79070 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 79071 iomem_wdata[6]
.sym 79072 flash_clk$SB_IO_OUT
.sym 79082 soc.spimemio_cfgreg_do[22]
.sym 79086 flash_io1_oe
.sym 79087 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79095 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79097 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79099 soc.spimemio.xfer_resetn
.sym 79101 soc.spimemio.xfer_clk
.sym 79102 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79107 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 79110 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79112 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79122 DBG[1]$SB_IO_OUT
.sym 79128 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79129 soc.spimemio.xfer.count[2]
.sym 79130 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 79132 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79136 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79137 soc.spimemio.xfer.count[2]
.sym 79138 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 79139 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79140 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79142 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 79143 soc.spimemio.xfer.count[3]
.sym 79145 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 79146 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 79147 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 79148 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79150 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79151 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 79152 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79153 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79154 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79155 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79156 soc.spimemio.xfer_clk
.sym 79159 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79162 soc.spimemio.xfer.count[2]
.sym 79164 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 79167 soc.spimemio.xfer_clk
.sym 79168 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79169 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79173 soc.spimemio.xfer.count[2]
.sym 79174 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 79175 soc.spimemio.xfer.count[3]
.sym 79176 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 79179 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79180 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79181 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 79185 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79186 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79187 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79188 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79191 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 79192 soc.spimemio.xfer.count[2]
.sym 79193 soc.spimemio.xfer_clk
.sym 79194 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79197 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 79198 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 79199 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79200 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 79203 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79204 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 79205 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 79207 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79210 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79211 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79212 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79213 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79214 soc.spimemio.xfer_clk
.sym 79215 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[1]
.sym 79216 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 79217 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79233 iomem_wdata[14]
.sym 79234 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79235 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 79236 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79237 soc.spimemio.din_data[1]
.sym 79238 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 79239 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 79241 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79244 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79251 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79254 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79258 soc.spimemio.xfer.obuffer[3]
.sym 79259 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 79260 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79262 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79263 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 79264 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79265 soc.spimemio.xfer_resetn
.sym 79267 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79268 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 79269 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79270 soc.spimemio.xfer.obuffer[2]
.sym 79271 soc.spimemio.din_data[6]
.sym 79272 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 79273 soc.spimemio.din_data[7]
.sym 79274 soc.spimemio.din_data[5]
.sym 79275 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 79277 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79278 soc.spimemio.xfer.obuffer[6]
.sym 79279 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79281 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 79285 soc.spimemio.din_data[5]
.sym 79286 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79287 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 79290 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79291 soc.spimemio.xfer.obuffer[6]
.sym 79292 soc.spimemio.xfer.obuffer[3]
.sym 79293 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79296 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79297 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 79298 soc.spimemio.din_data[7]
.sym 79299 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 79302 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 79303 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79304 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 79305 soc.spimemio.din_data[6]
.sym 79308 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79309 soc.spimemio.xfer_resetn
.sym 79314 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79315 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79316 soc.spimemio.xfer.obuffer[2]
.sym 79317 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79320 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79321 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79323 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79326 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79327 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79328 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 79329 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79330 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79333 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 79334 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[0]
.sym 79335 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 79336 soc.spimemio.xfer.obuffer[2]
.sym 79337 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79338 soc.spimemio.xfer.obuffer[1]
.sym 79339 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79340 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79351 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 79352 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79354 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79355 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79358 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79359 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79360 soc.spimemio_cfgreg_do[22]
.sym 79361 soc.spimemio.xfer_clk
.sym 79362 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79364 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79365 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79366 soc.spimemio.din_data[2]
.sym 79367 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79377 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79378 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79379 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 79380 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 79381 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79383 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79385 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79387 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79388 soc.spimemio.xfer.obuffer[0]
.sym 79389 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79390 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79393 soc.spimemio.din_valid
.sym 79395 soc.spimemio.xfer.obuffer[1]
.sym 79396 soc.spimemio.xfer_resetn
.sym 79397 soc.spimemio.xfer.obuffer[3]
.sym 79398 soc.spimemio.din_data[4]
.sym 79399 soc.spimemio.din_data[3]
.sym 79400 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 79401 soc.spimemio.xfer.obuffer[2]
.sym 79404 soc.spimemio.xfer.obuffer[4]
.sym 79405 soc.spimemio.xfer.obuffer[3]
.sym 79407 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79408 soc.spimemio.xfer.obuffer[1]
.sym 79409 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79413 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79414 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79415 soc.spimemio.din_valid
.sym 79416 soc.spimemio.xfer_resetn
.sym 79419 soc.spimemio.xfer.obuffer[2]
.sym 79420 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79421 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79422 soc.spimemio.xfer.obuffer[1]
.sym 79425 soc.spimemio.din_data[4]
.sym 79426 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79427 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 79428 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 79431 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79432 soc.spimemio.xfer.obuffer[4]
.sym 79433 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79434 soc.spimemio.xfer.obuffer[3]
.sym 79437 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79438 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79440 soc.spimemio.xfer.obuffer[2]
.sym 79443 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79444 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79445 soc.spimemio.xfer.obuffer[3]
.sym 79446 soc.spimemio.xfer.obuffer[0]
.sym 79449 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 79450 soc.spimemio.din_data[3]
.sym 79452 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79453 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79457 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 79458 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79459 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 79460 soc.spimemio.xfer.dummy_count[1]
.sym 79461 soc.spimemio.xfer.dummy_count[0]
.sym 79462 soc.spimemio.xfer.dummy_count[3]
.sym 79463 soc.spimemio.xfer.dummy_count[2]
.sym 79469 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79470 flash_clk_SB_LUT4_I1_I2[3]
.sym 79472 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79473 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79475 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 79476 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 79477 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79482 soc.spimemio.xfer_resetn
.sym 79484 soc.spimemio.din_data[3]
.sym 79488 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 79491 soc.spimemio.din_data[0]
.sym 79507 $PACKER_VCC_NET
.sym 79508 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79511 soc.spimemio.din_data[0]
.sym 79513 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 79517 soc.spimemio.xfer.dummy_count[1]
.sym 79518 soc.spimemio.xfer.dummy_count[0]
.sym 79521 soc.spimemio.xfer_clk
.sym 79526 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79527 soc.spimemio.xfer.dummy_count[3]
.sym 79528 soc.spimemio.xfer.dummy_count[2]
.sym 79533 soc.spimemio.xfer_clk
.sym 79548 $PACKER_VCC_NET
.sym 79549 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 79550 soc.spimemio.xfer.dummy_count[0]
.sym 79560 soc.spimemio.xfer.dummy_count[3]
.sym 79561 soc.spimemio.xfer.dummy_count[2]
.sym 79562 soc.spimemio.xfer.dummy_count[0]
.sym 79563 soc.spimemio.xfer.dummy_count[1]
.sym 79569 soc.spimemio.din_data[0]
.sym 79576 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79578 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79580 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 79581 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 79583 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79584 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 79595 $PACKER_VCC_NET
.sym 79598 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79599 iomem_wdata[3]
.sym 79603 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 79604 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79606 flash_io0_di
.sym 79607 soc.spimemio_cfgreg_do[20]
.sym 79608 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 79609 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79626 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79630 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79631 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79633 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79642 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79648 $PACKER_VCC_NET
.sym 79659 $PACKER_VCC_NET
.sym 79689 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79691 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79692 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79699 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79702 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 79703 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79704 soc.spimemio.state[10]
.sym 79705 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 79706 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 79707 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 79708 soc.spimemio.state[7]
.sym 79709 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79725 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 79727 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 79728 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79729 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 79730 soc.spimemio.dout_data[0]
.sym 79731 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 79732 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79733 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79736 soc.spimemio.din_data[1]
.sym 79737 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79747 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79749 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79753 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 79757 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 79758 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 79760 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79761 soc.spimemio.state[10]
.sym 79765 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 79766 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79767 soc.spimemio_cfgreg_do[20]
.sym 79768 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 79770 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 79773 soc.spimemio.state[7]
.sym 79774 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79782 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 79783 soc.spimemio.state[10]
.sym 79784 soc.spimemio.state[7]
.sym 79795 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 79796 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79797 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 79801 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 79803 soc.spimemio_cfgreg_do[20]
.sym 79807 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 79809 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79812 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 79813 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 79819 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79820 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79824 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79826 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79828 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 79830 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 79831 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 79832 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79851 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 79852 soc.spimemio_cfgreg_do[22]
.sym 79853 soc.spimemio.dout_data[7]
.sym 79855 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79856 iomem_addr[17]
.sym 79857 iomem_addr[10]
.sym 79858 soc.spimemio.din_data[2]
.sym 79859 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79860 soc.spimemio_cfgreg_do[16]
.sym 79866 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 79867 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79868 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79870 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2]
.sym 79871 iomem_addr[9]
.sym 79873 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 79874 iomem_addr[4]
.sym 79875 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 79876 soc.spimemio_cfgreg_do[22]
.sym 79878 $PACKER_VCC_NET
.sym 79879 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79880 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79881 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79882 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 79883 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3[3]
.sym 79884 soc.spimemio_cfgreg_do[21]
.sym 79887 iomem_addr[16]
.sym 79888 soc.spimemio_cfgreg_do[20]
.sym 79891 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79893 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 79895 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79896 soc.spimemio_cfgreg_do[17]
.sym 79897 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79899 soc.spimemio_cfgreg_do[20]
.sym 79900 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79901 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79905 soc.spimemio_cfgreg_do[22]
.sym 79907 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79908 soc.spimemio_cfgreg_do[21]
.sym 79911 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79913 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 79914 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 79917 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 79918 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2]
.sym 79919 iomem_addr[16]
.sym 79920 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79923 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79924 soc.spimemio_cfgreg_do[17]
.sym 79925 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 79926 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79931 $PACKER_VCC_NET
.sym 79935 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79936 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79937 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 79938 iomem_addr[4]
.sym 79941 iomem_addr[9]
.sym 79942 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 79943 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3[3]
.sym 79944 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 79945 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79947 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79949 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 79950 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 79951 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 79953 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 79954 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 79955 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 79960 iomem_addr[4]
.sym 79962 soc.spimemio.rd_valid
.sym 79964 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79966 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2]
.sym 79967 iomem_addr[9]
.sym 79972 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 79973 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 79974 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 79975 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79976 soc.spimemio.din_data[3]
.sym 79977 soc.spimemio.rd_addr[2]
.sym 79978 soc.spimemio.din_data[0]
.sym 79980 iomem_addr[5]
.sym 79982 soc.spimemio.dout_data[4]
.sym 79983 soc.spimemio.dout_data[6]
.sym 79991 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 79992 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 79993 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 79995 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
.sym 79996 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2]
.sym 79997 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 79998 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 79999 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 80001 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[3]
.sym 80002 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 80003 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 80004 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 80005 iomem_addr[22]
.sym 80006 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80007 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I0_O
.sym 80009 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 80011 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 80012 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 80013 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 80014 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80015 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 80016 iomem_addr[17]
.sym 80017 iomem_addr[10]
.sym 80018 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 80019 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 80020 soc.spimemio_cfgreg_do[16]
.sym 80022 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
.sym 80023 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 80028 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 80029 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 80030 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 80031 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80034 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 80035 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 80036 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 80037 iomem_addr[10]
.sym 80040 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 80041 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 80042 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 80043 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 80046 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 80047 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 80048 iomem_addr[22]
.sym 80049 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 80052 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[3]
.sym 80053 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 80054 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2]
.sym 80055 iomem_addr[17]
.sym 80058 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 80059 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 80061 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 80064 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 80065 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 80066 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80067 soc.spimemio_cfgreg_do[16]
.sym 80068 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I0_O
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80070 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 80072 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80073 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 80075 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80076 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80077 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80082 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 80084 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 80095 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 80096 iomem_addr[3]
.sym 80099 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80100 iomem_addr[6]
.sym 80101 iomem_addr[3]
.sym 80105 iomem_addr[23]
.sym 80112 iomem_addr[23]
.sym 80114 iomem_addr[11]
.sym 80115 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 80116 iomem_addr[6]
.sym 80117 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 80118 iomem_addr[19]
.sym 80119 iomem_addr[15]
.sym 80121 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 80122 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 80123 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80124 iomem_addr[6]
.sym 80127 soc.spimemio.rd_inc
.sym 80128 soc.spimemio.rd_addr[2]
.sym 80129 iomem_addr[8]
.sym 80130 iomem_addr[10]
.sym 80131 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 80132 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80133 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80134 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 80135 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80136 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80138 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80139 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 80140 iomem_addr[5]
.sym 80141 iomem_addr[9]
.sym 80142 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80143 iomem_addr[4]
.sym 80145 soc.spimemio.rd_inc
.sym 80147 soc.spimemio.rd_addr[2]
.sym 80148 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 80151 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 80152 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 80153 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 80154 iomem_addr[11]
.sym 80157 iomem_addr[23]
.sym 80158 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 80159 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 80160 iomem_addr[15]
.sym 80163 iomem_addr[8]
.sym 80164 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80165 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80166 iomem_addr[6]
.sym 80169 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 80171 iomem_addr[19]
.sym 80172 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 80175 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80176 iomem_addr[4]
.sym 80177 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80178 iomem_addr[9]
.sym 80181 iomem_addr[10]
.sym 80182 iomem_addr[6]
.sym 80183 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80184 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80187 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80188 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 80189 iomem_addr[5]
.sym 80190 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80191 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80194 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80195 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80196 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80197 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 80198 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80199 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80200 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80201 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80206 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 80210 iomem_addr[11]
.sym 80218 soc.spimemio.dout_data[0]
.sym 80219 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 80220 soc.spimemio.rd_addr[9]
.sym 80221 soc.spimemio.rd_addr[14]
.sym 80222 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 80223 soc.spimemio.rd_addr[15]
.sym 80224 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 80227 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80228 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80229 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80235 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 80236 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[1]
.sym 80239 iomem_addr[7]
.sym 80240 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80241 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 80242 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80243 soc.spimemio.rd_addr[2]
.sym 80244 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80248 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80249 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 80250 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80251 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[0]
.sym 80252 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 80253 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80255 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 80256 iomem_addr[3]
.sym 80257 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80258 iomem_addr[16]
.sym 80259 iomem_addr[11]
.sym 80260 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80261 iomem_addr[12]
.sym 80262 iomem_addr[14]
.sym 80263 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80265 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80266 soc.spimemio.rd_inc
.sym 80268 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80269 iomem_addr[3]
.sym 80270 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80271 iomem_addr[16]
.sym 80274 iomem_addr[12]
.sym 80275 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80276 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80277 iomem_addr[14]
.sym 80280 iomem_addr[7]
.sym 80281 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80282 soc.spimemio.rd_inc
.sym 80286 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 80287 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 80288 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[1]
.sym 80289 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[0]
.sym 80293 soc.spimemio.rd_addr[2]
.sym 80294 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 80299 soc.spimemio.rd_inc
.sym 80300 iomem_addr[16]
.sym 80301 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80304 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80305 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80306 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80307 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80310 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 80311 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 80312 iomem_addr[11]
.sym 80313 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80314 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80317 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80318 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 80319 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80320 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80321 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80322 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80323 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80324 soc.spimemio.rd_addr[9]
.sym 80329 soc.spimemio.rd_addr[12]
.sym 80341 soc.spimemio.rd_addr[21]
.sym 80342 iomem_addr[17]
.sym 80343 soc.spimemio.rd_addr[22]
.sym 80344 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80345 soc.spimemio.dout_data[7]
.sym 80347 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80348 iomem_addr[14]
.sym 80349 soc.spimemio.rd_addr[23]
.sym 80350 iomem_addr[13]
.sym 80352 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80358 iomem_addr[17]
.sym 80362 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 80363 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 80364 soc.spimemio.rd_addr[17]
.sym 80365 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80366 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80367 soc.spimemio.rd_addr[20]
.sym 80368 soc.spimemio.rd_addr[7]
.sym 80369 iomem_addr[7]
.sym 80370 soc.spimemio.rd_valid
.sym 80371 soc.spimemio.rd_addr[16]
.sym 80372 iomem_addr[16]
.sym 80374 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80375 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 80377 soc.spimemio.rd_inc
.sym 80378 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80379 soc.spimemio.rd_addr[12]
.sym 80381 iomem_addr[20]
.sym 80382 iomem_addr[17]
.sym 80383 iomem_addr[18]
.sym 80384 iomem_addr[19]
.sym 80388 iomem_addr[22]
.sym 80389 iomem_addr[12]
.sym 80391 soc.spimemio.rd_addr[20]
.sym 80392 iomem_addr[20]
.sym 80393 soc.spimemio.rd_addr[16]
.sym 80394 iomem_addr[16]
.sym 80397 iomem_addr[19]
.sym 80398 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80399 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 80400 iomem_addr[18]
.sym 80403 iomem_addr[7]
.sym 80404 soc.spimemio.rd_addr[7]
.sym 80409 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 80411 soc.spimemio.rd_valid
.sym 80412 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 80416 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80417 soc.spimemio.rd_addr[17]
.sym 80418 iomem_addr[17]
.sym 80421 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80422 iomem_addr[17]
.sym 80423 iomem_addr[22]
.sym 80424 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80427 iomem_addr[17]
.sym 80428 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80430 soc.spimemio.rd_inc
.sym 80433 soc.spimemio.rd_addr[12]
.sym 80434 soc.spimemio.rd_addr[16]
.sym 80435 iomem_addr[16]
.sym 80436 iomem_addr[12]
.sym 80437 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80440 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 80441 soc.spimemio.rd_addr[14]
.sym 80442 soc.spimemio.rd_addr[15]
.sym 80443 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 80444 soc.spimemio.rd_addr[18]
.sym 80445 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 80446 soc.spimemio.rd_addr[13]
.sym 80447 soc.spimemio.rd_addr[19]
.sym 80455 iomem_addr[9]
.sym 80464 soc.spimemio.dout_data[6]
.sym 80465 soc.spimemio.rd_addr[4]
.sym 80466 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80467 iomem_addr[20]
.sym 80468 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80469 iomem_addr[18]
.sym 80471 iomem_addr[21]
.sym 80472 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80473 iomem_addr[21]
.sym 80474 soc.spimemio.dout_data[4]
.sym 80475 soc.spimemio.rd_addr[14]
.sym 80481 soc.spimemio.rd_addr[21]
.sym 80482 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 80483 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 80484 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80485 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 80486 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 80487 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 80488 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 80489 iomem_addr[15]
.sym 80491 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 80492 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 80493 soc.spimemio.rd_addr[8]
.sym 80494 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80495 iomem_addr[21]
.sym 80496 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 80498 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 80499 soc.spimemio.rd_addr[15]
.sym 80501 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 80502 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 80503 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80508 iomem_addr[23]
.sym 80510 iomem_addr[13]
.sym 80511 soc.spimemio.rd_addr[13]
.sym 80512 iomem_addr[8]
.sym 80514 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 80515 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 80516 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 80520 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 80521 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80522 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 80523 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 80526 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 80527 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 80528 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 80529 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 80532 iomem_addr[21]
.sym 80533 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80534 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80535 iomem_addr[23]
.sym 80538 iomem_addr[8]
.sym 80539 soc.spimemio.rd_addr[8]
.sym 80540 soc.spimemio.rd_addr[21]
.sym 80541 iomem_addr[21]
.sym 80544 soc.spimemio.rd_addr[13]
.sym 80545 iomem_addr[13]
.sym 80550 soc.spimemio.rd_addr[15]
.sym 80551 iomem_addr[15]
.sym 80552 iomem_addr[13]
.sym 80553 soc.spimemio.rd_addr[13]
.sym 80556 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 80557 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 80558 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 80559 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 80565 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 80567 soc.simpleuart.send_bitcnt[3]
.sym 80568 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80569 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80570 soc.simpleuart.send_bitcnt[2]
.sym 80574 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 80585 iomem_addr[15]
.sym 80586 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 80587 soc.spimemio.rd_addr[15]
.sym 80589 iomem_addr[23]
.sym 80590 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80591 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 80594 iomem_addr[23]
.sym 80605 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 80606 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 80607 soc.spimemio.rd_inc
.sym 80608 soc.spimemio.rd_addr[18]
.sym 80609 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 80610 iomem_addr[23]
.sym 80611 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 80613 soc.spimemio.rd_addr[14]
.sym 80614 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80615 soc.spimemio.rd_inc
.sym 80616 iomem_addr[22]
.sym 80617 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 80618 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 80619 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 80622 iomem_addr[4]
.sym 80623 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 80625 soc.spimemio.rd_addr[4]
.sym 80626 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80627 iomem_addr[14]
.sym 80628 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80629 iomem_addr[18]
.sym 80630 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 80633 iomem_addr[21]
.sym 80637 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80638 soc.spimemio.rd_inc
.sym 80639 iomem_addr[21]
.sym 80643 iomem_addr[22]
.sym 80645 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80646 soc.spimemio.rd_inc
.sym 80649 soc.spimemio.rd_addr[18]
.sym 80651 iomem_addr[18]
.sym 80652 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 80655 iomem_addr[14]
.sym 80656 soc.spimemio.rd_addr[14]
.sym 80657 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 80658 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 80662 soc.spimemio.rd_inc
.sym 80663 iomem_addr[23]
.sym 80664 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80667 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 80668 iomem_addr[18]
.sym 80669 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 80670 soc.spimemio.rd_addr[18]
.sym 80673 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 80674 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 80675 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 80676 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 80679 soc.spimemio.rd_addr[4]
.sym 80680 iomem_addr[4]
.sym 80681 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 80683 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80692 soc.simpleuart.send_bitcnt[0]
.sym 80693 soc.simpleuart.send_bitcnt[1]
.sym 80697 soc.mem_rdata[16]
.sym 80699 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80710 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 80712 $PACKER_VCC_NET
.sym 80714 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 80715 soc.spimemio.dout_data[0]
.sym 80716 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 80717 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 80719 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80720 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 80721 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 80727 soc.spimemio.rd_addr[21]
.sym 80728 soc.spimemio.rd_addr[22]
.sym 80729 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 80731 iomem_addr[22]
.sym 80733 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80734 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80735 soc.spimemio.dout_data[3]
.sym 80738 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80739 soc.spimemio.rd_addr[23]
.sym 80744 iomem_addr[23]
.sym 80745 soc.spimemio.rd_addr[14]
.sym 80750 iomem_addr[21]
.sym 80757 iomem_addr[14]
.sym 80768 soc.spimemio.rd_addr[22]
.sym 80769 iomem_addr[22]
.sym 80773 soc.spimemio.rd_addr[23]
.sym 80775 iomem_addr[23]
.sym 80785 soc.spimemio.dout_data[3]
.sym 80790 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 80791 soc.spimemio.rd_addr[21]
.sym 80792 iomem_addr[21]
.sym 80793 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80803 soc.spimemio.rd_addr[14]
.sym 80804 iomem_addr[14]
.sym 80805 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 80806 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80812 soc.spimemio.buffer[9]
.sym 80824 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 80834 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 80835 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80839 soc.spimemio.dout_data[2]
.sym 80840 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 80842 soc.spimemio.dout_data[7]
.sym 80843 iomem_addr[14]
.sym 80844 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 80853 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 80854 soc.spimemio.buffer[11]
.sym 80856 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 80858 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 80859 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 80860 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 80862 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 80863 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 80864 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 80870 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 80871 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 80874 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 80878 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 80881 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 80883 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 80884 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 80885 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 80886 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 80890 soc.spimemio.buffer[11]
.sym 80895 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 80896 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 80897 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 80898 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 80901 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 80902 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 80903 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 80904 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 80907 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 80908 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 80909 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 80910 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 80929 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80932 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 80933 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 80934 soc.spimem_rdata[9]
.sym 80935 soc.spimem_rdata[22]
.sym 80936 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 80937 soc.spimem_rdata[18]
.sym 80938 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 80939 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 80950 soc.mem_rdata[19]
.sym 80953 iomem_wstrb[0]
.sym 80955 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 80956 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 80957 soc.mem_rdata[19]
.sym 80959 soc.mem_rdata[31]
.sym 80961 soc.mem_rdata[16]
.sym 80962 soc.spimemio.dout_data[4]
.sym 80963 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80964 soc.spimemio.dout_data[6]
.sym 80967 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 80973 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 80974 soc.spimem_rdata[11]
.sym 80975 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 80976 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 80978 soc.spimem_rdata[19]
.sym 80982 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80984 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 80985 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 80986 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80987 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 80991 soc.spimemio.buffer[19]
.sym 80992 soc.spimem_rdata[22]
.sym 80994 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 80996 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 80998 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 80999 flash_clk_SB_LUT4_I1_I2[3]
.sym 81000 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 81006 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81007 soc.spimem_rdata[11]
.sym 81008 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81009 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81013 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81015 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 81018 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81019 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81020 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81021 soc.spimem_rdata[19]
.sym 81024 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 81025 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81027 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81030 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81031 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81032 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81033 soc.spimem_rdata[22]
.sym 81039 soc.spimemio.buffer[19]
.sym 81042 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 81043 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 81044 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81045 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 81048 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 81049 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 81050 flash_clk_SB_LUT4_I1_I2[3]
.sym 81051 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 81052 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81055 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 81056 soc.spimemio.buffer[22]
.sym 81057 soc.spimemio.buffer[23]
.sym 81058 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 81059 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 81060 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 81061 soc.mem_rdata[21]
.sym 81062 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 81068 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 81075 soc.spimemio.dout_data[5]
.sym 81077 soc.spimemio.dout_data[2]
.sym 81083 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 81087 soc.mem_rdata[16]
.sym 81088 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81089 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 81090 soc.mem_rdata[17]
.sym 81097 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 81098 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 81099 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 81100 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 81101 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 81102 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 81103 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 81104 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 81105 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81106 flash_clk_SB_LUT4_I1_I2[3]
.sym 81107 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 81108 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 81109 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 81110 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 81111 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 81113 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81114 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 81115 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 81116 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 81117 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81118 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[2]
.sym 81119 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 81120 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 81122 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 81123 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 81125 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 81126 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81127 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 81129 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 81130 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 81131 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81132 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 81135 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 81136 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 81137 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 81138 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 81141 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 81142 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81143 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 81144 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 81147 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 81148 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 81149 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 81150 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 81153 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 81154 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 81155 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81156 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 81159 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 81160 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 81161 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 81162 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 81166 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81167 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 81168 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81171 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 81172 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[2]
.sym 81173 flash_clk_SB_LUT4_I1_I2[3]
.sym 81174 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 81178 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 81179 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 81180 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 81181 soc.spimemio.buffer[8]
.sym 81182 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 81183 flash_clk_SB_LUT4_I1_O[1]
.sym 81193 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 81194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81204 $PACKER_VCC_NET
.sym 81208 soc.spimemio.dout_data[0]
.sym 81210 soc.mem_rdata[21]
.sym 81212 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 81219 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81220 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81221 soc.spimem_rdata[3]
.sym 81223 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 81226 soc.spimem_rdata[31]
.sym 81227 soc.spimemio.dout_data[3]
.sym 81228 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81229 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 81230 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 81231 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 81232 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81233 soc.spimem_rdata[4]
.sym 81235 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 81236 soc.spimemio.dout_data[6]
.sym 81238 soc.spimem_rdata[1]
.sym 81247 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 81248 soc.spimem_rdata[0]
.sym 81252 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81253 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81254 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81255 soc.spimem_rdata[4]
.sym 81258 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 81259 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81260 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81261 soc.spimem_rdata[3]
.sym 81264 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81265 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 81266 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81267 soc.spimem_rdata[1]
.sym 81272 soc.spimemio.dout_data[6]
.sym 81276 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81277 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81278 soc.spimem_rdata[0]
.sym 81279 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 81282 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81283 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81284 soc.spimem_rdata[31]
.sym 81285 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 81288 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 81289 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 81290 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 81291 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 81294 soc.spimemio.dout_data[3]
.sym 81298 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 81299 clk$SB_IO_IN_$glb_clk
.sym 81304 soc.spimem_rdata[1]
.sym 81305 soc.spimem_rdata[10]
.sym 81306 soc.spimem_rdata[0]
.sym 81308 soc.spimem_rdata[16]
.sym 81313 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 81315 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 81316 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 81320 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 81327 soc.spimemio.dout_data[2]
.sym 81333 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 81334 soc.spimemio.dout_data[7]
.sym 81336 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 81342 flash_clk_SB_LUT4_I1_O[2]
.sym 81344 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 81346 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 81347 flash_clk_SB_LUT4_I1_O[1]
.sym 81349 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 81353 soc.spimemio.dout_data[7]
.sym 81354 soc.spimemio.dout_data[2]
.sym 81357 soc.spimemio.buffer[3]
.sym 81358 soc.spimemio.buffer[4]
.sym 81363 flash_clk_SB_LUT4_I1_O[0]
.sym 81364 flash_clk_SB_LUT4_I1_O[3]
.sym 81372 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 81375 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 81376 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 81377 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 81378 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 81381 flash_clk_SB_LUT4_I1_O[0]
.sym 81382 flash_clk_SB_LUT4_I1_O[2]
.sym 81383 flash_clk_SB_LUT4_I1_O[1]
.sym 81384 flash_clk_SB_LUT4_I1_O[3]
.sym 81387 soc.spimemio.buffer[3]
.sym 81405 soc.spimemio.dout_data[2]
.sym 81411 soc.spimemio.buffer[4]
.sym 81418 soc.spimemio.dout_data[7]
.sym 81421 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81425 soc.spimemio.buffer[10]
.sym 81436 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 81450 soc.spimemio.dout_data[4]
.sym 81452 soc.mem_rdata[31]
.sym 81456 soc.spimemio.dout_data[6]
.sym 81457 soc.mem_rdata[19]
.sym 81459 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 81467 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81473 soc.spimemio.dout_data[5]
.sym 81476 soc.spimemio.dout_data[4]
.sym 81482 soc.spimemio.dout_data[6]
.sym 81494 soc.spimemio.dout_data[7]
.sym 81505 soc.spimemio.dout_data[7]
.sym 81518 soc.spimemio.dout_data[6]
.sym 81536 soc.spimemio.dout_data[4]
.sym 81540 soc.spimemio.dout_data[5]
.sym 81544 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81554 soc.cpu.mem_16bit_buffer[4]
.sym 81571 soc.cpu.mem_rdata_q[29]
.sym 81576 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81582 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81604 soc.spimemio.dout_data[7]
.sym 81606 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 81610 soc.spimemio.dout_data[4]
.sym 81621 soc.spimemio.dout_data[7]
.sym 81647 soc.spimemio.dout_data[4]
.sym 81667 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81674 soc.cpu.mem_16bit_buffer[3]
.sym 81687 soc.cpu.mem_16bit_buffer[4]
.sym 81695 soc.mem_rdata[21]
.sym 81696 $PACKER_VCC_NET
.sym 81697 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81698 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81702 soc.mem_rdata[21]
.sym 81711 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 81714 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 81717 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81718 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 81720 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81721 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81725 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 81727 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 81729 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 81731 soc.cpu.mem_rdata_q[29]
.sym 81733 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 81736 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81737 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 81738 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81739 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81741 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 81746 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 81750 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 81751 soc.cpu.mem_rdata_q[29]
.sym 81752 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 81753 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 81757 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 81762 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 81768 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 81769 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81770 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 81771 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 81774 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 81775 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81776 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81777 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 81780 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81787 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81790 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81791 clk$SB_IO_IN_$glb_clk
.sym 81793 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 81794 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81795 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 81796 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 81797 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 81798 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81799 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81800 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 81805 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 81816 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81817 soc.cpu.mem_rdata_q[16]
.sym 81818 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 81820 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 81821 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 81823 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81826 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81827 soc.cpu.mem_rdata_q[17]
.sym 81834 soc.cpu.mem_rdata_q[17]
.sym 81835 soc.cpu.mem_rdata_q[16]
.sym 81836 soc.mem_rdata[19]
.sym 81837 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0]
.sym 81838 soc.cpu.mem_16bit_buffer[3]
.sym 81839 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.sym 81841 soc.mem_rdata[17]
.sym 81847 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 81848 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 81849 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81850 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 81851 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81854 soc.mem_rdata[16]
.sym 81855 soc.mem_rdata[21]
.sym 81858 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81859 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81863 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81864 soc.cpu.mem_rdata_q[19]
.sym 81867 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81869 soc.mem_rdata[19]
.sym 81870 soc.cpu.mem_rdata_q[19]
.sym 81873 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81874 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81875 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 81876 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81879 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81880 soc.mem_rdata[17]
.sym 81881 soc.cpu.mem_rdata_q[17]
.sym 81882 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81885 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81886 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81887 soc.cpu.mem_rdata_q[19]
.sym 81888 soc.mem_rdata[19]
.sym 81891 soc.mem_rdata[16]
.sym 81892 soc.cpu.mem_rdata_q[16]
.sym 81893 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81897 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81898 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81899 soc.mem_rdata[21]
.sym 81900 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 81903 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 81904 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0]
.sym 81905 soc.cpu.mem_16bit_buffer[3]
.sym 81906 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.sym 81909 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81910 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81911 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.sym 81916 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81917 soc.cpu.mem_16bit_buffer[1]
.sym 81918 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81920 soc.cpu.mem_16bit_buffer[5]
.sym 81921 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 81941 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 81942 soc.cpu.mem_rdata_latched[1]
.sym 81943 soc.cpu.mem_rdata_q[18]
.sym 81944 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 81947 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81950 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81957 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81958 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 81959 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[0]
.sym 81960 soc.cpu.mem_rdata_q[19]
.sym 81961 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81962 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 81964 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81965 soc.cpu.mem_rdata_q[16]
.sym 81966 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81967 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81969 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 81970 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 81973 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 81976 soc.mem_rdata[16]
.sym 81977 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81980 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81981 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 81982 soc.cpu.mem_16bit_buffer[1]
.sym 81984 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81985 soc.cpu.mem_16bit_buffer[5]
.sym 81986 soc.cpu.mem_rdata_latched[1]
.sym 81988 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81990 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81991 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 81992 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81993 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81997 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 81998 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81999 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82002 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82003 soc.cpu.mem_rdata_q[16]
.sym 82004 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82005 soc.mem_rdata[16]
.sym 82008 soc.cpu.mem_rdata_q[19]
.sym 82010 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 82011 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82014 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82016 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82017 soc.cpu.mem_rdata_q[16]
.sym 82020 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 82021 soc.cpu.mem_16bit_buffer[1]
.sym 82022 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 82023 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[0]
.sym 82026 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82028 soc.cpu.mem_rdata_latched[1]
.sym 82029 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 82032 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 82033 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82034 soc.cpu.mem_16bit_buffer[5]
.sym 82035 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82042 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 82043 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 82044 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82045 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82053 soc.cpu.mem_rdata_latched[1]
.sym 82061 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 82063 soc.cpu.mem_rdata_q[29]
.sym 82067 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 82068 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82069 soc.cpu.mem_rdata_q[18]
.sym 82071 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82072 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 82074 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82080 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 82082 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 82083 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 82084 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 82085 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 82086 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 82087 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 82088 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 82089 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 82092 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82095 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 82096 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 82097 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 82100 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82101 soc.cpu.mem_16bit_buffer[0]
.sym 82102 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 82106 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82108 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82113 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 82115 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 82116 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82119 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82121 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 82122 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 82126 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 82127 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 82128 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82131 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82133 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 82134 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82137 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 82138 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 82139 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 82140 soc.cpu.mem_16bit_buffer[0]
.sym 82143 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82144 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82145 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 82149 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 82151 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 82152 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82155 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82156 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82157 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82162 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 82163 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 82164 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82165 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 82166 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 82167 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 82168 soc.cpu.mem_rdata_q[29]
.sym 82169 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 82176 soc.cpu.mem_rdata_q[17]
.sym 82183 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82184 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 82188 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82191 soc.cpu.mem_rdata_q[29]
.sym 82192 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82193 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82194 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 82195 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82196 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 82204 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82205 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 82206 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82209 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82210 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 82211 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82212 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82213 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82214 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82215 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 82216 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 82217 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82218 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 82219 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82220 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82221 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 82226 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 82227 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82228 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 82229 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 82230 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 82231 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82232 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82233 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82234 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82237 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 82238 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 82239 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82242 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82243 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82244 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82245 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 82248 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 82249 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 82250 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82251 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 82255 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 82256 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82260 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82261 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 82266 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82268 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 82269 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 82272 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82273 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82274 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 82275 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82279 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82280 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82281 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82283 clk$SB_IO_IN_$glb_clk
.sym 82285 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82286 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 82287 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 82288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82289 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 82290 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82291 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82292 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 82298 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82302 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82309 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82310 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 82311 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82312 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 82317 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82320 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82327 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82328 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 82329 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82331 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82332 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82333 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82335 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82337 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82338 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 82339 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82341 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 82342 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 82343 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 82344 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 82345 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82346 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 82347 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 82348 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82349 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82350 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82352 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 82353 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82354 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 82355 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82356 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82360 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82362 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 82365 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82366 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82367 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 82368 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82371 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82372 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82373 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82374 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82378 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82379 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82383 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 82384 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82385 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82386 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 82389 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82390 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 82391 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 82392 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 82395 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 82396 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 82397 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 82398 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82401 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 82402 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 82403 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82404 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82406 clk$SB_IO_IN_$glb_clk
.sym 82408 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 82409 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82410 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82411 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 82412 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 82413 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[3]
.sym 82414 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82415 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 82421 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82424 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82428 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 82429 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 82435 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82436 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82438 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 82449 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82451 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 82453 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 82454 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82455 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 82457 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82458 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 82459 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82460 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82461 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 82462 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 82463 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82465 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 82466 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 82468 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 82470 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 82471 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82472 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 82474 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82475 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82479 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82480 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82482 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82483 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 82484 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 82485 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82490 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 82491 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82495 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 82497 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 82500 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 82501 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 82502 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82503 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 82506 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 82507 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 82508 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 82509 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82512 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82513 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 82518 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82519 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82520 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82524 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 82525 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82526 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82527 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 82529 clk$SB_IO_IN_$glb_clk
.sym 82532 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 82538 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82545 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82548 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82554 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82560 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82561 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82565 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 82572 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 82573 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 82576 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82577 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82578 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 82579 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82580 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82581 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 82582 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 82583 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82584 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82585 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 82587 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 82590 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82593 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 82596 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 82598 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 82599 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82600 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 82601 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 82603 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82611 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82612 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 82613 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 82614 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 82617 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82618 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 82619 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82620 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 82623 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 82624 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 82625 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82626 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 82629 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82630 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82631 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 82635 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 82637 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82638 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82647 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 82648 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 82649 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 82650 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 82673 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 82732 DBG[1]$SB_IO_OUT
.sym 82739 DBG[1]$SB_IO_OUT
.sym 82786 flash_io0_di
.sym 82787 soc.memory.rdata_1[12]
.sym 82788 iomem_addr[4]
.sym 82789 flash_io1_oe
.sym 82796 soc.spimemio.xfer.count[1]
.sym 82797 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 82798 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82800 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 82803 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 82805 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82806 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 82809 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 82810 soc.spimemio.xfer.count[0]
.sym 82811 $PACKER_VCC_NET
.sym 82812 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82813 soc.spimemio.xfer_clk
.sym 82814 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 82817 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 82819 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82820 soc.spimemio.xfer.count[1]
.sym 82821 soc.spimemio.xfer.count[2]
.sym 82822 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82823 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82824 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 82825 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82826 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 82827 soc.spimemio.xfer.count[3]
.sym 82830 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82831 soc.spimemio.xfer.count[1]
.sym 82832 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 82835 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 82837 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 82838 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82841 soc.spimemio.xfer.count[3]
.sym 82842 soc.spimemio.xfer.count[1]
.sym 82844 soc.spimemio.xfer.count[0]
.sym 82847 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 82849 soc.spimemio.xfer.count[0]
.sym 82850 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 82853 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82854 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 82855 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82856 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 82859 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82860 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82861 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 82862 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82865 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82866 soc.spimemio.xfer_clk
.sym 82867 $PACKER_VCC_NET
.sym 82868 soc.spimemio.xfer.count[1]
.sym 82871 soc.spimemio.xfer_clk
.sym 82872 soc.spimemio.xfer.count[2]
.sym 82873 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82874 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 82875 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 82894 iomem_wdata[11]
.sym 82895 soc.memory.rdata_1[14]
.sym 82897 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 82901 soc.memory.rdata_1[8]
.sym 82902 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 82919 DBG[2]$SB_IO_OUT
.sym 82933 soc.spimemio.xfer_clk
.sym 82934 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82939 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82946 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82959 soc.spimemio.xfer.count[1]
.sym 82960 soc.spimemio.xfer.count[2]
.sym 82961 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 82962 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82963 soc.spimemio.xfer_clk
.sym 82966 soc.spimemio.xfer.count[3]
.sym 82967 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82969 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82971 soc.spimemio.xfer_clk
.sym 82974 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 82975 $PACKER_VCC_NET
.sym 82976 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 82977 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 82979 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 82981 soc.spimemio.xfer.count[0]
.sym 82982 $PACKER_VCC_NET
.sym 82988 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 82989 soc.spimemio.xfer.count[0]
.sym 82990 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82991 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82993 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82994 soc.spimemio.xfer.count[0]
.sym 82997 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 82998 soc.spimemio.xfer_clk
.sym 82999 soc.spimemio.xfer.count[1]
.sym 83000 $PACKER_VCC_NET
.sym 83001 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 83003 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 83004 soc.spimemio.xfer_clk
.sym 83005 soc.spimemio.xfer.count[2]
.sym 83006 $PACKER_VCC_NET
.sym 83007 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83010 soc.spimemio.xfer_clk
.sym 83011 $PACKER_VCC_NET
.sym 83012 soc.spimemio.xfer.count[3]
.sym 83013 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 83016 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 83017 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 83018 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83022 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 83023 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 83025 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 83028 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 83029 soc.spimemio.xfer.count[0]
.sym 83030 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83031 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83034 $PACKER_VCC_NET
.sym 83035 soc.spimemio.xfer.count[0]
.sym 83036 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83037 soc.spimemio.xfer_clk
.sym 83038 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 83039 clk$SB_IO_IN_$glb_clk
.sym 83040 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83053 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83057 iomem_wdata[12]
.sym 83063 iomem_wdata[13]
.sym 83076 iomem_wdata[1]
.sym 83084 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83086 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83087 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83088 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 83089 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83090 soc.spimemio.xfer_resetn
.sym 83092 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83094 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 83095 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83096 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 83098 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83101 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83103 soc.spimemio.xfer_csb
.sym 83104 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83107 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83110 soc.spimemio.xfer_clk
.sym 83111 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 83113 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83116 soc.spimemio.xfer_resetn
.sym 83117 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 83118 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83122 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83124 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83127 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83128 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83129 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83130 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83133 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 83134 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83135 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 83136 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 83140 soc.spimemio.xfer_csb
.sym 83142 soc.spimemio.xfer_clk
.sym 83145 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83146 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83147 soc.spimemio.xfer_resetn
.sym 83151 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83152 soc.spimemio.xfer_clk
.sym 83153 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83154 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83157 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 83159 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83161 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83163 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83176 iomem_wdata[10]
.sym 83186 soc.spimemio.xfer_resetn
.sym 83187 iomem_wdata[8]
.sym 83189 iomem_addr[14]
.sym 83197 iomem_addr[12]
.sym 83205 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83206 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83207 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83208 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83209 soc.spimemio.xfer_clk
.sym 83210 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[1]
.sym 83212 soc.spimemio.din_data[1]
.sym 83213 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83214 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83217 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83218 soc.spimemio.xfer.obuffer[1]
.sym 83221 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83222 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[0]
.sym 83226 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83227 soc.spimemio.xfer_resetn
.sym 83229 soc.spimemio.din_data[2]
.sym 83234 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83235 soc.spimemio.xfer.obuffer[0]
.sym 83238 soc.spimemio.xfer.obuffer[1]
.sym 83239 soc.spimemio.xfer.obuffer[0]
.sym 83240 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83241 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83244 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83245 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83246 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83247 soc.spimemio.xfer_clk
.sym 83250 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83251 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83256 soc.spimemio.din_data[2]
.sym 83257 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83258 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83262 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83263 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83264 soc.spimemio.xfer_resetn
.sym 83268 soc.spimemio.din_data[1]
.sym 83269 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83270 soc.spimemio.xfer.obuffer[0]
.sym 83271 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83274 soc.spimemio.xfer_resetn
.sym 83280 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[1]
.sym 83281 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83282 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[0]
.sym 83284 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83294 soc.spimemio.xfer.fetch
.sym 83301 iomem_wdata[13]
.sym 83302 iomem_addr[4]
.sym 83303 flash_io0_di
.sym 83305 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83312 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83313 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 83317 iomem_addr[11]
.sym 83330 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83331 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83332 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83333 soc.spimemio.din_data[2]
.sym 83336 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83337 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83339 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83340 soc.spimemio.din_data[1]
.sym 83341 soc.spimemio.xfer.dummy_count[0]
.sym 83342 soc.spimemio.xfer.dummy_count[3]
.sym 83343 $PACKER_VCC_NET
.sym 83345 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83346 soc.spimemio.din_data[0]
.sym 83349 soc.spimemio.din_data[3]
.sym 83351 soc.spimemio.xfer.dummy_count[2]
.sym 83353 soc.spimemio.din_rd
.sym 83355 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83356 soc.spimemio.xfer.dummy_count[1]
.sym 83360 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83362 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83363 soc.spimemio.xfer.dummy_count[0]
.sym 83366 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83368 $PACKER_VCC_NET
.sym 83369 soc.spimemio.xfer.dummy_count[1]
.sym 83370 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83372 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83374 soc.spimemio.xfer.dummy_count[2]
.sym 83375 $PACKER_VCC_NET
.sym 83376 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83379 soc.spimemio.xfer.dummy_count[3]
.sym 83380 $PACKER_VCC_NET
.sym 83382 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83385 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83386 soc.spimemio.din_data[1]
.sym 83387 soc.spimemio.din_rd
.sym 83388 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83391 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83392 soc.spimemio.din_data[0]
.sym 83393 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83394 soc.spimemio.din_rd
.sym 83397 soc.spimemio.din_rd
.sym 83398 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83399 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83400 soc.spimemio.din_data[3]
.sym 83403 soc.spimemio.din_data[2]
.sym 83404 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83405 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83406 soc.spimemio.din_rd
.sym 83407 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83408 clk$SB_IO_IN_$glb_clk
.sym 83409 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83416 soc.spimemio.xfer.last_fetch
.sym 83423 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83425 iomem_addr[8]
.sym 83428 soc.spimemio.din_data[1]
.sym 83432 iomem_addr[8]
.sym 83433 iomem_wdata[9]
.sym 83444 soc.spimemio.dout_data[1]
.sym 83445 soc.spimemio.dout_data[4]
.sym 83456 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 83458 soc.spimemio.xfer.fetch
.sym 83460 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 83466 soc.spimemio.xfer.fetch
.sym 83468 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83472 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83476 soc.spimemio.xfer_resetn
.sym 83481 soc.spimemio.xfer.last_fetch
.sym 83490 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83496 soc.spimemio.xfer.fetch
.sym 83497 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 83498 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 83499 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83508 soc.spimemio.xfer_resetn
.sym 83511 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83514 soc.spimemio.xfer.fetch
.sym 83515 soc.spimemio.xfer_resetn
.sym 83516 soc.spimemio.xfer.last_fetch
.sym 83517 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83551 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83553 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 83555 iomem_wdata[15]
.sym 83560 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83568 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 83575 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 83576 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 83578 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 83580 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 83581 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 83582 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 83583 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 83585 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 83586 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 83587 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 83588 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83600 soc.spimemio.state[10]
.sym 83601 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 83604 soc.spimemio.state[7]
.sym 83605 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 83608 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83609 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 83613 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 83614 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 83616 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 83619 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 83620 soc.spimemio.state[10]
.sym 83621 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 83622 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 83626 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 83627 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 83628 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 83631 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 83632 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 83633 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 83634 soc.spimemio.state[10]
.sym 83637 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83638 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 83643 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 83644 soc.spimemio.state[7]
.sym 83645 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 83646 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 83649 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 83650 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 83651 soc.spimemio.state[7]
.sym 83652 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83672 iomem_addr[5]
.sym 83673 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 83681 iomem_addr[14]
.sym 83682 soc.spimemio.rd_inc
.sym 83685 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 83691 soc.spimemio.rd_inc
.sym 83698 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83700 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 83704 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83706 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83711 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 83712 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83715 soc.spimemio_cfgreg_do[22]
.sym 83719 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83720 soc.spimemio_cfgreg_do[21]
.sym 83726 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 83728 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 83736 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83737 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 83738 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83739 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83750 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83751 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83760 soc.spimemio_cfgreg_do[21]
.sym 83761 soc.spimemio_cfgreg_do[22]
.sym 83762 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 83763 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83766 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83769 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83772 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 83773 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83775 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 83777 clk$SB_IO_IN_$glb_clk
.sym 83791 iomem_addr[3]
.sym 83797 iomem_addr[6]
.sym 83808 soc.spimemio.rd_addr[8]
.sym 83810 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 83812 soc.spimemio.rd_addr[4]
.sym 83813 iomem_addr[11]
.sym 83814 soc.spimemio.rd_addr[3]
.sym 83821 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83822 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83824 iomem_addr[7]
.sym 83827 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83829 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83830 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 83835 soc.spimemio_cfgreg_do[22]
.sym 83837 iomem_addr[6]
.sym 83838 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 83839 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 83841 iomem_addr[14]
.sym 83845 iomem_addr[5]
.sym 83847 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 83851 soc.spimemio_cfgreg_do[21]
.sym 83859 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83860 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83861 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83862 iomem_addr[7]
.sym 83865 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83866 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83867 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 83868 iomem_addr[6]
.sym 83871 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 83872 soc.spimemio_cfgreg_do[21]
.sym 83873 iomem_addr[14]
.sym 83874 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 83883 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 83884 soc.spimemio_cfgreg_do[22]
.sym 83886 soc.spimemio_cfgreg_do[21]
.sym 83889 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83890 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83891 iomem_addr[5]
.sym 83892 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83895 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 83896 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83897 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83898 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83920 iomem_addr[7]
.sym 83923 iomem_addr[9]
.sym 83926 soc.spimemio.dout_data[4]
.sym 83927 flash_clk_SB_LUT4_I1_I2[3]
.sym 83929 soc.spimemio.dout_data[1]
.sym 83937 soc.spimemio_cfgreg_do[21]
.sym 83951 soc.spimemio.rd_addr[2]
.sym 83952 soc.spimemio.rd_addr[2]
.sym 83955 soc.spimemio.rd_addr[6]
.sym 83961 soc.spimemio.rd_addr[7]
.sym 83964 soc.spimemio.rd_addr[5]
.sym 83968 soc.spimemio.rd_addr[8]
.sym 83972 soc.spimemio.rd_addr[4]
.sym 83973 soc.spimemio.rd_addr[9]
.sym 83974 soc.spimemio.rd_addr[3]
.sym 83975 $nextpnr_ICESTORM_LC_48$O
.sym 83977 soc.spimemio.rd_addr[2]
.sym 83981 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 83983 soc.spimemio.rd_addr[3]
.sym 83985 soc.spimemio.rd_addr[2]
.sym 83987 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 83990 soc.spimemio.rd_addr[4]
.sym 83991 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 83993 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 83996 soc.spimemio.rd_addr[5]
.sym 83997 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 83999 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 84001 soc.spimemio.rd_addr[6]
.sym 84003 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 84005 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 84007 soc.spimemio.rd_addr[7]
.sym 84009 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 84011 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 84014 soc.spimemio.rd_addr[8]
.sym 84015 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 84017 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 84020 soc.spimemio.rd_addr[9]
.sym 84021 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 84038 iomem_addr[13]
.sym 84039 iomem_addr[10]
.sym 84043 soc.spimemio.rd_addr[6]
.sym 84045 iomem_addr[14]
.sym 84049 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84052 soc.spimemio.rd_addr[20]
.sym 84056 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84058 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84061 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 84071 soc.spimemio.rd_addr[16]
.sym 84078 soc.spimemio.rd_addr[10]
.sym 84079 soc.spimemio.rd_addr[12]
.sym 84083 soc.spimemio.rd_addr[11]
.sym 84086 soc.spimemio.rd_addr[15]
.sym 84087 soc.spimemio.rd_addr[13]
.sym 84092 soc.spimemio.rd_addr[14]
.sym 84096 soc.spimemio.rd_addr[17]
.sym 84098 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 84100 soc.spimemio.rd_addr[10]
.sym 84102 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 84104 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 84107 soc.spimemio.rd_addr[11]
.sym 84108 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 84110 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 84113 soc.spimemio.rd_addr[12]
.sym 84114 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 84116 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 84119 soc.spimemio.rd_addr[13]
.sym 84120 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 84122 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 84124 soc.spimemio.rd_addr[14]
.sym 84126 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 84128 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 84130 soc.spimemio.rd_addr[15]
.sym 84132 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 84134 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 84136 soc.spimemio.rd_addr[16]
.sym 84138 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 84140 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 84143 soc.spimemio.rd_addr[17]
.sym 84144 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 84160 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 84166 soc.spimemio.rd_addr[10]
.sym 84173 soc.spimemio.rd_addr[13]
.sym 84174 iomem_addr[15]
.sym 84175 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 84178 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84179 soc.spimemio.rd_inc
.sym 84180 iomem_addr[15]
.sym 84182 soc.spimemio.rd_inc
.sym 84184 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 84195 iomem_addr[9]
.sym 84196 soc.spimemio.rd_addr[19]
.sym 84201 soc.spimemio.rd_addr[18]
.sym 84203 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 84206 soc.spimemio.rd_addr[21]
.sym 84208 soc.spimemio.rd_inc
.sym 84212 soc.spimemio.rd_addr[20]
.sym 84214 soc.spimemio.rd_addr[23]
.sym 84216 soc.spimemio.rd_addr[22]
.sym 84221 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 84223 soc.spimemio.rd_addr[18]
.sym 84225 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 84227 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 84230 soc.spimemio.rd_addr[19]
.sym 84231 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 84233 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 84235 soc.spimemio.rd_addr[20]
.sym 84237 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 84239 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 84242 soc.spimemio.rd_addr[21]
.sym 84243 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 84245 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 84248 soc.spimemio.rd_addr[22]
.sym 84249 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 84251 $nextpnr_ICESTORM_LC_49$I3
.sym 84253 soc.spimemio.rd_addr[23]
.sym 84255 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 84261 $nextpnr_ICESTORM_LC_49$I3
.sym 84264 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 84266 soc.spimemio.rd_inc
.sym 84267 iomem_addr[9]
.sym 84268 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 84269 clk$SB_IO_IN_$glb_clk
.sym 84285 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 84298 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84312 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84313 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84314 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84315 iomem_addr[14]
.sym 84317 iomem_addr[13]
.sym 84321 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84323 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 84327 soc.spimemio.rd_addr[9]
.sym 84331 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 84332 iomem_addr[18]
.sym 84333 iomem_addr[9]
.sym 84334 iomem_addr[15]
.sym 84335 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 84339 soc.spimemio.rd_inc
.sym 84340 iomem_addr[15]
.sym 84342 soc.spimemio.rd_inc
.sym 84343 iomem_addr[19]
.sym 84345 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84347 iomem_addr[15]
.sym 84348 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 84351 iomem_addr[14]
.sym 84352 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84354 soc.spimemio.rd_inc
.sym 84357 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84359 soc.spimemio.rd_inc
.sym 84360 iomem_addr[15]
.sym 84363 iomem_addr[13]
.sym 84364 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 84365 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 84369 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84371 iomem_addr[18]
.sym 84372 soc.spimemio.rd_inc
.sym 84375 iomem_addr[9]
.sym 84376 soc.spimemio.rd_addr[9]
.sym 84382 iomem_addr[13]
.sym 84383 soc.spimemio.rd_inc
.sym 84384 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 84387 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84388 iomem_addr[19]
.sym 84390 soc.spimemio.rd_inc
.sym 84391 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84414 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 84422 soc.spimemio.dout_data[1]
.sym 84423 soc.spimemio.dout_data[4]
.sym 84425 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84427 flash_clk_SB_LUT4_I1_I2[3]
.sym 84439 soc.simpleuart.send_bitcnt[3]
.sym 84441 soc.simpleuart.send_bitcnt[0]
.sym 84442 soc.simpleuart.send_bitcnt[1]
.sym 84447 soc.simpleuart.send_bitcnt[3]
.sym 84449 soc.simpleuart.send_bitcnt[0]
.sym 84450 soc.spimemio.rd_addr[19]
.sym 84453 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 84455 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84457 $PACKER_VCC_NET
.sym 84458 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84461 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84462 iomem_addr[19]
.sym 84465 $PACKER_VCC_NET
.sym 84466 soc.simpleuart.send_bitcnt[2]
.sym 84467 $nextpnr_ICESTORM_LC_45$O
.sym 84469 soc.simpleuart.send_bitcnt[0]
.sym 84473 $nextpnr_ICESTORM_LC_46$I3
.sym 84475 $PACKER_VCC_NET
.sym 84476 soc.simpleuart.send_bitcnt[1]
.sym 84479 $nextpnr_ICESTORM_LC_46$COUT
.sym 84482 $PACKER_VCC_NET
.sym 84483 $nextpnr_ICESTORM_LC_46$I3
.sym 84485 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84487 soc.simpleuart.send_bitcnt[2]
.sym 84488 $PACKER_VCC_NET
.sym 84492 soc.simpleuart.send_bitcnt[3]
.sym 84493 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84494 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84495 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84498 soc.simpleuart.send_bitcnt[1]
.sym 84499 soc.simpleuart.send_bitcnt[0]
.sym 84500 soc.simpleuart.send_bitcnt[3]
.sym 84501 soc.simpleuart.send_bitcnt[2]
.sym 84504 iomem_addr[19]
.sym 84506 soc.spimemio.rd_addr[19]
.sym 84510 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84511 soc.simpleuart.send_bitcnt[2]
.sym 84512 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84513 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84514 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 84515 clk$SB_IO_IN_$glb_clk
.sym 84516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84548 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 84564 soc.simpleuart.send_bitcnt[0]
.sym 84565 soc.simpleuart.send_bitcnt[1]
.sym 84569 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 84572 soc.simpleuart.send_bitcnt[0]
.sym 84581 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84585 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84627 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84628 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84630 soc.simpleuart.send_bitcnt[0]
.sym 84633 soc.simpleuart.send_bitcnt[1]
.sym 84634 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 84635 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 84636 soc.simpleuart.send_bitcnt[0]
.sym 84637 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84655 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 84666 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84670 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84694 soc.spimemio.dout_data[1]
.sym 84699 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84735 soc.spimemio.dout_data[1]
.sym 84760 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84764 soc.spimemio.buffer[21]
.sym 84768 soc.spimemio.buffer[20]
.sym 84770 soc.spimemio.buffer[18]
.sym 84787 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 84792 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 84794 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 84805 soc.spimemio.buffer[22]
.sym 84807 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 84809 soc.spimem_rdata[18]
.sym 84812 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 84814 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 84815 soc.spimemio.buffer[9]
.sym 84816 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 84827 soc.spimemio.buffer[18]
.sym 84829 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84830 soc.spimem_rdata[9]
.sym 84833 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84837 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84839 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84840 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 84843 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 84844 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84846 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84849 soc.spimemio.buffer[9]
.sym 84855 soc.spimemio.buffer[22]
.sym 84861 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84862 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 84863 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84864 soc.spimem_rdata[18]
.sym 84869 soc.spimemio.buffer[18]
.sym 84873 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84875 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84876 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 84879 soc.spimem_rdata[9]
.sym 84880 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84881 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 84882 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84883 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 84884 clk$SB_IO_IN_$glb_clk
.sym 84886 soc.spimem_rdata[20]
.sym 84887 soc.spimem_rdata[17]
.sym 84891 iomem_ready_SB_LUT4_I3_O[0]
.sym 84914 soc.spimemio.dout_data[1]
.sym 84915 flash_clk_SB_LUT4_I1_I2[3]
.sym 84916 soc.spimemio.dout_data[4]
.sym 84927 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 84928 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 84929 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 84931 soc.spimemio.dout_data[6]
.sym 84932 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84933 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 84934 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84935 soc.spimemio.dout_data[7]
.sym 84936 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 84938 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84939 flash_clk_SB_LUT4_I1_I2[3]
.sym 84942 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 84943 soc.spimem_rdata[20]
.sym 84952 soc.spimem_rdata[17]
.sym 84953 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 84954 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 84956 iomem_ready_SB_LUT4_I3_O[0]
.sym 84960 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 84961 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 84962 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 84963 flash_clk_SB_LUT4_I1_I2[3]
.sym 84969 soc.spimemio.dout_data[6]
.sym 84973 soc.spimemio.dout_data[7]
.sym 84978 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84979 soc.spimem_rdata[17]
.sym 84980 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84981 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 84985 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84986 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 84987 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84990 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 84991 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 84992 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84993 soc.spimem_rdata[20]
.sym 84996 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 84997 flash_clk_SB_LUT4_I1_I2[3]
.sym 84998 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 84999 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 85002 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85003 iomem_ready_SB_LUT4_I3_O[0]
.sym 85004 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85005 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 85006 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 85007 clk$SB_IO_IN_$glb_clk
.sym 85010 soc.spimemio.buffer[17]
.sym 85015 soc.spimemio.buffer[16]
.sym 85021 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 85025 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 85040 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 85043 soc.mem_rdata[17]
.sym 85050 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 85056 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 85057 soc.spimem_rdata[16]
.sym 85062 soc.spimem_rdata[10]
.sym 85063 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 85065 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 85068 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85071 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85075 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85081 soc.spimemio.dout_data[0]
.sym 85083 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 85084 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85085 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85089 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85090 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85091 soc.spimem_rdata[10]
.sym 85092 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 85095 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 85096 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85097 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85098 soc.spimem_rdata[16]
.sym 85102 soc.spimemio.dout_data[0]
.sym 85107 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85108 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85109 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 85114 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 85115 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 85116 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 85129 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85133 soc.spimemio.buffer[0]
.sym 85135 soc.spimemio.buffer[5]
.sym 85138 soc.spimemio.buffer[1]
.sym 85160 soc.mem_rdata[20]
.sym 85167 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85174 soc.spimemio.buffer[10]
.sym 85179 soc.spimemio.buffer[16]
.sym 85190 soc.spimemio.buffer[0]
.sym 85203 soc.spimemio.buffer[1]
.sym 85226 soc.spimemio.buffer[1]
.sym 85231 soc.spimemio.buffer[10]
.sym 85236 soc.spimemio.buffer[0]
.sym 85249 soc.spimemio.buffer[16]
.sym 85252 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 85253 clk$SB_IO_IN_$glb_clk
.sym 85302 soc.spimemio.dout_data[2]
.sym 85323 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85336 soc.spimemio.dout_data[2]
.sym 85375 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85376 clk$SB_IO_IN_$glb_clk
.sym 85409 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85432 soc.mem_rdata[20]
.sym 85437 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85497 soc.mem_rdata[20]
.sym 85498 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85499 clk$SB_IO_IN_$glb_clk
.sym 85525 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85534 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 85535 soc.mem_rdata[17]
.sym 85550 soc.mem_rdata[19]
.sym 85569 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85600 soc.mem_rdata[19]
.sym 85621 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85622 clk$SB_IO_IN_$glb_clk
.sym 85650 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 85665 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85667 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85668 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 85669 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 85670 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 85671 soc.cpu.mem_rdata_q[29]
.sym 85673 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85674 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 85675 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85676 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 85678 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85680 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 85681 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 85682 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 85685 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 85688 soc.cpu.mem_rdata_q[18]
.sym 85689 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 85690 soc.cpu.mem_rdata_q[16]
.sym 85691 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85692 soc.cpu.mem_rdata_q[17]
.sym 85693 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85694 soc.cpu.mem_rdata_latched[1]
.sym 85695 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85696 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 85698 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85700 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 85701 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 85704 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85705 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 85706 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85707 soc.cpu.mem_rdata_q[29]
.sym 85710 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 85711 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 85712 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85713 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85716 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 85717 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85718 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 85719 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 85722 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85723 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85724 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 85725 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85731 soc.cpu.mem_rdata_latched[1]
.sym 85734 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 85735 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85736 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 85737 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 85740 soc.cpu.mem_rdata_q[18]
.sym 85741 soc.cpu.mem_rdata_q[17]
.sym 85742 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 85743 soc.cpu.mem_rdata_q[16]
.sym 85744 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85745 clk$SB_IO_IN_$glb_clk
.sym 85761 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85765 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85766 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 85767 soc.cpu.mem_rdata_q[29]
.sym 85771 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85793 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85796 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85797 soc.mem_rdata[21]
.sym 85798 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85807 soc.mem_rdata[17]
.sym 85809 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85813 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 85815 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85817 soc.cpu.mem_rdata_q[17]
.sym 85822 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85823 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 85824 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85829 soc.mem_rdata[17]
.sym 85833 soc.cpu.mem_rdata_q[17]
.sym 85834 soc.mem_rdata[17]
.sym 85836 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85847 soc.mem_rdata[21]
.sym 85851 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85852 soc.cpu.mem_rdata_q[17]
.sym 85853 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85867 soc.cpu.mem_la_read_SB_LUT4_I2_O
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 85895 soc.cpu.mem_rdata_q[29]
.sym 85897 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 85898 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85919 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85921 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85922 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85923 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 85925 soc.cpu.mem_rdata_q[29]
.sym 85926 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85929 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85931 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85939 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85962 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85964 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85965 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85971 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 85975 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85976 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85977 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85980 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85982 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85983 soc.cpu.mem_rdata_q[29]
.sym 85990 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 86021 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86022 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86023 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 86025 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 86026 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86027 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 86036 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86037 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86038 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86039 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86040 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86041 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 86042 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86043 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 86044 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86045 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 86046 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86047 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86048 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86050 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86055 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86057 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 86058 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86061 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 86062 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 86064 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86067 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86068 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86069 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86070 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86073 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86074 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 86076 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86079 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86080 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86081 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 86082 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86085 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86087 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 86091 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86092 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86093 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 86094 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86097 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 86098 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 86099 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86100 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 86103 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86104 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 86105 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86106 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 86109 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86110 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86111 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 86112 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86114 clk$SB_IO_IN_$glb_clk
.sym 86129 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 86130 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86141 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 86145 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 86149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86158 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 86160 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86161 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86162 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 86163 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 86164 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 86166 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 86167 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 86168 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 86169 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 86170 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86171 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86172 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86175 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86178 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86180 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86182 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 86185 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 86186 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86188 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 86190 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 86192 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86196 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86197 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 86199 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86202 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 86203 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 86204 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 86205 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 86208 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 86211 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 86215 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86216 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86220 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 86221 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 86222 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 86227 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86229 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86232 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 86233 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86234 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 86235 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86237 clk$SB_IO_IN_$glb_clk
.sym 86280 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86283 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86284 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 86285 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[3]
.sym 86286 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 86287 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 86288 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86289 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 86291 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86292 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 86293 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86294 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86295 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 86296 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86303 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86304 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 86306 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86307 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86309 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86310 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 86311 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 86313 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 86314 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86316 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 86319 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86321 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 86325 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 86326 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 86327 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86328 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 86331 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86332 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 86333 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[3]
.sym 86334 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 86337 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 86339 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86344 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86345 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 86346 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86349 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 86350 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86351 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 86352 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[3]
.sym 86356 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86357 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86358 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86360 clk$SB_IO_IN_$glb_clk
.sym 86374 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86377 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 86380 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 86397 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 86406 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 86410 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86414 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 86415 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86418 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 86442 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 86444 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86445 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 86479 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 86480 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 86563 DBG[2]$SB_IO_OUT
.sym 86581 DBG[2]$SB_IO_OUT
.sym 86587 flash_csb_SB_LUT4_I1_O[0]
.sym 86589 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 86590 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 86591 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 86592 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 86617 soc.memory.rdata_0[4]
.sym 86618 iomem_wdata[13]
.sym 86619 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 86620 soc.memory.rdata_1[11]
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86726 iomem_wdata[0]
.sym 86727 iomem_wdata[1]
.sym 86730 soc.memory.rdata_0[3]
.sym 86732 iomem_wdata[0]
.sym 86733 iomem_wdata[12]
.sym 86736 iomem_wdata[8]
.sym 86740 flash_io1_do
.sym 86741 flash_io1_di
.sym 86742 flash_csb$SB_IO_OUT
.sym 86744 flash_io0_oe
.sym 86745 flash_io0_di
.sym 86746 soc.memory.rdata_0[14]
.sym 86750 flash_csb_SB_LUT4_I1_O[0]
.sym 86751 soc.memory.rdata_0[8]
.sym 86753 soc.memory.rdata_0[9]
.sym 86756 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 86762 soc.memory.rdata_1[5]
.sym 86768 $PACKER_VCC_NET
.sym 86769 soc.memory.rdata_1[9]
.sym 86774 iomem_addr[16]
.sym 86775 flash_clk_SB_LUT4_I1_I2[3]
.sym 86776 flash_io1_di
.sym 86784 flash_io0_do
.sym 86883 soc.spimemio.dout_data[0]
.sym 86884 iomem_addr[14]
.sym 86885 iomem_addr[12]
.sym 86886 iomem_wdata[15]
.sym 86887 iomem_addr[6]
.sym 86897 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 87016 iomem_addr[11]
.sym 87019 iomem_addr[15]
.sym 87023 flash_csb_SB_LUT4_I1_O[0]
.sym 87145 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 87151 iomem_addr[15]
.sym 87163 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87185 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 87234 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87240 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87266 soc.spimemio.dout_data[5]
.sym 87275 iomem_addr[16]
.sym 87286 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 87289 soc.spimemio.xfer.fetch
.sym 87354 soc.spimemio.xfer.fetch
.sym 87362 clk$SB_IO_IN_$glb_clk
.sym 87363 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 87522 iomem_addr[15]
.sym 87635 iomem_addr[15]
.sym 87637 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 87640 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 87758 soc.spimemio.dout_data[5]
.sym 87766 iomem_addr[16]
.sym 88128 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88258 soc.spimemio.dout_data[5]
.sym 88359 soc.spimemio.dout_data[0]
.sym 88620 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88637 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88651 soc.spimemio.dout_data[2]
.sym 88661 soc.spimemio.dout_data[4]
.sym 88665 soc.spimemio.dout_data[5]
.sym 88674 soc.spimemio.dout_data[5]
.sym 88698 soc.spimemio.dout_data[4]
.sym 88713 soc.spimemio.dout_data[2]
.sym 88714 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88715 clk$SB_IO_IN_$glb_clk
.sym 88746 soc.spimemio.dout_data[5]
.sym 88759 soc.spimemio.buffer[21]
.sym 88763 soc.spimemio.buffer[20]
.sym 88767 soc.spimemio.buffer[17]
.sym 88792 soc.spimemio.buffer[20]
.sym 88800 soc.spimemio.buffer[17]
.sym 88823 soc.spimemio.buffer[21]
.sym 88837 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 88838 clk$SB_IO_IN_$glb_clk
.sym 88881 soc.spimemio.dout_data[1]
.sym 88892 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88904 soc.spimemio.dout_data[0]
.sym 88921 soc.spimemio.dout_data[1]
.sym 88953 soc.spimemio.dout_data[0]
.sym 88960 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 88961 clk$SB_IO_IN_$glb_clk
.sym 89009 soc.spimemio.dout_data[1]
.sym 89015 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 89016 soc.spimemio.dout_data[5]
.sym 89024 soc.spimemio.dout_data[0]
.sym 89046 soc.spimemio.dout_data[0]
.sym 89057 soc.spimemio.dout_data[5]
.sym 89076 soc.spimemio.dout_data[1]
.sym 89083 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 89084 clk$SB_IO_IN_$glb_clk
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90403 flash_io1_do
.sym 90405 $PACKER_VCC_NET
.sym 90407 flash_io0_oe
.sym 90409 flash_io0_do
.sym 90411 flash_io1_oe
.sym 90416 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90417 soc.memory.ram00_WREN
.sym 90418 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 90419 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 90420 soc.memory.wen[0]
.sym 90421 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90422 soc.memory.wen[1]
.sym 90423 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90437 flash_io1_di
.sym 90448 iomem_addr[6]
.sym 90449 iomem_addr[3]
.sym 90450 flash_csb$SB_IO_OUT
.sym 90451 soc.memory.rdata_0[13]
.sym 90460 soc.memory.rdata_0[5]
.sym 90462 soc.memory.rdata_1[3]
.sym 90464 soc.memory.rdata_0[3]
.sym 90467 soc.memory.rdata_0[14]
.sym 90471 soc.memory.rdata_0[8]
.sym 90473 soc.memory.rdata_0[9]
.sym 90477 flash_clk_SB_LUT4_I1_I2[3]
.sym 90480 soc.memory.rdata_1[9]
.sym 90483 soc.memory.rdata_1[14]
.sym 90484 iomem_addr[16]
.sym 90487 soc.memory.rdata_1[8]
.sym 90489 soc.memory.rdata_1[5]
.sym 90503 soc.memory.rdata_1[5]
.sym 90504 flash_clk_SB_LUT4_I1_I2[3]
.sym 90505 soc.memory.rdata_0[5]
.sym 90506 iomem_addr[16]
.sym 90515 soc.memory.rdata_1[9]
.sym 90516 iomem_addr[16]
.sym 90517 soc.memory.rdata_0[9]
.sym 90518 flash_clk_SB_LUT4_I1_I2[3]
.sym 90521 iomem_addr[16]
.sym 90522 soc.memory.rdata_1[14]
.sym 90523 flash_clk_SB_LUT4_I1_I2[3]
.sym 90524 soc.memory.rdata_0[14]
.sym 90527 soc.memory.rdata_1[8]
.sym 90528 flash_clk_SB_LUT4_I1_I2[3]
.sym 90529 soc.memory.rdata_0[8]
.sym 90530 iomem_addr[16]
.sym 90533 iomem_addr[16]
.sym 90534 soc.memory.rdata_1[3]
.sym 90535 flash_clk_SB_LUT4_I1_I2[3]
.sym 90536 soc.memory.rdata_0[3]
.sym 90544 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90545 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90546 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 90547 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90548 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 90551 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90556 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90557 iomem_wdata[5]
.sym 90558 iomem_wdata[7]
.sym 90559 iomem_wdata[5]
.sym 90560 soc.memory.rdata_0[5]
.sym 90562 soc.memory.rdata_0[6]
.sym 90563 iomem_wdata[4]
.sym 90564 iomem_wdata[9]
.sym 90566 soc.memory.rdata_0[0]
.sym 90569 flash_clk$SB_IO_OUT
.sym 90573 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 90574 soc.memory.rdata_0[15]
.sym 90581 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 90583 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 90586 soc.memory.rdata_1[6]
.sym 90588 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90589 soc.memory.rdata_1[3]
.sym 90590 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90593 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90594 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90603 iomem_wstrb[0]
.sym 90604 flash_clk_SB_LUT4_I1_I2[3]
.sym 90605 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90608 soc.memory.rdata_1[15]
.sym 90610 flash_clk_SB_LUT4_I1_I2[3]
.sym 90715 soc.memory.rdata_0[12]
.sym 90716 iomem_addr[15]
.sym 90717 soc.memory.rdata_0[9]
.sym 90718 iomem_wdata[11]
.sym 90721 soc.memory.rdata_0[14]
.sym 90725 soc.memory.rdata_0[8]
.sym 90727 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 90728 iomem_wdata[3]
.sym 90731 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 90840 iomem_addr[12]
.sym 90842 soc.memory.rdata_1[5]
.sym 90848 iomem_addr[15]
.sym 90851 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 90853 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 90854 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 90861 iomem_addr[11]
.sym 90961 $PACKER_VCC_NET
.sym 90963 soc.memory.rdata_1[9]
.sym 90977 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90979 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90980 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90982 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91098 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91100 iomem_wstrb[0]
.sym 91219 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 91227 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 91343 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 91345 iomem_addr[11]
.sym 91346 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 91351 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 91471 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91473 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91474 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91475 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91595 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 91596 iomem_wstrb[0]
.sym 91715 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 91719 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 91834 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 91843 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 91958 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91963 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91966 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91967 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 92080 iomem_wstrb[0]
.sym 92088 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 92203 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 92336 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 92450 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 92459 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 92460 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94240 flash_clk$SB_IO_OUT
.sym 94245 flash_csb$SB_IO_OUT
.sym 94271 soc.memory.rdata_1[4]
.sym 94272 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 94273 iomem_addr[5]
.sym 94274 soc.memory.ram00_WREN
.sym 94282 soc.memory.rdata_0[6]
.sym 94283 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 94285 soc.memory.wen[0]
.sym 94286 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94287 soc.memory.rdata_0[15]
.sym 94289 soc.memory.rdata_1[0]
.sym 94291 soc.memory.rdata_1[7]
.sym 94292 soc.memory.rdata_0[7]
.sym 94294 soc.memory.rdata_0[0]
.sym 94296 soc.memory.rdata_1[13]
.sym 94298 flash_clk_SB_LUT4_I1_I2[3]
.sym 94302 soc.memory.rdata_1[15]
.sym 94304 soc.memory.rdata_0[13]
.sym 94305 iomem_wstrb[0]
.sym 94306 soc.memory.rdata_1[6]
.sym 94311 soc.memory.wen[1]
.sym 94312 iomem_addr[16]
.sym 94314 iomem_addr[16]
.sym 94315 soc.memory.rdata_1[7]
.sym 94316 soc.memory.rdata_0[7]
.sym 94317 flash_clk_SB_LUT4_I1_I2[3]
.sym 94321 soc.memory.wen[0]
.sym 94322 soc.memory.wen[1]
.sym 94326 soc.memory.rdata_0[0]
.sym 94327 flash_clk_SB_LUT4_I1_I2[3]
.sym 94328 iomem_addr[16]
.sym 94329 soc.memory.rdata_1[0]
.sym 94332 soc.memory.rdata_0[6]
.sym 94333 soc.memory.rdata_1[6]
.sym 94334 flash_clk_SB_LUT4_I1_I2[3]
.sym 94335 iomem_addr[16]
.sym 94339 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94341 iomem_wstrb[0]
.sym 94344 soc.memory.rdata_1[15]
.sym 94345 soc.memory.rdata_0[15]
.sym 94346 flash_clk_SB_LUT4_I1_I2[3]
.sym 94347 iomem_addr[16]
.sym 94351 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94352 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 94356 soc.memory.rdata_0[13]
.sym 94357 iomem_addr[16]
.sym 94358 flash_clk_SB_LUT4_I1_I2[3]
.sym 94359 soc.memory.rdata_1[13]
.sym 94391 iomem_wdata[3]
.sym 94394 iomem_wdata[14]
.sym 94395 iomem_wdata[2]
.sym 94396 soc.memory.rdata_0[7]
.sym 94402 iomem_wdata[6]
.sym 94412 iomem_wdata[15]
.sym 94413 soc.memory.rdata_0[1]
.sym 94415 soc.memory.rdata_1[7]
.sym 94416 soc.memory.rdata_0[2]
.sym 94419 iomem_addr[16]
.sym 94420 soc.memory.rdata_1[0]
.sym 94421 soc.memory.wen[0]
.sym 94422 soc.memory.rdata_1[1]
.sym 94423 iomem_wdata[8]
.sym 94424 soc.memory.rdata_1[2]
.sym 94425 soc.memory.wen[1]
.sym 94427 iomem_wdata[10]
.sym 94428 soc.memory.rdata_1[13]
.sym 94443 soc.memory.rdata_1[12]
.sym 94445 soc.memory.rdata_0[4]
.sym 94449 soc.memory.rdata_0[10]
.sym 94451 soc.memory.rdata_0[11]
.sym 94453 soc.memory.rdata_0[12]
.sym 94454 soc.memory.rdata_1[11]
.sym 94455 soc.memory.rdata_0[1]
.sym 94457 soc.memory.rdata_0[2]
.sym 94458 iomem_addr[16]
.sym 94463 soc.memory.rdata_1[1]
.sym 94465 soc.memory.rdata_1[2]
.sym 94466 flash_clk_SB_LUT4_I1_I2[3]
.sym 94468 soc.memory.rdata_1[10]
.sym 94469 soc.memory.rdata_1[4]
.sym 94473 iomem_addr[16]
.sym 94474 soc.memory.rdata_0[2]
.sym 94475 soc.memory.rdata_1[2]
.sym 94476 flash_clk_SB_LUT4_I1_I2[3]
.sym 94479 soc.memory.rdata_0[4]
.sym 94480 iomem_addr[16]
.sym 94481 flash_clk_SB_LUT4_I1_I2[3]
.sym 94482 soc.memory.rdata_1[4]
.sym 94485 soc.memory.rdata_0[10]
.sym 94486 flash_clk_SB_LUT4_I1_I2[3]
.sym 94487 iomem_addr[16]
.sym 94488 soc.memory.rdata_1[10]
.sym 94491 flash_clk_SB_LUT4_I1_I2[3]
.sym 94492 soc.memory.rdata_0[12]
.sym 94493 soc.memory.rdata_1[12]
.sym 94494 iomem_addr[16]
.sym 94497 soc.memory.rdata_0[11]
.sym 94498 soc.memory.rdata_1[11]
.sym 94499 iomem_addr[16]
.sym 94500 flash_clk_SB_LUT4_I1_I2[3]
.sym 94515 flash_clk_SB_LUT4_I1_I2[3]
.sym 94516 soc.memory.rdata_0[1]
.sym 94517 soc.memory.rdata_1[1]
.sym 94518 iomem_addr[16]
.sym 94550 iomem_wdata[14]
.sym 94552 iomem_addr[11]
.sym 94553 soc.memory.rdata_0[11]
.sym 94555 soc.memory.rdata_0[15]
.sym 94561 soc.memory.rdata_0[10]
.sym 94562 soc.memory.rdata_1[14]
.sym 94564 iomem_wdata[9]
.sym 94565 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 94566 soc.memory.rdata_1[8]
.sym 94567 iomem_addr[7]
.sym 94568 iomem_addr[9]
.sym 94569 soc.memory.rdata_1[7]
.sym 94570 soc.memory.rdata_1[10]
.sym 94571 iomem_addr[8]
.sym 94572 iomem_addr[8]
.sym 94690 soc.memory.rdata_1[6]
.sym 94692 soc.memory.rdata_1[3]
.sym 94701 iomem_addr[10]
.sym 94703 iomem_addr[14]
.sym 94706 iomem_addr[13]
.sym 94709 iomem_addr[13]
.sym 94710 iomem_wdata[15]
.sym 94831 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 94833 soc.memory.rdata_1[15]
.sym 94843 iomem_addr[5]
.sym 94846 soc.memory.rdata_1[13]
.sym 94848 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 94980 iomem_addr[3]
.sym 94984 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 94990 iomem_addr[6]
.sym 95123 iomem_addr[7]
.sym 95124 iomem_addr[9]
.sym 95129 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 95257 iomem_addr[13]
.sym 95258 iomem_addr[14]
.sym 95268 iomem_addr[10]
.sym 95540 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 95674 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98497 iomem_wdata[11]
.sym 98501 iomem_wdata[6]
.sym 98502 iomem_wdata[3]
.sym 98504 iomem_wdata[2]
.sym 98506 iomem_wdata[15]
.sym 98509 iomem_wdata[6]
.sym 98510 iomem_wdata[3]
.sym 98511 iomem_wdata[14]
.sym 98512 iomem_wdata[2]
.sym 98514 iomem_wdata[5]
.sym 98515 iomem_wdata[7]
.sym 98516 iomem_wdata[12]
.sym 98517 iomem_wdata[0]
.sym 98518 iomem_wdata[4]
.sym 98519 iomem_wdata[9]
.sym 98520 iomem_wdata[1]
.sym 98521 iomem_wdata[0]
.sym 98522 iomem_wdata[13]
.sym 98523 iomem_wdata[7]
.sym 98524 iomem_wdata[5]
.sym 98525 iomem_wdata[8]
.sym 98526 iomem_wdata[4]
.sym 98527 iomem_wdata[10]
.sym 98528 iomem_wdata[1]
.sym 98529 iomem_wdata[0]
.sym 98530 iomem_wdata[8]
.sym 98531 iomem_wdata[0]
.sym 98532 iomem_wdata[1]
.sym 98533 iomem_wdata[9]
.sym 98534 iomem_wdata[1]
.sym 98535 iomem_wdata[2]
.sym 98536 iomem_wdata[10]
.sym 98537 iomem_wdata[2]
.sym 98538 iomem_wdata[3]
.sym 98539 iomem_wdata[11]
.sym 98540 iomem_wdata[3]
.sym 98541 iomem_wdata[4]
.sym 98542 iomem_wdata[12]
.sym 98543 iomem_wdata[4]
.sym 98544 iomem_wdata[5]
.sym 98545 iomem_wdata[13]
.sym 98546 iomem_wdata[5]
.sym 98547 iomem_wdata[6]
.sym 98548 iomem_wdata[14]
.sym 98549 iomem_wdata[6]
.sym 98550 iomem_wdata[7]
.sym 98551 iomem_wdata[15]
.sym 98552 iomem_wdata[7]
.sym 98600 soc.memory.rdata_0[0]
.sym 98601 soc.memory.rdata_0[1]
.sym 98602 soc.memory.rdata_0[2]
.sym 98603 soc.memory.rdata_0[3]
.sym 98604 soc.memory.rdata_0[4]
.sym 98605 soc.memory.rdata_0[5]
.sym 98606 soc.memory.rdata_0[6]
.sym 98607 soc.memory.rdata_0[7]
.sym 98626 iomem_addr[16]
.sym 98634 $PACKER_GND_NET
.sym 98646 iomem_wdata[11]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98702 iomem_addr[13]
.sym 98704 iomem_wdata[10]
.sym 98705 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98706 iomem_wdata[14]
.sym 98708 iomem_addr[11]
.sym 98710 iomem_addr[10]
.sym 98711 iomem_wdata[12]
.sym 98712 iomem_wdata[13]
.sym 98713 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98715 iomem_wdata[8]
.sym 98716 iomem_addr[5]
.sym 98717 iomem_addr[3]
.sym 98718 iomem_addr[15]
.sym 98719 iomem_addr[9]
.sym 98720 iomem_addr[4]
.sym 98721 iomem_addr[12]
.sym 98722 iomem_addr[8]
.sym 98723 iomem_wdata[9]
.sym 98725 iomem_addr[3]
.sym 98726 iomem_addr[7]
.sym 98728 iomem_wdata[11]
.sym 98730 iomem_addr[14]
.sym 98731 iomem_addr[6]
.sym 98732 iomem_wdata[15]
.sym 98733 iomem_addr[10]
.sym 98734 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98735 iomem_wdata[8]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[9]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[10]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[11]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[12]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[13]
.sym 98751 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[14]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[15]
.sym 98796 soc.memory.rdata_0[8]
.sym 98797 soc.memory.rdata_0[9]
.sym 98798 soc.memory.rdata_0[10]
.sym 98799 soc.memory.rdata_0[11]
.sym 98800 soc.memory.rdata_0[12]
.sym 98801 soc.memory.rdata_0[13]
.sym 98802 soc.memory.rdata_0[14]
.sym 98803 soc.memory.rdata_0[15]
.sym 98809 iomem_addr[10]
.sym 98811 iomem_wdata[13]
.sym 98812 iomem_wdata[12]
.sym 98819 iomem_addr[13]
.sym 98874 soc.memory.wen[0]
.sym 98876 soc.memory.ram00_WREN
.sym 98878 soc.memory.wen[1]
.sym 98882 soc.memory.wen[0]
.sym 98883 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98884 soc.memory.ram00_WREN
.sym 98885 iomem_addr[6]
.sym 98886 soc.memory.wen[1]
.sym 98887 iomem_addr[4]
.sym 98888 iomem_addr[5]
.sym 98889 iomem_addr[15]
.sym 98891 iomem_addr[11]
.sym 98892 iomem_addr[8]
.sym 98893 iomem_addr[7]
.sym 98898 iomem_addr[13]
.sym 98899 iomem_addr[12]
.sym 98900 iomem_addr[16]
.sym 98901 iomem_addr[10]
.sym 98903 iomem_addr[14]
.sym 98904 iomem_addr[9]
.sym 98905 soc.memory.wen[0]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[0]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[1]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[1]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[0]
.sym 98918 soc.memory.ram00_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[0]
.sym 98921 soc.memory.ram00_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[1]
.sym 98924 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[1]
.sym 98927 iomem_addr[16]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_1[0]
.sym 98969 soc.memory.rdata_1[1]
.sym 98970 soc.memory.rdata_1[2]
.sym 98971 soc.memory.rdata_1[3]
.sym 98972 soc.memory.rdata_1[4]
.sym 98973 soc.memory.rdata_1[5]
.sym 98974 soc.memory.rdata_1[6]
.sym 98975 soc.memory.rdata_1[7]
.sym 98989 iomem_addr[5]
.sym 99061 $PACKER_VCC_NET
.sym 99063 $PACKER_GND_NET
.sym 99069 $PACKER_VCC_NET
.sym 99071 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_1[8]
.sym 99141 soc.memory.rdata_1[9]
.sym 99142 soc.memory.rdata_1[10]
.sym 99143 soc.memory.rdata_1[11]
.sym 99144 soc.memory.rdata_1[12]
.sym 99145 soc.memory.rdata_1[13]
.sym 99146 soc.memory.rdata_1[14]
.sym 99147 soc.memory.rdata_1[15]
.sym 100538 $PACKER_GND_NET
.sym 103393 soc.memory.rdata_0[17]
.sym 103394 soc.memory.rdata_1[17]
.sym 103395 iomem_addr[16]
.sym 103396 flash_clk_SB_LUT4_I1_I2[3]
.sym 103399 soc.memory.wen[2]
.sym 103400 soc.memory.wen[3]
.sym 103401 soc.memory.rdata_0[23]
.sym 103402 soc.memory.rdata_1[23]
.sym 103403 iomem_addr[16]
.sym 103404 flash_clk_SB_LUT4_I1_I2[3]
.sym 103405 soc.memory.rdata_0[26]
.sym 103406 soc.memory.rdata_1[26]
.sym 103407 iomem_addr[16]
.sym 103408 flash_clk_SB_LUT4_I1_I2[3]
.sym 103409 soc.memory.rdata_0[30]
.sym 103410 soc.memory.rdata_1[30]
.sym 103411 iomem_addr[16]
.sym 103412 flash_clk_SB_LUT4_I1_I2[3]
.sym 103413 soc.memory.rdata_0[31]
.sym 103414 soc.memory.rdata_1[31]
.sym 103415 iomem_addr[16]
.sym 103416 flash_clk_SB_LUT4_I1_I2[3]
.sym 103417 soc.memory.rdata_0[28]
.sym 103418 soc.memory.rdata_1[28]
.sym 103419 iomem_addr[16]
.sym 103420 flash_clk_SB_LUT4_I1_I2[3]
.sym 103421 soc.memory.rdata_0[29]
.sym 103422 soc.memory.rdata_1[29]
.sym 103423 iomem_addr[16]
.sym 103424 flash_clk_SB_LUT4_I1_I2[3]
.sym 103445 soc.memory.rdata_0[22]
.sym 103446 soc.memory.rdata_1[22]
.sym 103447 iomem_addr[16]
.sym 103448 flash_clk_SB_LUT4_I1_I2[3]
.sym 103453 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 103454 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103455 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 103456 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 103464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 103465 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 103466 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 103467 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 103468 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 103469 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 103470 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103471 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 103472 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 103473 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 103474 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103475 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 103476 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103480 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 103484 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 103485 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 103486 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 103487 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103488 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 103490 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 103491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 103494 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 103498 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 103499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 103502 soc.cpu.mem_la_wdata[3]
.sym 103503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 103506 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 103507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 103510 soc.cpu.mem_la_wdata[5]
.sym 103511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 103514 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 103515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 103518 soc.cpu.mem_la_wdata[7]
.sym 103519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 103522 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 103526 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 103527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 103530 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 103531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 103534 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 103538 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 103542 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 103543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 103546 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 103547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 103550 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 103551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 103554 soc.cpu.pcpi_rs2[16]
.sym 103555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 103558 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 103562 soc.cpu.pcpi_rs2[18]
.sym 103563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 103566 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 103570 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 103571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 103574 soc.cpu.pcpi_rs2[21]
.sym 103575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 103578 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 103579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 103582 soc.cpu.pcpi_rs2[23]
.sym 103583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 103586 soc.cpu.pcpi_rs2[24]
.sym 103587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 103590 soc.cpu.pcpi_rs2[25]
.sym 103591 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 103594 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 103595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 103598 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 103599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 103602 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 103603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 103606 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 103607 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 103610 soc.cpu.pcpi_rs2[30]
.sym 103611 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 103614 $PACKER_VCC_NET
.sym 103616 $nextpnr_ICESTORM_LC_5$I3
.sym 103618 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 103619 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 103624 $nextpnr_ICESTORM_LC_6$I3
.sym 103628 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 103632 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 103636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 103640 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 103644 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 103648 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 103660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 103672 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 103680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 103684 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 103688 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103690 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 103691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 103692 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 103693 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 103694 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 103696 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 103700 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 103702 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 103703 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 103704 $PACKER_VCC_NET
.sym 103708 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 103712 soc.cpu.pcpi_rs2[21]
.sym 103716 soc.cpu.mem_la_wdata[5]
.sym 103720 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103724 soc.cpu.mem_la_wdata[7]
.sym 103728 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 103732 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 103736 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103740 soc.cpu.mem_la_wdata[3]
.sym 103744 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 103746 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 103747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 103750 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 103751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 103752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103754 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 103755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 103756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 103758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 103759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 103760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 103762 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 103763 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 103764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 103766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 103767 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 103768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 103770 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 103771 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 103772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 103774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 103775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 103776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 103778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 103779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 103780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 103782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 103783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 103784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 103786 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 103787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 103788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 103790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 103791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 103792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 103794 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 103795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 103796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 103798 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 103799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 103800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 103802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 103803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 103804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 103806 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 103807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 103808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 103810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 103811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 103812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 103814 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 103816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 103818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 103819 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 103820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 103822 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 103824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 103826 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 103827 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 103828 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 103830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 103831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 103832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 103834 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 103835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 103836 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 103838 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 103839 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 103840 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 103842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 103843 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 103844 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 103846 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 103847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 103848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 103850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 103851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 103852 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 103854 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 103855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 103856 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 103858 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 103859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 103860 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 103862 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 103863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 103864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 103866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 103867 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 103868 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 103869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 103870 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 103872 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 103876 soc.cpu.pcpi_rs2[24]
.sym 103880 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 103884 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 103888 soc.cpu.pcpi_rs2[25]
.sym 103892 soc.cpu.pcpi_rs2[30]
.sym 103896 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 103900 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 103904 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 103906 soc.cpu.reg_sh[2]
.sym 103910 soc.cpu.reg_sh[3]
.sym 103911 $PACKER_VCC_NET
.sym 103913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103914 soc.cpu.reg_sh[4]
.sym 103915 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 103916 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 103920 soc.cpu.reg_sh[3]
.sym 103921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103922 soc.cpu.reg_sh[3]
.sym 103923 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 103924 soc.cpu.reg_sh[2]
.sym 103926 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103927 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103928 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 103932 soc.cpu.pcpi_rs2[16]
.sym 103936 soc.cpu.pcpi_rs2[18]
.sym 103938 soc.cpu.reg_sh[0]
.sym 103942 soc.cpu.reg_sh[1]
.sym 103943 $PACKER_VCC_NET
.sym 103946 $PACKER_VCC_NET
.sym 103948 $nextpnr_ICESTORM_LC_37$I3
.sym 103950 soc.cpu.reg_sh[2]
.sym 103951 $PACKER_VCC_NET
.sym 103954 $PACKER_VCC_NET
.sym 103956 $nextpnr_ICESTORM_LC_38$I3
.sym 103958 soc.cpu.reg_sh[3]
.sym 103959 $PACKER_VCC_NET
.sym 103964 $nextpnr_ICESTORM_LC_39$I3
.sym 103965 soc.cpu.reg_sh[1]
.sym 103966 soc.cpu.reg_sh[4]
.sym 103967 soc.cpu.reg_sh[0]
.sym 103968 soc.cpu.reg_sh[3]
.sym 103970 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 103975 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 103978 $PACKER_VCC_NET
.sym 103979 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 103983 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 103987 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 103990 $PACKER_VCC_NET
.sym 103992 $nextpnr_ICESTORM_LC_41$I3
.sym 103994 soc.cpu.reg_sh[2]
.sym 103995 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 103996 $nextpnr_ICESTORM_LC_41$COUT
.sym 103998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 103999 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104000 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 104001 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104002 soc.cpu.reg_sh[2]
.sym 104003 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104004 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 104016 soc.cpu.reg_sh[1]
.sym 104018 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 104019 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 104020 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104024 soc.cpu.reg_sh[2]
.sym 104028 soc.cpu.reg_sh[0]
.sym 104046 soc.cpu.reg_sh[2]
.sym 104047 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104048 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104050 soc.cpu.reg_sh[2]
.sym 104051 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104052 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104056 UART_RX_SB_LUT4_I1_I0[3]
.sym 104058 soc.cpu.resetn_SB_LUT4_I3_O
.sym 104059 reset_cnt[0]
.sym 104066 soc.cpu.resetn_SB_LUT4_I3_O
.sym 104067 reset_cnt[0]
.sym 104071 reset_cnt[1]
.sym 104072 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 104075 reset_cnt[2]
.sym 104076 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104079 reset_cnt[3]
.sym 104080 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 104083 reset_cnt[4]
.sym 104084 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 104087 reset_cnt[5]
.sym 104088 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 104090 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 104091 reset_cnt[0]
.sym 104092 reset_cnt[1]
.sym 104093 reset_cnt[2]
.sym 104094 reset_cnt[3]
.sym 104095 reset_cnt[4]
.sym 104096 reset_cnt[5]
.sym 104098 display.second_timer_state[0]
.sym 104102 display.second_timer_state[1]
.sym 104103 $PACKER_VCC_NET
.sym 104104 display.second_timer_state[0]
.sym 104106 display.second_timer_state[2]
.sym 104107 $PACKER_VCC_NET
.sym 104108 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104110 display.second_timer_state[3]
.sym 104111 $PACKER_VCC_NET
.sym 104112 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104114 display.second_timer_state[4]
.sym 104115 $PACKER_VCC_NET
.sym 104116 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104118 display.second_timer_state[5]
.sym 104119 $PACKER_VCC_NET
.sym 104120 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104122 display.second_timer_state[6]
.sym 104123 $PACKER_VCC_NET
.sym 104124 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104126 display.second_timer_state[7]
.sym 104127 $PACKER_VCC_NET
.sym 104128 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104130 display.second_timer_state[8]
.sym 104131 $PACKER_VCC_NET
.sym 104132 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104134 display.second_timer_state[9]
.sym 104135 $PACKER_VCC_NET
.sym 104136 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104138 display.second_timer_state[10]
.sym 104139 $PACKER_VCC_NET
.sym 104140 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104142 display.second_timer_state[11]
.sym 104143 $PACKER_VCC_NET
.sym 104144 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104146 display.second_timer_state[12]
.sym 104147 $PACKER_VCC_NET
.sym 104148 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104150 display.second_timer_state[13]
.sym 104151 $PACKER_VCC_NET
.sym 104152 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104154 display.second_timer_state[14]
.sym 104155 $PACKER_VCC_NET
.sym 104156 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104158 display.second_timer_state[15]
.sym 104159 $PACKER_VCC_NET
.sym 104160 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104162 display.second_timer_state[16]
.sym 104163 $PACKER_VCC_NET
.sym 104164 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104166 display.second_timer_state[17]
.sym 104167 $PACKER_VCC_NET
.sym 104168 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104170 display.second_timer_state[18]
.sym 104171 $PACKER_VCC_NET
.sym 104172 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104174 display.second_timer_state[19]
.sym 104175 $PACKER_VCC_NET
.sym 104176 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104178 display.second_timer_state[20]
.sym 104179 $PACKER_VCC_NET
.sym 104180 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104182 display.second_timer_state[21]
.sym 104183 $PACKER_VCC_NET
.sym 104184 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104186 display.second_timer_state[22]
.sym 104187 $PACKER_VCC_NET
.sym 104188 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104189 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 104191 $PACKER_VCC_NET
.sym 104192 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104193 display.second_timer_state_SB_LUT4_O_7_I3
.sym 104194 display.second_timer_state_SB_LUT4_O_6_I3
.sym 104195 display.second_timer_state_SB_LUT4_O_5_I3
.sym 104196 display.second_timer_state_SB_LUT4_O_4_I3
.sym 104197 display.second_timer_state[8]
.sym 104198 display.second_timer_state[10]
.sym 104199 display.second_timer_state[13]
.sym 104200 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 104204 display.second_timer_state_SB_LUT4_O_3_I3
.sym 104205 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104206 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 104207 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 104208 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 104209 display.second_timer_state_SB_LUT4_O_3_I3
.sym 104210 display.second_timer_state_SB_LUT4_O_2_I3
.sym 104211 display.second_timer_state_SB_LUT4_O_1_I3
.sym 104212 display.second_timer_state_SB_LUT4_O_I3
.sym 104216 display.second_timer_state_SB_LUT4_O_4_I3
.sym 104220 display.second_timer_state_SB_LUT4_O_1_I3
.sym 104221 display.second_timer_state[14]
.sym 104222 display.second_timer_state[15]
.sym 104223 display.second_timer_state[19]
.sym 104224 display.second_timer_state[22]
.sym 104228 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 104244 display.second_timer_state_SB_LUT4_O_I3
.sym 104252 display.second_timer_state_SB_LUT4_O_6_I3
.sym 104256 display.second_timer_state_SB_LUT4_O_2_I3
.sym 104258 display.refresh_timer_state[0]
.sym 104262 display.refresh_timer_state[1]
.sym 104263 $PACKER_VCC_NET
.sym 104264 display.refresh_timer_state[0]
.sym 104266 display.refresh_timer_state[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104270 display.refresh_timer_state[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104274 display.refresh_timer_state[4]
.sym 104275 $PACKER_VCC_NET
.sym 104276 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104278 display.refresh_timer_state[5]
.sym 104279 $PACKER_VCC_NET
.sym 104280 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104282 display.refresh_timer_state[6]
.sym 104283 $PACKER_VCC_NET
.sym 104284 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104286 display.refresh_timer_state[7]
.sym 104287 $PACKER_VCC_NET
.sym 104288 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104290 display.refresh_timer_state[8]
.sym 104291 $PACKER_VCC_NET
.sym 104292 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104294 display.refresh_timer_state[9]
.sym 104295 $PACKER_VCC_NET
.sym 104296 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104298 display.refresh_timer_state[10]
.sym 104299 $PACKER_VCC_NET
.sym 104300 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104302 display.refresh_timer_state[11]
.sym 104303 $PACKER_VCC_NET
.sym 104304 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104306 display.refresh_timer_state[12]
.sym 104307 $PACKER_VCC_NET
.sym 104308 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104310 display.refresh_timer_state[13]
.sym 104311 $PACKER_VCC_NET
.sym 104312 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104314 display.refresh_timer_state[14]
.sym 104315 $PACKER_VCC_NET
.sym 104316 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104318 display.refresh_timer_state[15]
.sym 104319 $PACKER_VCC_NET
.sym 104320 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104322 display.refresh_timer_state[16]
.sym 104323 $PACKER_VCC_NET
.sym 104324 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104326 display.refresh_timer_state[17]
.sym 104327 $PACKER_VCC_NET
.sym 104328 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104330 display.refresh_timer_state[18]
.sym 104331 $PACKER_VCC_NET
.sym 104332 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104334 display.refresh_timer_state[19]
.sym 104335 $PACKER_VCC_NET
.sym 104336 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104338 display.refresh_timer_state[20]
.sym 104339 $PACKER_VCC_NET
.sym 104340 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104342 display.refresh_timer_state[21]
.sym 104343 $PACKER_VCC_NET
.sym 104344 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104346 display.refresh_timer_state[22]
.sym 104347 $PACKER_VCC_NET
.sym 104348 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104350 display.refresh_timer_state[23]
.sym 104351 $PACKER_VCC_NET
.sym 104352 display.refresh_timer_state_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104357 soc.memory.rdata_0[20]
.sym 104358 soc.memory.rdata_1[20]
.sym 104359 iomem_addr[16]
.sym 104360 flash_clk_SB_LUT4_I1_I2[3]
.sym 104361 soc.memory.rdata_0[18]
.sym 104362 soc.memory.rdata_1[18]
.sym 104363 iomem_addr[16]
.sym 104364 flash_clk_SB_LUT4_I1_I2[3]
.sym 104365 soc.memory.rdata_0[24]
.sym 104366 soc.memory.rdata_1[24]
.sym 104367 iomem_addr[16]
.sym 104368 flash_clk_SB_LUT4_I1_I2[3]
.sym 104369 soc.memory.rdata_0[19]
.sym 104370 soc.memory.rdata_1[19]
.sym 104371 iomem_addr[16]
.sym 104372 flash_clk_SB_LUT4_I1_I2[3]
.sym 104385 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104386 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 104387 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 104388 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 104389 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104390 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104391 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 104392 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 104395 soc.cpu.alu_out_SB_LUT4_O_29_I2[0]
.sym 104396 soc.cpu.alu_out_SB_LUT4_O_29_I2[1]
.sym 104397 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104398 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 104399 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 104400 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 104401 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104402 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104403 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 104404 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 104405 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104406 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 104407 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104408 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 104409 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104410 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104411 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104412 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 104413 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104414 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104415 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 104416 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 104420 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 104424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 104428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 104432 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 104436 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104437 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104438 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 104439 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 104440 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 104444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 104448 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 104450 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 104451 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 104454 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104455 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 104458 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 104459 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 104462 soc.cpu.mem_la_wdata[3]
.sym 104463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 104466 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 104467 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 104470 soc.cpu.mem_la_wdata[5]
.sym 104471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 104474 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 104475 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 104478 soc.cpu.mem_la_wdata[7]
.sym 104479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 104482 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104483 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 104486 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 104487 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 104490 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 104491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 104494 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 104498 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 104499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 104502 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 104503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 104506 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 104507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 104510 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 104511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 104514 soc.cpu.pcpi_rs2[16]
.sym 104515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 104518 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 104522 soc.cpu.pcpi_rs2[18]
.sym 104523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 104526 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 104527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 104530 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 104531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 104534 soc.cpu.pcpi_rs2[21]
.sym 104535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 104538 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 104539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 104542 soc.cpu.pcpi_rs2[23]
.sym 104543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 104546 soc.cpu.pcpi_rs2[24]
.sym 104547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 104550 soc.cpu.pcpi_rs2[25]
.sym 104551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 104554 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 104555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 104558 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 104559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 104562 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 104563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 104566 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 104567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 104570 soc.cpu.pcpi_rs2[30]
.sym 104571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 104574 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 104577 soc.cpu.instr_bgeu
.sym 104578 soc.cpu.is_sltiu_bltu_sltu
.sym 104579 soc.cpu.instr_bne
.sym 104580 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 104581 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 104582 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 104583 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 104584 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 104588 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 104589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 104590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 104591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104592 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 104594 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 104596 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 104597 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 104599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 104604 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104605 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 104606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 104607 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 104611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 104612 soc.cpu.mem_la_wdata[7]
.sym 104613 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104614 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 104616 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104617 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104618 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104619 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 104620 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 104624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 104628 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104629 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104630 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 104631 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 104632 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 104633 soc.cpu.irq_mask[0]
.sym 104634 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104635 soc.cpu.irq_pending[0]
.sym 104636 UART_RX_SB_LUT4_I1_I0[3]
.sym 104637 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 104638 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 104639 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 104640 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 104641 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 104642 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 104643 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 104644 soc.cpu.alu_out_SB_LUT4_O_24_I1[3]
.sym 104647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 104648 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104650 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 104651 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 104652 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 104653 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 104654 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 104655 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 104656 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 104657 soc.cpu.alu_out_SB_LUT4_O_23_I1[1]
.sym 104658 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 104659 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 104660 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[3]
.sym 104661 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104662 soc.cpu.alu_out_SB_LUT4_O_23_I1[1]
.sym 104663 soc.cpu.alu_out_SB_LUT4_O_23_I1[2]
.sym 104664 soc.cpu.alu_out_SB_LUT4_O_23_I1[3]
.sym 104665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 104666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 104667 soc.cpu.instr_sub
.sym 104668 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104670 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 104671 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104673 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104674 soc.cpu.alu_out_SB_LUT4_O_24_I1[0]
.sym 104675 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 104676 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 104677 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104678 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 104680 soc.cpu.mem_la_wdata[7]
.sym 104681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 104682 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 104683 soc.cpu.instr_sub
.sym 104684 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 104686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104687 soc.cpu.instr_sub
.sym 104688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 104690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 104691 soc.cpu.instr_sub
.sym 104692 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104693 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104694 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 104696 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104697 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104698 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 104699 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104700 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 104701 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104702 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 104704 soc.cpu.mem_la_wdata[5]
.sym 104705 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 104706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 104707 soc.cpu.instr_sub
.sym 104708 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 104710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 104711 soc.cpu.instr_sub
.sym 104712 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104715 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 104716 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 104717 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 104718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 104719 soc.cpu.instr_sub
.sym 104720 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104723 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 104724 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 104725 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 104726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104727 soc.cpu.instr_sub
.sym 104728 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104731 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 104732 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 104733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 104734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 104735 soc.cpu.instr_sub
.sym 104736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104739 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 104740 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 104741 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 104742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 104743 soc.cpu.instr_sub
.sym 104744 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104747 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 104748 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 104749 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104750 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 104751 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 104752 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 104753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 104754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 104755 soc.cpu.instr_sub
.sym 104756 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 104758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 104759 soc.cpu.instr_sub
.sym 104760 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104763 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 104764 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 104765 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 104766 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 104767 soc.cpu.instr_sub
.sym 104768 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104772 soc.cpu.pcpi_rs2[23]
.sym 104773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 104774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 104775 soc.cpu.instr_sub
.sym 104776 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 104778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 104779 soc.cpu.instr_sub
.sym 104780 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104784 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 104785 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 104786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 104787 soc.cpu.instr_sub
.sym 104788 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 104790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 104791 soc.cpu.instr_sub
.sym 104792 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104796 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104800 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 104801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 104802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 104803 soc.cpu.instr_sub
.sym 104804 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 104809 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 104810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 104811 soc.cpu.instr_sub
.sym 104812 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 104814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 104815 soc.cpu.instr_sub
.sym 104816 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104820 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 104821 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 104822 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 104823 soc.cpu.instr_sub
.sym 104824 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 104826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 104827 soc.cpu.instr_sub
.sym 104828 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 104830 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 104831 soc.cpu.instr_sub
.sym 104832 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104833 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 104834 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 104835 soc.cpu.instr_sub
.sym 104836 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104837 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 104838 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104839 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 104840 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 104841 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 104842 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 104843 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 104844 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 104845 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 104846 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 104847 soc.cpu.instr_sub
.sym 104848 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 104850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 104851 soc.cpu.instr_sub
.sym 104852 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104853 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 104854 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104855 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104856 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104857 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 104858 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 104859 soc.cpu.instr_sub
.sym 104860 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 104862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 104863 soc.cpu.instr_sub
.sym 104864 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104865 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 104866 soc.cpu.instr_bgeu
.sym 104867 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 104868 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 104873 soc.cpu.instr_bge
.sym 104874 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104875 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 104876 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 104877 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104878 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 104880 soc.cpu.pcpi_rs2[18]
.sym 104881 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104882 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 104883 soc.cpu.alu_out_SB_LUT4_O_7_I1[2]
.sym 104884 soc.cpu.alu_out_SB_LUT4_O_7_I1[3]
.sym 104885 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104886 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 104888 soc.cpu.pcpi_rs2[24]
.sym 104889 soc.cpu.is_sltiu_bltu_sltu
.sym 104890 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104891 soc.cpu.instr_bge
.sym 104892 soc.cpu.instr_bne
.sym 104893 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 104894 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 104895 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]
.sym 104896 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]
.sym 104897 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 104898 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 104899 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 104900 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 104904 soc.cpu.reg_sh[4]
.sym 104907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 104908 soc.cpu.pcpi_rs2[30]
.sym 104909 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104910 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 104911 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 104912 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 104913 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104914 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 104916 soc.cpu.pcpi_rs2[30]
.sym 104918 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 104919 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104920 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 104924 soc.cpu.pcpi_rs2[24]
.sym 104925 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 104926 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 104927 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 104928 soc.cpu.alu_out_SB_LUT4_O_1_I1[3]
.sym 104931 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 104932 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 104933 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104934 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 104936 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 104938 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 104939 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 104940 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 104941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 104942 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 104943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104944 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 104947 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 104948 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 104949 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104950 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104951 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 104952 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 104954 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 104956 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 104957 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104958 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 104959 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 104960 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 104962 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 104964 soc.cpu.pcpi_rs2[18]
.sym 104965 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104966 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 104968 soc.cpu.pcpi_rs2[18]
.sym 104971 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 104972 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 104974 soc.cpu.alu_out_SB_LUT4_O_13_I1[0]
.sym 104975 soc.cpu.alu_out_SB_LUT4_O_13_I1[1]
.sym 104976 soc.cpu.alu_out_SB_LUT4_O_13_I1[2]
.sym 104978 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 104979 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 104980 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 104981 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 104982 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 104983 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 104984 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 104986 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 104987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 104988 soc.cpu.pcpi_rs2[16]
.sym 104989 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 104990 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 104992 soc.cpu.pcpi_rs2[16]
.sym 104995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104996 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104997 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 104998 soc.cpu.reg_sh[1]
.sym 104999 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105000 soc.cpu.reg_sh[0]
.sym 105001 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105002 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105003 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105004 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 105007 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 105008 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 105009 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105010 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105011 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105012 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 105013 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105014 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105015 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 105016 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 105017 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105018 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105019 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105020 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105022 soc.cpu.reg_sh[0]
.sym 105023 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 105024 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105027 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 105028 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 105030 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105031 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 105032 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 105033 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105034 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105035 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105036 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105037 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105038 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105041 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105042 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105043 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 105044 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 105046 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 105047 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 105048 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 105051 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 105052 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 105060 display.second_timer_state_SB_LUT4_O_13_I3
.sym 105064 display.second_timer_state_SB_LUT4_O_12_I3
.sym 105068 display.second_timer_state_SB_LUT4_O_10_I3
.sym 105072 display.second_timer_state_SB_LUT4_O_14_I3
.sym 105076 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 105080 display.second_timer_state_SB_LUT4_O_8_I3
.sym 105081 display.second_timer_state[0]
.sym 105085 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 105086 display.second_timer_state_SB_LUT4_O_14_I3
.sym 105087 display.second_timer_state_SB_LUT4_O_13_I3
.sym 105088 display.second_timer_state_SB_LUT4_O_12_I3
.sym 105089 display.second_timer_state_SB_LUT4_O_11_I3
.sym 105090 display.second_timer_state_SB_LUT4_O_10_I3
.sym 105091 display.second_timer_state_SB_LUT4_O_9_I3
.sym 105092 display.second_timer_state_SB_LUT4_O_8_I3
.sym 105096 display.second_timer_state_SB_LUT4_O_9_I3
.sym 105100 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105104 display.second_timer_state_SB_LUT4_O_5_I3
.sym 105105 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 105106 UART_RX_SB_LUT4_I1_I0[3]
.sym 105107 soc.cpu.is_slli_srli_srai
.sym 105108 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 105110 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 105111 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 105112 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 105116 display.second_timer_state_SB_LUT4_O_11_I3
.sym 105117 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 105118 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 105119 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 105120 UART_RX_SB_LUT4_I1_I0[3]
.sym 105122 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 105123 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 105124 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 105125 soc.cpu.instr_sll_SB_LUT4_I1_I0[0]
.sym 105126 soc.cpu.instr_sll
.sym 105127 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 105128 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105135 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 105136 soc.cpu.cpu_state[5]
.sym 105138 soc.cpu.instr_bltu
.sym 105139 soc.cpu.instr_sltiu
.sym 105140 soc.cpu.instr_sltu
.sym 105145 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 105146 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 105147 soc.cpu.is_sll_srl_sra
.sym 105148 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 105150 soc.cpu.instr_blt
.sym 105151 soc.cpu.instr_slti
.sym 105152 soc.cpu.instr_slt
.sym 105153 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 105154 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105155 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105156 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105157 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105158 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105159 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105160 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105161 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105162 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105163 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 105164 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105166 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105167 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105168 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105169 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105170 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105171 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105172 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105173 soc.cpu.instr_slti
.sym 105174 soc.cpu.instr_slt
.sym 105175 soc.cpu.instr_sltiu
.sym 105176 soc.cpu.instr_sltu
.sym 105177 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105178 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105179 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105180 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105183 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 105184 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 105185 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105186 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105187 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105188 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105189 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105191 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105192 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105193 soc.cpu.instr_sh
.sym 105194 soc.cpu.instr_sb
.sym 105195 soc.cpu.instr_bge
.sym 105196 soc.cpu.instr_bne
.sym 105198 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105199 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105200 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105203 soc.cpu.instr_and
.sym 105204 soc.cpu.instr_andi
.sym 105206 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105207 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 105208 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105209 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105210 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105211 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 105212 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105215 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 105216 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 105217 soc.cpu.instr_or
.sym 105218 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 105219 soc.cpu.instr_srl
.sym 105220 soc.cpu.instr_xor
.sym 105223 soc.cpu.instr_or
.sym 105224 soc.cpu.instr_ori
.sym 105225 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105226 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105227 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105228 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105229 display.refresh_timer_state[0]
.sym 105230 display.refresh_timer_state[1]
.sym 105231 display.refresh_timer_state[2]
.sym 105232 display.refresh_timer_state[3]
.sym 105235 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105236 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 105237 display.refresh_timer_state[4]
.sym 105238 display.refresh_timer_state[5]
.sym 105239 display.refresh_timer_state[6]
.sym 105240 display.refresh_timer_state[7]
.sym 105241 soc.cpu.instr_srli
.sym 105242 soc.cpu.instr_sll_SB_LUT4_I1_I0[2]
.sym 105243 soc.cpu.instr_andi
.sym 105244 soc.cpu.instr_ori
.sym 105245 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 105246 soc.cpu.instr_srl
.sym 105247 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 105248 soc.cpu.instr_srli
.sym 105249 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 105250 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 105251 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105252 display.refresh_timer_state_SB_LUT4_O_I3
.sym 105256 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 105257 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105258 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105259 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105260 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105263 soc.cpu.instr_xor
.sym 105264 soc.cpu.instr_xori
.sym 105265 display.refresh_timer_state[12]
.sym 105266 display.refresh_timer_state[13]
.sym 105267 display.refresh_timer_state[14]
.sym 105268 display.refresh_timer_state[15]
.sym 105272 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105276 display.refresh_timer_state_SB_LUT4_O_I3
.sym 105277 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105278 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105279 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 105280 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105281 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 105282 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 105283 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 105284 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 105290 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105291 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105292 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105301 display.refresh_timer_state[16]
.sym 105302 display.refresh_timer_state[17]
.sym 105303 display.refresh_timer_state[18]
.sym 105304 display.refresh_timer_state[19]
.sym 105305 display.refresh_timer_state[20]
.sym 105306 display.refresh_timer_state[21]
.sym 105307 display.refresh_timer_state[22]
.sym 105308 display.refresh_timer_state[23]
.sym 105345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 105346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 105347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105348 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105358 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 105359 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 105360 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105361 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 105363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 105364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 105379 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 105381 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105382 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105383 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 105384 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 105385 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105386 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105387 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 105388 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 105389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 105391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105392 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105393 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105394 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 105395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 105397 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105398 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 105399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 105401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 105402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 105403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 105406 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105407 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 105408 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 105410 soc.cpu.alu_out_SB_LUT4_O_22_I1[0]
.sym 105411 soc.cpu.alu_out_SB_LUT4_O_22_I1[1]
.sym 105412 soc.cpu.alu_out_SB_LUT4_O_22_I1[2]
.sym 105414 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 105416 soc.cpu.mem_la_wdata[3]
.sym 105418 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 105419 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 105420 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 105422 soc.cpu.alu_out_SB_LUT4_O_28_I1[0]
.sym 105423 soc.cpu.alu_out_SB_LUT4_O_28_I1[1]
.sym 105424 soc.cpu.alu_out_SB_LUT4_O_28_I1[2]
.sym 105425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105426 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105428 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105429 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105430 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 105432 soc.cpu.mem_la_wdata[3]
.sym 105434 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105436 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 105437 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105438 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105440 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 105444 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 105454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 105455 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 105460 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 105462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 105463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 105468 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105469 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 105476 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105480 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105482 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 105483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 105486 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 105488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 105489 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 105491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105492 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 105494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 105495 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 105497 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 105499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 105501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 105502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 105503 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 105505 soc.cpu.timer[0]
.sym 105506 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105507 soc.cpu.timer[2]
.sym 105508 soc.cpu.timer[3]
.sym 105510 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105511 $PACKER_VCC_NET
.sym 105512 soc.cpu.timer[0]
.sym 105513 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 105514 soc.cpu.timer[5]
.sym 105515 soc.cpu.timer[6]
.sym 105516 soc.cpu.timer[7]
.sym 105517 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105518 soc.cpu.timer[0]
.sym 105519 soc.cpu.cpuregs_rs1[0]
.sym 105520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105524 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105529 soc.memory.rdata_0[27]
.sym 105530 soc.memory.rdata_1[27]
.sym 105531 iomem_addr[16]
.sym 105532 flash_clk_SB_LUT4_I1_I2[3]
.sym 105533 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105534 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 105535 soc.cpu.cpuregs_rs1[1]
.sym 105536 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105537 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105538 soc.cpu.timer[13]
.sym 105539 soc.cpu.timer[14]
.sym 105540 soc.cpu.timer[15]
.sym 105541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 105542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 105543 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 105544 soc.cpu.timer[0]
.sym 105545 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 105547 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 105548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105549 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 105550 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 105551 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 105552 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 105553 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 105555 soc.cpu.cpuregs_rs1[14]
.sym 105556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105557 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105558 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 105559 soc.cpu.cpuregs_rs1[3]
.sym 105560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105561 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 105562 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 105563 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 105564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 105565 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105566 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 105567 soc.cpu.cpuregs_rs1[2]
.sym 105568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105569 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 105571 soc.cpu.cpuregs_rs1[15]
.sym 105572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105573 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 105575 soc.cpu.cpuregs_rs1[8]
.sym 105576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 105578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 105579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 105580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 105581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 105583 soc.cpu.cpuregs_rs1[12]
.sym 105584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105585 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 105587 soc.cpu.cpuregs_rs1[11]
.sym 105588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 105590 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 105591 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 105592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 105593 soc.cpu.timer[8]
.sym 105594 soc.cpu.timer[9]
.sym 105595 soc.cpu.timer[10]
.sym 105596 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105597 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105598 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 105599 soc.cpu.cpuregs_rs1[13]
.sym 105600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105601 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105604 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105606 soc.cpu.count_cycle[16]
.sym 105607 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 105608 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 105610 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 105611 soc.cpu.cpuregs_rs1[9]
.sym 105612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 105613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 105614 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 105618 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105619 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 105620 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 105621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 105622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 105623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 105625 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105626 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105627 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105628 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 105630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 105631 soc.cpu.instr_sub
.sym 105632 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105633 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 105634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 105635 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 105637 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 105638 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 105639 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 105640 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 105642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 105643 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 105645 soc.cpu.alu_out_SB_LUT4_O_26_I1[1]
.sym 105646 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 105647 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 105648 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[3]
.sym 105649 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105650 soc.cpu.count_instr[48]
.sym 105651 soc.cpu.instr_rdcycleh
.sym 105652 soc.cpu.count_cycle[48]
.sym 105653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 105654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 105655 soc.cpu.instr_sub
.sym 105656 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 105658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105659 soc.cpu.instr_sub
.sym 105660 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105663 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 105664 soc.cpu.mem_la_wdata[5]
.sym 105666 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 105667 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 105670 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 105671 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 105674 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 105675 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 105676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105678 soc.cpu.mem_la_wdata[3]
.sym 105679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 105680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 105682 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 105683 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 105684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 105686 soc.cpu.mem_la_wdata[5]
.sym 105687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 105688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 105690 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 105691 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 105692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 105694 soc.cpu.mem_la_wdata[7]
.sym 105695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 105696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 105698 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 105699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 105700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 105702 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 105703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 105704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 105706 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105707 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 105710 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 105711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 105714 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 105715 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 105718 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 105719 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 105722 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 105723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 105726 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 105727 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 105730 soc.cpu.pcpi_rs2[16]
.sym 105731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 105732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 105734 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105735 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 105738 soc.cpu.pcpi_rs2[18]
.sym 105739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 105740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 105742 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105743 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 105746 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 105747 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 105750 soc.cpu.pcpi_rs2[21]
.sym 105751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 105752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 105754 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 105755 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 105756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 105758 soc.cpu.pcpi_rs2[23]
.sym 105759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 105760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 105762 soc.cpu.pcpi_rs2[24]
.sym 105763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 105764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 105766 soc.cpu.pcpi_rs2[25]
.sym 105767 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 105770 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 105771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 105774 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 105775 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 105776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 105778 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 105779 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 105780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 105782 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 105783 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 105784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 105786 soc.cpu.pcpi_rs2[30]
.sym 105787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 105788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 105790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 105793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 105794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 105795 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 105797 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105798 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105800 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105801 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105802 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 105805 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 105806 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 105807 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 105808 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 105809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 105810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 105811 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 105813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 105814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 105815 soc.cpu.instr_sub
.sym 105816 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105817 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 105818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 105823 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105824 soc.cpu.pcpi_rs2[25]
.sym 105825 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105826 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105827 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105828 soc.cpu.pcpi_rs2[25]
.sym 105829 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105830 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 105831 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 105832 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 105835 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 105836 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 105837 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105838 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 105840 soc.cpu.pcpi_rs2[23]
.sym 105841 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105842 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 105844 soc.cpu.pcpi_rs2[21]
.sym 105845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105846 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 105847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105849 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105850 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 105851 soc.cpu.alu_out_SB_LUT4_O_10_I1[2]
.sym 105852 soc.cpu.alu_out_SB_LUT4_O_10_I1[3]
.sym 105853 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105854 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 105855 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 105856 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 105858 soc.cpu.irq_state[1]
.sym 105859 UART_RX_SB_LUT4_I1_I0[3]
.sym 105860 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105867 soc.cpu.irq_mask[1]
.sym 105868 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105869 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105870 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105871 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 105872 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 105873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 105874 soc.cpu.pcpi_rs2[16]
.sym 105875 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105876 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105878 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105879 soc.cpu.irq_pending[1]
.sym 105880 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105881 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105882 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 105883 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 105884 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 105887 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105888 UART_RX_SB_LUT4_I1_I0[3]
.sym 105889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 105891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 105895 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105896 soc.cpu.irq_state[1]
.sym 105900 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 105901 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105902 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 105903 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 105904 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 105905 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105906 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105907 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 105908 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 105909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 105910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 105911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105912 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105913 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 105914 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105916 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 105918 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 105919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105920 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105921 soc.cpu.irq_mask[2]
.sym 105922 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105923 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 105924 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 105925 soc.cpu.alu_out_SB_LUT4_O_10_I1[0]
.sym 105926 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105927 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105928 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105931 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 105932 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 105933 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[0]
.sym 105934 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105935 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105936 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 105937 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 105939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105940 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105941 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105942 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 105943 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 105944 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 105945 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 105946 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105947 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105948 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105950 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 105951 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 105952 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 105953 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105954 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 105955 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]
.sym 105957 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 105958 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 105959 soc.cpu.cpu_state[1]
.sym 105960 UART_RX_SB_LUT4_I1_I0[3]
.sym 105962 soc.cpu.decoded_imm[19]
.sym 105963 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 105964 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105965 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 105966 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 105967 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105969 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 105970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105971 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105972 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105975 UART_RX_SB_LUT4_I1_I0[3]
.sym 105976 soc.cpu.irq_pending[2]
.sym 105977 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 105978 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 105979 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 105983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105984 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 105986 soc.cpu.cpu_state[3]
.sym 105987 soc.cpu.cpu_state[0]
.sym 105988 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 105991 soc.cpu.irq_active
.sym 105992 soc.cpu.irq_mask[2]
.sym 105993 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 105994 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 105995 soc.cpu.cpu_state[1]
.sym 105996 UART_RX_SB_LUT4_I1_I0[3]
.sym 105998 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 105999 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106000 soc.cpu.cpu_state[3]
.sym 106002 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106003 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 106004 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 106005 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 106007 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106008 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106014 soc.cpu.latched_store
.sym 106015 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 106016 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 106018 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 106019 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 106020 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106021 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106022 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106023 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 106024 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106025 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 106026 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106027 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106028 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106029 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106030 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 106031 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106032 UART_RX_SB_LUT4_I1_I0[3]
.sym 106033 soc.cpu.irq_mask[1]
.sym 106034 soc.cpu.irq_active
.sym 106035 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 106036 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 106037 soc.cpu.irq_active
.sym 106038 soc.cpu.irq_mask[1]
.sym 106039 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 106040 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106042 UART_RX_SB_LUT4_I1_I0[3]
.sym 106043 soc.cpu.mem_do_rinst
.sym 106044 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 106045 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 106046 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106047 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106048 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106050 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106051 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106052 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106054 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 106055 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 106056 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 106057 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106058 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 106059 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106060 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 106061 soc.cpu.cpu_state[0]
.sym 106062 UART_RX_SB_LUT4_I1_I0[3]
.sym 106063 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 106064 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106065 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 106066 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106067 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106068 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106070 soc.cpu.cpu_state[0]
.sym 106071 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106072 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 106073 soc.cpu.irq_active_SB_LUT4_I2_O[0]
.sym 106074 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106075 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106076 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106078 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106079 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 106080 UART_RX_SB_LUT4_I1_I0[3]
.sym 106081 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106082 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106083 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 106084 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 106085 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 106086 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106087 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 106088 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 106090 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106091 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 106092 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 106093 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106094 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106095 soc.cpu.cpu_state[5]
.sym 106096 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 106099 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 106100 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106101 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106102 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106103 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106104 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 106105 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106106 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 106107 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 106108 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]
.sym 106109 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106110 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106111 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106112 UART_RX_SB_LUT4_I1_I0[3]
.sym 106113 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 106114 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 106115 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
.sym 106116 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 106117 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 106118 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106119 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106120 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 106121 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106122 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106123 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
.sym 106124 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 106125 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106126 UART_RX_SB_LUT4_I1_I0[3]
.sym 106127 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106128 soc.cpu.cpu_state[3]
.sym 106129 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106130 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106131 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 106132 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 106133 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106134 UART_RX_SB_LUT4_I1_I0[3]
.sym 106135 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 106136 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106137 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 106138 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106139 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106140 soc.cpu.cpu_state[3]
.sym 106141 soc.cpu.cpu_state[5]
.sym 106142 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 106143 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 106144 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 106145 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 106146 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 106147 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 106148 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 106149 soc.cpu.is_sll_srl_sra
.sym 106150 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 106151 soc.cpu.is_slli_srli_srai
.sym 106152 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106153 soc.cpu.instr_lw
.sym 106154 soc.cpu.instr_sw
.sym 106155 soc.cpu.instr_blt
.sym 106156 soc.cpu.instr_bltu
.sym 106159 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106160 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 106161 soc.cpu.instr_jalr
.sym 106162 soc.cpu.instr_bgeu
.sym 106163 soc.cpu.instr_waitirq
.sym 106164 soc.cpu.instr_and
.sym 106165 soc.cpu.instr_sh_SB_LUT4_I0_O[0]
.sym 106166 soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.sym 106167 soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.sym 106168 soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.sym 106170 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 106171 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 106172 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 106175 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 106176 UART_RX_SB_LUT4_I1_I0[3]
.sym 106177 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106178 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106179 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 106180 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106181 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 106182 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106183 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106184 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106186 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 106187 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 106188 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106191 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106192 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 106193 soc.cpu.instr_or_SB_LUT4_I0_O[0]
.sym 106194 soc.cpu.instr_or_SB_LUT4_I0_O[1]
.sym 106195 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 106196 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 106197 soc.cpu.instr_sll
.sym 106198 soc.cpu.instr_sub
.sym 106199 soc.cpu.instr_add
.sym 106200 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 106203 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106204 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106207 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 106208 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 106209 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106210 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 106211 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106212 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106213 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 106214 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106215 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106216 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 106217 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106218 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106219 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 106220 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 106223 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106224 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106227 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106228 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 106229 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106230 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106231 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106232 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 106235 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106236 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106237 soc.cpu.instr_xori
.sym 106238 soc.cpu.instr_addi
.sym 106239 soc.cpu.instr_lhu
.sym 106240 soc.cpu.instr_lbu
.sym 106243 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106244 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 106251 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 106252 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106255 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106256 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106258 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106259 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106260 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106263 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 106264 UART_RX_SB_LUT4_I1_I0[3]
.sym 106267 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106268 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106270 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 106271 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106272 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 106305 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 106306 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106307 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 106319 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106320 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 106326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 106327 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106328 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106330 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 106331 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106332 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106333 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 106335 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 106336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 106338 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106340 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 106341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 106342 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 106345 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 106346 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 106347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106348 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 106350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 106351 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 106353 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106354 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 106355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 106356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106357 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[1]
.sym 106359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I1[2]
.sym 106360 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 106363 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 106365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 106366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 106367 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 106370 soc.cpu.decoded_imm[0]
.sym 106371 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106373 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106374 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 106375 soc.cpu.cpuregs_rs1[0]
.sym 106376 soc.cpu.is_lui_auipc_jal
.sym 106377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 106378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 106379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 106381 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 106382 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106383 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 106384 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 106386 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 106388 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 106390 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 106391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106392 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 106394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 106395 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 106397 soc.cpu.instr_maskirq
.sym 106398 soc.cpu.irq_mask[0]
.sym 106399 soc.cpu.instr_timer
.sym 106400 soc.cpu.timer[0]
.sym 106401 soc.cpu.irq_pending[0]
.sym 106402 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 106403 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 106404 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 106405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 106406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 106407 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 106410 soc.cpu.decoded_imm[0]
.sym 106411 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 106414 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 106416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 106417 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106418 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106419 soc.cpu.cpu_state[3]
.sym 106420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106421 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 106423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 106425 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 106426 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106428 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 106430 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 106432 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106433 soc.cpu.cpuregs_rs1[1]
.sym 106437 soc.cpu.cpuregs_rs1[2]
.sym 106441 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106442 soc.cpu.cpuregs_rs1[1]
.sym 106443 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 106444 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 106445 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106446 soc.cpu.reg_pc[1]
.sym 106447 soc.cpu.cpuregs_rs1[1]
.sym 106448 soc.cpu.is_lui_auipc_jal
.sym 106449 soc.cpu.cpuregs_rs1[4]
.sym 106455 soc.cpu.instr_maskirq
.sym 106456 soc.cpu.irq_mask[1]
.sym 106457 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 106458 soc.cpu.count_cycle[2]
.sym 106459 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106460 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106461 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 106462 soc.cpu.count_cycle[1]
.sym 106463 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106464 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106465 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106466 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106467 soc.cpu.cpuregs_rs1[6]
.sym 106468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106469 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106471 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 106472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106473 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 106475 soc.cpu.cpuregs_rs1[5]
.sym 106476 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106477 soc.cpu.instr_timer
.sym 106478 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106479 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106480 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106481 soc.cpu.instr_maskirq
.sym 106482 soc.cpu.irq_mask[2]
.sym 106483 soc.cpu.instr_timer
.sym 106484 soc.cpu.timer[2]
.sym 106485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106486 soc.cpu.cpuregs_rs1[2]
.sym 106487 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 106488 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 106489 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106490 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 106491 soc.cpu.cpuregs_rs1[7]
.sym 106492 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106493 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106494 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 106495 soc.cpu.cpuregs_rs1[4]
.sym 106496 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106498 soc.cpu.timer[0]
.sym 106502 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106503 $PACKER_VCC_NET
.sym 106506 soc.cpu.timer[2]
.sym 106507 $PACKER_VCC_NET
.sym 106508 soc.cpu.timer_SB_CARRY_CI_CO[2]
.sym 106510 soc.cpu.timer[3]
.sym 106511 $PACKER_VCC_NET
.sym 106512 soc.cpu.timer_SB_CARRY_CI_CO[3]
.sym 106514 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 106515 $PACKER_VCC_NET
.sym 106516 soc.cpu.timer_SB_CARRY_CI_CO[4]
.sym 106518 soc.cpu.timer[5]
.sym 106519 $PACKER_VCC_NET
.sym 106520 soc.cpu.timer_SB_CARRY_CI_CO[5]
.sym 106522 soc.cpu.timer[6]
.sym 106523 $PACKER_VCC_NET
.sym 106524 soc.cpu.timer_SB_CARRY_CI_CO[6]
.sym 106526 soc.cpu.timer[7]
.sym 106527 $PACKER_VCC_NET
.sym 106528 soc.cpu.timer_SB_CARRY_CI_CO[7]
.sym 106530 soc.cpu.timer[8]
.sym 106531 $PACKER_VCC_NET
.sym 106532 soc.cpu.timer_SB_CARRY_CI_CO[8]
.sym 106534 soc.cpu.timer[9]
.sym 106535 $PACKER_VCC_NET
.sym 106536 soc.cpu.timer_SB_CARRY_CI_CO[9]
.sym 106538 soc.cpu.timer[10]
.sym 106539 $PACKER_VCC_NET
.sym 106540 soc.cpu.timer_SB_CARRY_CI_CO[10]
.sym 106542 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106543 $PACKER_VCC_NET
.sym 106544 soc.cpu.timer_SB_CARRY_CI_CO[11]
.sym 106546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106547 $PACKER_VCC_NET
.sym 106548 soc.cpu.timer_SB_CARRY_CI_CO[12]
.sym 106550 soc.cpu.timer[13]
.sym 106551 $PACKER_VCC_NET
.sym 106552 soc.cpu.timer_SB_CARRY_CI_CO[13]
.sym 106554 soc.cpu.timer[14]
.sym 106555 $PACKER_VCC_NET
.sym 106556 soc.cpu.timer_SB_CARRY_CI_CO[14]
.sym 106558 soc.cpu.timer[15]
.sym 106559 $PACKER_VCC_NET
.sym 106560 soc.cpu.timer_SB_CARRY_CI_CO[15]
.sym 106562 soc.cpu.timer[16]
.sym 106563 $PACKER_VCC_NET
.sym 106564 soc.cpu.timer_SB_CARRY_CI_CO[16]
.sym 106566 soc.cpu.timer[17]
.sym 106567 $PACKER_VCC_NET
.sym 106568 soc.cpu.timer_SB_CARRY_CI_CO[17]
.sym 106570 soc.cpu.timer[18]
.sym 106571 $PACKER_VCC_NET
.sym 106572 soc.cpu.timer_SB_CARRY_CI_CO[18]
.sym 106574 soc.cpu.timer[19]
.sym 106575 $PACKER_VCC_NET
.sym 106576 soc.cpu.timer_SB_CARRY_CI_CO[19]
.sym 106578 soc.cpu.timer[20]
.sym 106579 $PACKER_VCC_NET
.sym 106580 soc.cpu.timer_SB_CARRY_CI_CO[20]
.sym 106582 soc.cpu.timer[21]
.sym 106583 $PACKER_VCC_NET
.sym 106584 soc.cpu.timer_SB_CARRY_CI_CO[21]
.sym 106586 soc.cpu.timer[22]
.sym 106587 $PACKER_VCC_NET
.sym 106588 soc.cpu.timer_SB_CARRY_CI_CO[22]
.sym 106590 soc.cpu.timer[23]
.sym 106591 $PACKER_VCC_NET
.sym 106592 soc.cpu.timer_SB_CARRY_CI_CO[23]
.sym 106594 soc.cpu.timer[24]
.sym 106595 $PACKER_VCC_NET
.sym 106596 soc.cpu.timer_SB_CARRY_CI_CO[24]
.sym 106598 soc.cpu.timer[25]
.sym 106599 $PACKER_VCC_NET
.sym 106600 soc.cpu.timer_SB_CARRY_CI_CO[25]
.sym 106602 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106603 $PACKER_VCC_NET
.sym 106604 soc.cpu.timer_SB_CARRY_CI_CO[26]
.sym 106606 soc.cpu.timer[27]
.sym 106607 $PACKER_VCC_NET
.sym 106608 soc.cpu.timer_SB_CARRY_CI_CO[27]
.sym 106610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106611 $PACKER_VCC_NET
.sym 106612 soc.cpu.timer_SB_CARRY_CI_CO[28]
.sym 106614 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106615 $PACKER_VCC_NET
.sym 106616 soc.cpu.timer_SB_CARRY_CI_CO[29]
.sym 106618 soc.cpu.timer[30]
.sym 106619 $PACKER_VCC_NET
.sym 106620 soc.cpu.timer_SB_CARRY_CI_CO[30]
.sym 106622 soc.cpu.timer[31]
.sym 106623 $PACKER_VCC_NET
.sym 106624 soc.cpu.timer_SB_CARRY_CI_CO[31]
.sym 106625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 106627 soc.cpu.cpuregs_rs1[22]
.sym 106628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 106630 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 106631 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 106632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 106633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 106634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 106635 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 106636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 106637 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 106638 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 106639 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 106640 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 106641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106642 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 106643 soc.cpu.cpuregs_rs1[18]
.sym 106644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106646 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 106647 soc.cpu.cpuregs_rs1[21]
.sym 106648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 106650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 106651 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 106652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 106655 soc.cpu.irq_mask[1]
.sym 106656 soc.cpu.irq_pending[1]
.sym 106660 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 106664 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 106669 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106670 soc.cpu.reg_pc[10]
.sym 106671 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 106672 soc.cpu.is_lui_auipc_jal
.sym 106675 UART_RX_SB_LUT4_I1_I0[3]
.sym 106676 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 106678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 106679 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106680 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106682 soc.cpu.decoded_imm[4]
.sym 106683 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 106684 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106688 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 106689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 106690 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 106691 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106692 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106693 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106694 soc.cpu.reg_pc[13]
.sym 106695 soc.cpu.cpuregs_rs1[13]
.sym 106696 soc.cpu.is_lui_auipc_jal
.sym 106697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 106698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 106699 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106700 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106701 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106702 soc.cpu.reg_pc[11]
.sym 106703 soc.cpu.cpuregs_rs1[11]
.sym 106704 soc.cpu.is_lui_auipc_jal
.sym 106705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106706 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 106707 soc.cpu.cpuregs_rs1[24]
.sym 106708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 106711 soc.cpu.cpuregs_rs1[23]
.sym 106712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 106714 soc.cpu.mem_la_wdata[3]
.sym 106715 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 106716 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 106717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106718 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 106719 soc.cpu.cpuregs_rs1[19]
.sym 106720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106723 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 106724 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 106725 soc.cpu.timer[24]
.sym 106726 soc.cpu.timer[25]
.sym 106727 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106728 soc.cpu.timer[27]
.sym 106729 soc.cpu.timer[16]
.sym 106730 soc.cpu.timer[17]
.sym 106731 soc.cpu.timer[18]
.sym 106732 soc.cpu.timer[19]
.sym 106733 soc.cpu.timer[20]
.sym 106734 soc.cpu.timer[21]
.sym 106735 soc.cpu.timer[22]
.sym 106736 soc.cpu.timer[23]
.sym 106737 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106738 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106739 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106740 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 106741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 106742 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 106743 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106744 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 106748 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 106749 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106750 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106751 soc.cpu.timer[30]
.sym 106752 soc.cpu.timer[31]
.sym 106753 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[0]
.sym 106754 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106755 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 106756 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I3[3]
.sym 106757 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106758 soc.cpu.reg_pc[14]
.sym 106759 soc.cpu.cpuregs_rs1[14]
.sym 106760 soc.cpu.is_lui_auipc_jal
.sym 106761 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106762 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106764 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 106766 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 106769 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 106771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106772 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 106774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 106775 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106776 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106777 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106778 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 106779 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 106780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 106781 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 106782 soc.cpu.alu_out_SB_LUT4_O_10_I1[1]
.sym 106783 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 106784 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 106785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 106786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 106787 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106788 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 106790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 106791 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106792 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 106796 soc.cpu.pcpi_rs2[23]
.sym 106797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 106798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 106799 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106800 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106801 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 106802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 106803 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 106807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 106808 soc.cpu.pcpi_rs2[21]
.sym 106809 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106810 soc.cpu.reg_pc[18]
.sym 106811 soc.cpu.cpuregs_rs1[18]
.sym 106812 soc.cpu.is_lui_auipc_jal
.sym 106813 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106814 soc.cpu.reg_pc[19]
.sym 106815 soc.cpu.cpuregs_rs1[19]
.sym 106816 soc.cpu.is_lui_auipc_jal
.sym 106817 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106818 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 106819 soc.cpu.cpuregs_rs1[31]
.sym 106820 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106821 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106822 soc.cpu.reg_pc[16]
.sym 106823 soc.cpu.cpuregs_rs1[16]
.sym 106824 soc.cpu.is_lui_auipc_jal
.sym 106825 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106826 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 106827 soc.cpu.cpuregs_rs1[16]
.sym 106828 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106829 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106830 soc.cpu.reg_pc[21]
.sym 106831 soc.cpu.cpuregs_rs1[21]
.sym 106832 soc.cpu.is_lui_auipc_jal
.sym 106833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 106834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 106835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106836 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106837 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 106838 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 106839 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106840 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 106842 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 106843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 106845 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 106846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 106847 soc.cpu.cpuregs_rs1[20]
.sym 106848 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 106849 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106850 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 106853 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 106854 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 106857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 106858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 106859 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 106861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 106862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 106863 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 106866 soc.cpu.cpuregs_raddr2[4]
.sym 106867 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 106868 soc.cpu.is_slli_srli_srai
.sym 106869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 106870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 106871 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 106873 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106876 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 106878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 106879 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 106881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 106882 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 106883 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 106885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 106886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 106887 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 106889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 106890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 106891 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 106895 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106896 soc.cpu.instr_timer
.sym 106897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 106898 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106900 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 106902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 106903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 106905 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 106906 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 106909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 106910 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 106911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 106913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 106914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 106915 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106916 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 106917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 106918 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 106919 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 106921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 106922 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106923 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 106926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106927 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 106931 soc.cpu.instr_timer
.sym 106932 soc.cpu.timer[19]
.sym 106933 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 106934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 106935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 106937 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 106939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 106941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 106942 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106943 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 106945 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106946 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106947 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106948 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106951 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 106952 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106953 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106954 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 106955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 106956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 106957 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106958 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 106959 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106961 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106962 soc.cpu.reg_pc[30]
.sym 106963 soc.cpu.cpuregs_rs1[30]
.sym 106964 soc.cpu.is_lui_auipc_jal
.sym 106965 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 106967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 106968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 106969 soc.cpu.instr_timer
.sym 106970 soc.cpu.timer[18]
.sym 106971 soc.cpu.cpuregs_rs1[18]
.sym 106972 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 106973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 106974 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 106975 soc.cpu.instr_sll_SB_LUT4_I1_I0[3]
.sym 106976 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106979 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 106980 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106981 soc.cpu.cpu_state[3]
.sym 106982 soc.cpu.decoder_trigger
.sym 106983 soc.cpu.instr_jal
.sym 106984 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 106989 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 106990 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 106991 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106992 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106993 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106994 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106995 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106996 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 106997 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106998 soc.cpu.instr_jalr
.sym 106999 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 107000 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107001 soc.cpu.cpu_state[3]
.sym 107002 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 107003 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107004 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 107006 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 107007 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 107008 soc.cpu.cpu_state[3]
.sym 107010 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 107011 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 107012 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 107015 soc.cpu.irq_pending[25]
.sym 107016 soc.cpu.irq_mask[25]
.sym 107018 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 107019 UART_RX_SB_LUT4_I1_I0[3]
.sym 107020 soc.cpu.cpu_state[3]
.sym 107023 soc.cpu.cpu_state[1]
.sym 107024 UART_RX_SB_LUT4_I1_I0[3]
.sym 107027 soc.cpu.irq_pending[26]
.sym 107028 soc.cpu.irq_mask[26]
.sym 107029 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 107030 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107031 soc.cpu.decoder_trigger
.sym 107032 soc.cpu.cpu_state[1]
.sym 107033 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 107034 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107035 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 107036 UART_RX_SB_LUT4_I1_I0[3]
.sym 107039 soc.cpu.cpu_state[1]
.sym 107040 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 107043 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107044 UART_RX_SB_LUT4_I1_I0[3]
.sym 107046 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107047 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107048 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107051 soc.cpu.mem_do_rinst
.sym 107052 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 107055 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 107056 UART_RX_SB_LUT4_I1_I0[3]
.sym 107057 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107058 soc.cpu.cpu_state[0]
.sym 107059 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 107060 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 107061 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 107062 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 107063 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 107064 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 107066 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107067 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 107068 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 107069 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107070 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 107071 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107072 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 107075 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107076 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107078 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 107079 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 107080 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 107081 $PACKER_GND_NET
.sym 107085 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 107086 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107087 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[2]
.sym 107088 soc.cpu.latched_compr_SB_DFFE_Q_E_SB_LUT4_I1_O[3]
.sym 107091 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 107092 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 107093 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107094 soc.cpu.is_sll_srl_sra
.sym 107095 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107096 soc.cpu.is_slli_srli_srai
.sym 107099 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 107100 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.sym 107101 soc.cpu.is_slli_srli_srai
.sym 107102 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107103 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107104 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 107107 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107108 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107111 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107112 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 107115 soc.cpu.is_lui_auipc_jal
.sym 107116 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107117 soc.cpu.instr_sh_SB_LUT4_I1_O[0]
.sym 107118 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107119 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107120 soc.cpu.cpu_state[5]
.sym 107122 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107123 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107124 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 107126 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107127 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[3]
.sym 107128 soc.cpu.cpu_state[5]
.sym 107130 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107131 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107132 soc.cpu.instr_jalr
.sym 107133 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 107134 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107135 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107136 UART_RX_SB_LUT4_I1_I0[3]
.sym 107139 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 107140 soc.cpu.instr_sh
.sym 107141 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 107142 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 107143 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 107144 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 107145 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107146 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107147 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107148 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107149 soc.cpu.instr_sw_SB_LUT4_I3_O[0]
.sym 107150 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 107151 soc.cpu.instr_sw_SB_LUT4_I3_O[2]
.sym 107152 soc.cpu.instr_sw_SB_LUT4_I3_O[3]
.sym 107155 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 107156 soc.cpu.instr_sb
.sym 107158 soc.cpu.instr_sh
.sym 107159 soc.cpu.instr_sw
.sym 107160 soc.cpu.instr_sb
.sym 107161 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107162 soc.cpu.instr_sb_SB_LUT4_I3_O[1]
.sym 107163 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 107164 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 107167 soc.cpu.instr_sh_SB_LUT4_I3_I2[0]
.sym 107168 soc.cpu.instr_sw
.sym 107170 soc.cpu.instr_lw
.sym 107171 soc.cpu.instr_lbu
.sym 107172 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 107173 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107174 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107175 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 107176 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107177 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107178 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 107179 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107180 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107182 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107183 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 107184 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107186 soc.cpu.instr_lhu
.sym 107187 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 107188 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 107190 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 107191 soc.cpu.instr_lbu
.sym 107192 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 107193 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107194 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107195 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 107196 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 107198 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 107199 soc.cpu.instr_lhu
.sym 107200 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 107207 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 107208 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107211 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107212 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 107223 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107224 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 107288 soc.cpu.count_cycle[0]
.sym 107301 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 107303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 107304 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107313 soc.cpu.pcpi_rs2[18]
.sym 107314 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 107315 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107316 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 107317 soc.cpu.pcpi_rs2[16]
.sym 107318 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 107319 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107320 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 107329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 107330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 107331 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107332 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 107334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 107335 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107336 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107337 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107338 soc.cpu.reg_pc[2]
.sym 107339 soc.cpu.cpuregs_rs1[2]
.sym 107340 soc.cpu.is_lui_auipc_jal
.sym 107342 soc.cpu.count_cycle[0]
.sym 107343 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107344 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 107345 soc.cpu.cpuregs_rs1[0]
.sym 107349 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107350 soc.cpu.reg_pc[5]
.sym 107351 soc.cpu.cpuregs_rs1[5]
.sym 107352 soc.cpu.is_lui_auipc_jal
.sym 107353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 107354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 107355 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107356 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107357 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107358 soc.cpu.reg_pc[3]
.sym 107359 soc.cpu.cpuregs_rs1[3]
.sym 107360 soc.cpu.is_lui_auipc_jal
.sym 107362 soc.cpu.count_cycle[0]
.sym 107367 soc.cpu.count_cycle[1]
.sym 107368 soc.cpu.count_cycle[0]
.sym 107371 soc.cpu.count_cycle[2]
.sym 107372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 107375 soc.cpu.count_cycle[3]
.sym 107376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 107379 soc.cpu.count_cycle[4]
.sym 107380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 107383 soc.cpu.count_cycle[5]
.sym 107384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107387 soc.cpu.count_cycle[6]
.sym 107388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 107391 soc.cpu.count_cycle[7]
.sym 107392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 107395 soc.cpu.count_cycle[8]
.sym 107396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 107399 soc.cpu.count_cycle[9]
.sym 107400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 107403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 107407 soc.cpu.count_cycle[11]
.sym 107408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 107411 soc.cpu.count_cycle[12]
.sym 107412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 107415 soc.cpu.count_cycle[13]
.sym 107416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 107419 soc.cpu.count_cycle[14]
.sym 107420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 107423 soc.cpu.count_cycle[15]
.sym 107424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 107427 soc.cpu.count_cycle[16]
.sym 107428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 107431 soc.cpu.count_cycle[17]
.sym 107432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 107435 soc.cpu.count_cycle[18]
.sym 107436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 107439 soc.cpu.count_cycle[19]
.sym 107440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 107443 soc.cpu.count_cycle[20]
.sym 107444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 107447 soc.cpu.count_cycle[21]
.sym 107448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 107451 soc.cpu.count_cycle[22]
.sym 107452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 107455 soc.cpu.count_cycle[23]
.sym 107456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 107459 soc.cpu.count_cycle[24]
.sym 107460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 107463 soc.cpu.count_cycle[25]
.sym 107464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 107467 soc.cpu.count_cycle[26]
.sym 107468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 107471 soc.cpu.count_cycle[27]
.sym 107472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 107475 soc.cpu.count_cycle[28]
.sym 107476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 107479 soc.cpu.count_cycle[29]
.sym 107480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 107483 soc.cpu.count_cycle[30]
.sym 107484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 107487 soc.cpu.count_cycle[31]
.sym 107488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 107491 soc.cpu.count_cycle[32]
.sym 107492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 107495 soc.cpu.count_cycle[33]
.sym 107496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 107499 soc.cpu.count_cycle[34]
.sym 107500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 107503 soc.cpu.count_cycle[35]
.sym 107504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 107507 soc.cpu.count_cycle[36]
.sym 107508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 107511 soc.cpu.count_cycle[37]
.sym 107512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 107515 soc.cpu.count_cycle[38]
.sym 107516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 107519 soc.cpu.count_cycle[39]
.sym 107520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 107523 soc.cpu.count_cycle[40]
.sym 107524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 107527 soc.cpu.count_cycle[41]
.sym 107528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 107531 soc.cpu.count_cycle[42]
.sym 107532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 107535 soc.cpu.count_cycle[43]
.sym 107536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 107539 soc.cpu.count_cycle[44]
.sym 107540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 107543 soc.cpu.count_cycle[45]
.sym 107544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 107547 soc.cpu.count_cycle[46]
.sym 107548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 107551 soc.cpu.count_cycle[47]
.sym 107552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 107555 soc.cpu.count_cycle[48]
.sym 107556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 107559 soc.cpu.count_cycle[49]
.sym 107560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 107563 soc.cpu.count_cycle[50]
.sym 107564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 107567 soc.cpu.count_cycle[51]
.sym 107568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 107571 soc.cpu.count_cycle[52]
.sym 107572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 107575 soc.cpu.count_cycle[53]
.sym 107576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 107579 soc.cpu.count_cycle[54]
.sym 107580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 107583 soc.cpu.count_cycle[55]
.sym 107584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 107587 soc.cpu.count_cycle[56]
.sym 107588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 107591 soc.cpu.count_cycle[57]
.sym 107592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 107595 soc.cpu.count_cycle[58]
.sym 107596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 107599 soc.cpu.count_cycle[59]
.sym 107600 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 107603 soc.cpu.count_cycle[60]
.sym 107604 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 107607 soc.cpu.count_cycle[61]
.sym 107608 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 107611 soc.cpu.count_cycle[62]
.sym 107612 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 107615 soc.cpu.count_cycle[63]
.sym 107616 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 107617 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107618 soc.cpu.count_instr[63]
.sym 107619 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 107620 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107621 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 107622 soc.cpu.count_instr[31]
.sym 107623 soc.cpu.instr_rdcycleh
.sym 107624 soc.cpu.count_cycle[63]
.sym 107626 soc.cpu.count_cycle[58]
.sym 107627 soc.cpu.instr_rdcycleh
.sym 107628 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 107630 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 107631 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107632 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107633 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107634 soc.cpu.count_instr[53]
.sym 107635 soc.cpu.instr_rdcycleh
.sym 107636 soc.cpu.count_cycle[53]
.sym 107638 soc.cpu.count_cycle[21]
.sym 107639 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107640 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107642 soc.cpu.count_cycle[31]
.sym 107643 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107644 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107646 soc.cpu.count_cycle[51]
.sym 107647 soc.cpu.instr_rdcycleh
.sym 107648 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107649 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107650 soc.cpu.reg_pc[9]
.sym 107651 soc.cpu.cpuregs_rs1[9]
.sym 107652 soc.cpu.is_lui_auipc_jal
.sym 107654 soc.cpu.decoded_imm[2]
.sym 107655 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 107656 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 107658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 107659 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107660 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107662 soc.cpu.decoded_imm[3]
.sym 107663 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 107664 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 107666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 107667 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107668 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 107670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 107671 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107672 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107673 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107674 soc.cpu.count_cycle[19]
.sym 107675 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107676 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 107678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 107679 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107680 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107682 soc.cpu.decoded_imm[0]
.sym 107683 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 107686 soc.cpu.decoded_imm[1]
.sym 107687 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 107688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 107690 soc.cpu.decoded_imm[2]
.sym 107691 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 107692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107694 soc.cpu.decoded_imm[3]
.sym 107695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 107696 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107698 soc.cpu.decoded_imm[4]
.sym 107699 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 107700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 107702 soc.cpu.decoded_imm[5]
.sym 107703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 107704 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107706 soc.cpu.decoded_imm[6]
.sym 107707 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 107708 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107710 soc.cpu.decoded_imm[7]
.sym 107711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 107712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107714 soc.cpu.decoded_imm[8]
.sym 107715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 107716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 107718 soc.cpu.decoded_imm[9]
.sym 107719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 107720 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 107722 soc.cpu.decoded_imm[10]
.sym 107723 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 107724 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 107726 soc.cpu.decoded_imm[11]
.sym 107727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 107728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 107730 soc.cpu.decoded_imm[12]
.sym 107731 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 107732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 107734 soc.cpu.decoded_imm[13]
.sym 107735 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 107736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 107738 soc.cpu.decoded_imm[14]
.sym 107739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 107740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 107742 soc.cpu.decoded_imm[15]
.sym 107743 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 107746 soc.cpu.decoded_imm[16]
.sym 107747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 107748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 107750 soc.cpu.decoded_imm[17]
.sym 107751 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 107752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 107754 soc.cpu.decoded_imm[18]
.sym 107755 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 107756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 107758 soc.cpu.decoded_imm[19]
.sym 107759 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 107760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 107762 soc.cpu.decoded_imm[20]
.sym 107763 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 107764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 107766 soc.cpu.decoded_imm[21]
.sym 107767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 107768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 107770 soc.cpu.decoded_imm[22]
.sym 107771 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 107772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 107774 soc.cpu.decoded_imm[23]
.sym 107775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 107776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 107778 soc.cpu.decoded_imm[24]
.sym 107779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 107780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 107782 soc.cpu.decoded_imm[25]
.sym 107783 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 107784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 107786 soc.cpu.decoded_imm[26]
.sym 107787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 107788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 107790 soc.cpu.decoded_imm[27]
.sym 107791 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 107792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 107794 soc.cpu.decoded_imm[28]
.sym 107795 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 107796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 107798 soc.cpu.decoded_imm[29]
.sym 107799 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 107800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 107802 soc.cpu.decoded_imm[30]
.sym 107803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 107804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 107806 soc.cpu.decoded_imm[31]
.sym 107807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 107808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 107809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 107810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 107811 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107812 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107813 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107814 soc.cpu.count_cycle[25]
.sym 107815 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107816 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 107818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 107819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107820 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107822 soc.cpu.count_instr[57]
.sym 107823 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107825 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 107826 soc.cpu.count_instr[25]
.sym 107827 soc.cpu.instr_rdcycleh
.sym 107828 soc.cpu.count_cycle[57]
.sym 107830 soc.cpu.cpuregs_raddr2[3]
.sym 107831 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 107832 soc.cpu.is_slli_srli_srai
.sym 107833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 107834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 107835 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107836 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107837 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 107838 soc.cpu.count_cycle[26]
.sym 107839 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107840 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107841 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107842 soc.cpu.reg_pc[20]
.sym 107843 soc.cpu.cpuregs_rs1[20]
.sym 107844 soc.cpu.is_lui_auipc_jal
.sym 107845 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107846 soc.cpu.reg_pc[24]
.sym 107847 soc.cpu.cpuregs_rs1[24]
.sym 107848 soc.cpu.is_lui_auipc_jal
.sym 107849 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107850 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107851 soc.cpu.cpuregs_rs1[17]
.sym 107852 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107853 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107854 soc.cpu.reg_pc[31]
.sym 107855 soc.cpu.cpuregs_rs1[31]
.sym 107856 soc.cpu.is_lui_auipc_jal
.sym 107857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 107858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 107859 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107860 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107863 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107864 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 107866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 107867 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107868 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107869 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107870 soc.cpu.reg_pc[17]
.sym 107871 soc.cpu.cpuregs_rs1[17]
.sym 107872 soc.cpu.is_lui_auipc_jal
.sym 107873 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107875 soc.cpu.cpuregs_rs1[30]
.sym 107876 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107877 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107878 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 107879 soc.cpu.cpuregs_rs1[27]
.sym 107880 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107881 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107882 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107883 soc.cpu.cpuregs_rs1[28]
.sym 107884 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107885 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107886 soc.cpu.reg_pc[26]
.sym 107887 soc.cpu.cpuregs_rs1[26]
.sym 107888 soc.cpu.is_lui_auipc_jal
.sym 107889 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107891 soc.cpu.cpuregs_rs1[26]
.sym 107892 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107893 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107894 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107895 soc.cpu.cpuregs_rs1[29]
.sym 107896 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107897 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 107898 soc.cpu.cpuregs_rs1[19]
.sym 107899 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107900 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107901 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 107902 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107903 soc.cpu.cpuregs_rs1[25]
.sym 107904 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 107907 soc.cpu.irq_state[1]
.sym 107908 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 107909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 107911 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107912 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 107914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 107915 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107916 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107917 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107918 soc.cpu.reg_pc[25]
.sym 107919 soc.cpu.cpuregs_rs1[25]
.sym 107920 soc.cpu.is_lui_auipc_jal
.sym 107921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 107922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 107923 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 107924 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107925 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107926 soc.cpu.reg_pc[27]
.sym 107927 soc.cpu.cpuregs_rs1[27]
.sym 107928 soc.cpu.is_lui_auipc_jal
.sym 107929 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 107935 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 107936 soc.cpu.latched_store
.sym 107938 soc.cpu.irq_active
.sym 107939 soc.cpu.irq_delay
.sym 107940 soc.cpu.decoder_trigger
.sym 107941 soc.cpu.cpuregs_rs1[26]
.sym 107942 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 107943 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 107944 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107946 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 107947 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 107948 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 107949 soc.cpu.irq_active
.sym 107953 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 107954 soc.cpu.cpuregs_rs1[31]
.sym 107955 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107956 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 107957 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107958 soc.cpu.instr_timer
.sym 107959 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107960 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107963 soc.cpu.irq_state[1]
.sym 107964 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 107965 soc.cpu.instr_maskirq
.sym 107966 soc.cpu.irq_mask[31]
.sym 107967 soc.cpu.instr_timer
.sym 107968 soc.cpu.timer[31]
.sym 107971 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 107972 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107974 soc.cpu.decoded_imm[18]
.sym 107975 soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 107976 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107978 soc.cpu.decoded_imm[16]
.sym 107979 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 107980 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107981 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 107982 soc.cpu.cpuregs_rs1[25]
.sym 107983 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107984 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107985 soc.cpu.instr_maskirq
.sym 107986 soc.cpu.irq_mask[25]
.sym 107987 soc.cpu.instr_timer
.sym 107988 soc.cpu.timer[25]
.sym 107989 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 107990 soc.cpu.irq_pending[25]
.sym 107991 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 107992 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 107994 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 107995 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 107996 soc.cpu.cpu_state[3]
.sym 107999 soc.cpu.instr_maskirq
.sym 108000 soc.cpu.irq_mask[26]
.sym 108003 soc.cpu.irq_mask[25]
.sym 108004 soc.cpu.irq_pending[25]
.sym 108007 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 108008 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 108009 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 108010 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 108011 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[2]
.sym 108012 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 108015 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 108016 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 108018 soc.cpu.instr_jal
.sym 108019 soc.cpu.decoder_trigger
.sym 108020 soc.cpu.cpu_state[1]
.sym 108023 soc.cpu.instr_jalr
.sym 108024 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108025 soc.cpu.decoder_trigger
.sym 108026 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 108027 soc.cpu.cpu_state[1]
.sym 108028 UART_RX_SB_LUT4_I1_I0[3]
.sym 108031 soc.cpu.irq_mask[26]
.sym 108032 soc.cpu.irq_pending[26]
.sym 108033 soc.cpu.cpuregs_rs1[26]
.sym 108037 soc.cpu.cpuregs_rs1[25]
.sym 108042 soc.cpu.do_waitirq
.sym 108043 soc.cpu.decoder_trigger
.sym 108044 soc.cpu.instr_waitirq
.sym 108047 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 108048 UART_RX_SB_LUT4_I1_I0[3]
.sym 108049 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 108050 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 108051 soc.cpu.cpu_state[5]
.sym 108052 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 108053 soc.cpu.do_waitirq
.sym 108054 soc.cpu.decoder_trigger
.sym 108055 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 108056 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 108057 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 108058 soc.cpu.instr_jal
.sym 108059 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 108060 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 108062 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[1]
.sym 108063 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[0]
.sym 108064 soc.cpu.cpu_state[1]
.sym 108065 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 108070 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 108071 UART_RX_SB_LUT4_I1_I0[3]
.sym 108072 soc.cpu.instr_lhu_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 108081 soc.cpu.cpu_state[5]
.sym 108082 soc.cpu.cpu_state[1]
.sym 108083 soc.cpu.instr_lhu_SB_LUT4_I1_O[2]
.sym 108084 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 108087 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 108088 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 108090 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108091 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 108092 UART_RX_SB_LUT4_I1_I0[3]
.sym 108094 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 108095 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 108096 soc.cpu.instr_jal
.sym 108098 soc.cpu.cpu_state[3]
.sym 108099 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 108100 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 108103 soc.cpu.decoder_trigger_SB_LUT4_I2_1_O[3]
.sym 108104 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 108107 UART_RX_SB_LUT4_I1_I0[3]
.sym 108108 soc.cpu.cpu_state[1]
.sym 108111 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 108112 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 108115 soc.cpu.decoder_pseudo_trigger
.sym 108116 soc.cpu.decoder_trigger
.sym 108118 soc.cpu.instr_lw
.sym 108119 soc.cpu.instr_lw_SB_LUT4_I1_I2[2]
.sym 108120 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 108121 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 108125 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108126 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 108127 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 108128 UART_RX_SB_LUT4_I1_I0[3]
.sym 108133 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 108134 soc.cpu.cpu_state[1]
.sym 108135 soc.cpu.cpu_state[3]
.sym 108136 UART_RX_SB_LUT4_I1_I0[3]
.sym 108141 $PACKER_GND_NET
.sym 108181 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 108193 soc.memory.rdata_0[16]
.sym 108194 soc.memory.rdata_1[16]
.sym 108195 iomem_addr[16]
.sym 108196 flash_clk_SB_LUT4_I1_I2[3]
.sym 108201 soc.memory.rdata_0[25]
.sym 108202 soc.memory.rdata_1[25]
.sym 108203 iomem_addr[16]
.sym 108204 flash_clk_SB_LUT4_I1_I2[3]
.sym 108209 soc.memory.rdata_0[21]
.sym 108210 soc.memory.rdata_1[21]
.sym 108211 iomem_addr[16]
.sym 108212 flash_clk_SB_LUT4_I1_I2[3]
.sym 108265 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 108266 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108267 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108268 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 108269 soc.cpu.pcpi_rs2[21]
.sym 108270 soc.cpu.mem_la_wdata[5]
.sym 108271 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108272 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108274 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108275 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 108276 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 108277 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108278 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108279 soc.cpu.pcpi_rs2[30]
.sym 108280 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 108289 soc.cpu.instr_maskirq
.sym 108290 soc.cpu.irq_mask[5]
.sym 108291 soc.cpu.instr_timer
.sym 108292 soc.cpu.timer[5]
.sym 108295 soc.cpu.cpuregs_rs1[3]
.sym 108296 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108297 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108298 soc.cpu.count_cycle[3]
.sym 108299 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 108300 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108301 soc.cpu.cpuregs_rs1[5]
.sym 108305 soc.cpu.instr_maskirq
.sym 108306 soc.cpu.irq_mask[3]
.sym 108307 soc.cpu.instr_timer
.sym 108308 soc.cpu.timer[3]
.sym 108310 soc.cpu.count_instr[0]
.sym 108311 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108313 soc.cpu.cpuregs_rs1[3]
.sym 108317 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 108318 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 108319 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 108320 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108323 soc.cpu.instr_maskirq
.sym 108324 soc.cpu.irq_mask[4]
.sym 108326 soc.cpu.count_instr[4]
.sym 108327 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108328 soc.cpu.instr_rdinstrh_SB_LUT4_I0_1_O[2]
.sym 108329 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108330 soc.cpu.reg_pc[4]
.sym 108331 soc.cpu.cpuregs_rs1[4]
.sym 108332 soc.cpu.is_lui_auipc_jal
.sym 108333 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108334 soc.cpu.count_cycle[4]
.sym 108335 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 108336 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108337 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108338 soc.cpu.instr_timer
.sym 108339 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108340 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108341 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108342 soc.cpu.count_cycle[5]
.sym 108343 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 108344 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108346 soc.cpu.count_cycle[7]
.sym 108347 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108349 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108350 soc.cpu.cpuregs_rs1[5]
.sym 108351 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108352 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108353 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108354 soc.cpu.count_instr[6]
.sym 108355 soc.cpu.instr_rdcycleh
.sym 108356 soc.cpu.count_cycle[38]
.sym 108358 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 108359 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108360 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108361 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108362 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108363 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108364 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108365 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108366 soc.cpu.count_instr[38]
.sym 108367 soc.cpu.instr_rdinstrh_SB_LUT4_I0_I2[2]
.sym 108368 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108370 soc.cpu.count_cycle[6]
.sym 108371 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108372 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 108373 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108374 soc.cpu.count_cycle[12]
.sym 108375 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108376 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108377 soc.cpu.cpuregs_rs1[4]
.sym 108378 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108379 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108380 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108382 soc.cpu.count_instr[12]
.sym 108383 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108384 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108385 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 108386 soc.cpu.mem_la_wdata[3]
.sym 108387 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108388 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108389 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108390 soc.cpu.reg_pc[7]
.sym 108391 soc.cpu.cpuregs_rs1[7]
.sym 108392 soc.cpu.is_lui_auipc_jal
.sym 108394 soc.cpu.count_cycle[37]
.sym 108395 soc.cpu.instr_rdcycleh
.sym 108396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108397 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 108398 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 108399 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108400 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108401 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[2]
.sym 108402 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 108403 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108404 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108405 soc.cpu.count_instr[5]
.sym 108406 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108407 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108408 soc.cpu.count_instr[37]
.sym 108409 soc.cpu.pcpi_rs2[23]
.sym 108410 soc.cpu.mem_la_wdata[7]
.sym 108411 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108412 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108413 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 108414 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 108415 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108416 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108417 soc.cpu.instr_maskirq
.sym 108418 soc.cpu.irq_mask[10]
.sym 108419 soc.cpu.instr_timer
.sym 108420 soc.cpu.timer[10]
.sym 108422 soc.cpu.count_cycle[33]
.sym 108423 soc.cpu.instr_rdcycleh
.sym 108424 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108425 soc.cpu.count_instr[2]
.sym 108426 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108427 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108428 soc.cpu.count_instr[34]
.sym 108429 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108430 soc.cpu.count_instr[8]
.sym 108431 soc.cpu.instr_rdcycleh
.sym 108432 soc.cpu.count_cycle[40]
.sym 108434 soc.cpu.count_cycle[34]
.sym 108435 soc.cpu.instr_rdcycleh
.sym 108436 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108437 soc.cpu.count_instr[1]
.sym 108438 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108439 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108440 soc.cpu.count_instr[33]
.sym 108443 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108444 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108445 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108446 soc.cpu.count_instr[40]
.sym 108447 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108448 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108451 soc.cpu.irq_mask[0]
.sym 108452 soc.cpu.irq_pending[0]
.sym 108453 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108454 soc.cpu.count_instr[39]
.sym 108455 soc.cpu.instr_rdcycleh
.sym 108456 soc.cpu.count_cycle[39]
.sym 108457 soc.cpu.instr_maskirq
.sym 108458 soc.cpu.irq_mask[8]
.sym 108459 soc.cpu.instr_timer
.sym 108460 soc.cpu.timer[8]
.sym 108461 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108462 soc.cpu.count_instr[35]
.sym 108463 soc.cpu.instr_rdcycleh
.sym 108464 soc.cpu.count_cycle[35]
.sym 108465 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108466 soc.cpu.count_instr[36]
.sym 108467 soc.cpu.instr_rdcycleh
.sym 108468 soc.cpu.count_cycle[36]
.sym 108469 soc.cpu.count_cycle[8]
.sym 108470 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 108471 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108472 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108473 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108474 soc.cpu.count_instr[32]
.sym 108475 soc.cpu.instr_rdcycleh
.sym 108476 soc.cpu.count_cycle[32]
.sym 108477 soc.cpu.cpuregs_rs1[8]
.sym 108478 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108479 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108480 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108482 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 108483 soc.cpu.count_cycle[9]
.sym 108484 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 108485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108486 soc.cpu.count_instr[9]
.sym 108487 soc.cpu.instr_rdcycleh
.sym 108488 soc.cpu.count_cycle[41]
.sym 108493 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108494 soc.cpu.count_instr[42]
.sym 108495 soc.cpu.instr_rdcycleh
.sym 108496 soc.cpu.count_cycle[42]
.sym 108497 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108498 soc.cpu.count_instr[44]
.sym 108499 soc.cpu.instr_rdcycleh
.sym 108500 soc.cpu.count_cycle[44]
.sym 108501 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108502 soc.cpu.count_instr[16]
.sym 108503 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108504 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108505 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108506 soc.cpu.count_instr[45]
.sym 108507 soc.cpu.instr_rdcycleh
.sym 108508 soc.cpu.count_cycle[45]
.sym 108509 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108510 soc.cpu.count_instr[41]
.sym 108511 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 108512 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108514 soc.cpu.count_cycle[22]
.sym 108515 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108516 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108517 soc.cpu.count_cycle[17]
.sym 108518 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108519 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108520 soc.cpu.instr_maskirq
.sym 108521 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108522 soc.cpu.count_instr[49]
.sym 108523 soc.cpu.instr_rdcycleh
.sym 108524 soc.cpu.count_cycle[49]
.sym 108526 soc.cpu.count_instr[17]
.sym 108527 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108528 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108529 soc.cpu.count_instr[18]
.sym 108530 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108531 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108532 soc.cpu.count_instr[50]
.sym 108533 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108534 soc.cpu.count_instr[54]
.sym 108535 soc.cpu.instr_rdcycleh
.sym 108536 soc.cpu.count_cycle[54]
.sym 108538 soc.cpu.count_cycle[50]
.sym 108539 soc.cpu.instr_rdcycleh
.sym 108540 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108541 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108542 soc.cpu.count_cycle[18]
.sym 108543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 108544 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108545 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108546 soc.cpu.count_instr[20]
.sym 108547 soc.cpu.instr_rdcycleh
.sym 108548 soc.cpu.count_cycle[52]
.sym 108549 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108550 soc.cpu.count_instr[59]
.sym 108551 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108552 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108554 soc.cpu.count_instr[52]
.sym 108555 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108556 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108558 soc.cpu.count_instr[56]
.sym 108559 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108562 soc.cpu.count_cycle[27]
.sym 108563 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108564 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108565 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108566 soc.cpu.count_instr[24]
.sym 108567 soc.cpu.instr_rdcycleh
.sym 108568 soc.cpu.count_cycle[56]
.sym 108569 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108570 soc.cpu.count_instr[27]
.sym 108571 soc.cpu.instr_rdcycleh
.sym 108572 soc.cpu.count_cycle[59]
.sym 108573 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108574 soc.cpu.count_instr[55]
.sym 108575 soc.cpu.instr_rdcycleh
.sym 108576 soc.cpu.count_cycle[55]
.sym 108577 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108578 soc.cpu.count_instr[21]
.sym 108579 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108580 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108581 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108582 soc.cpu.count_cycle[29]
.sym 108583 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108584 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108585 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108586 soc.cpu.count_instr[62]
.sym 108587 soc.cpu.instr_rdcycleh
.sym 108588 soc.cpu.count_cycle[62]
.sym 108594 soc.cpu.count_cycle[23]
.sym 108595 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108596 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108598 soc.cpu.decoded_imm[5]
.sym 108599 soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 108600 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108602 soc.cpu.count_cycle[61]
.sym 108603 soc.cpu.instr_rdcycleh
.sym 108604 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108606 soc.cpu.count_cycle[20]
.sym 108607 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108608 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 108609 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 108610 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 108611 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 108612 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 108613 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108614 soc.cpu.reg_pc[15]
.sym 108615 soc.cpu.cpuregs_rs1[15]
.sym 108616 soc.cpu.is_lui_auipc_jal
.sym 108618 soc.cpu.decoded_imm[7]
.sym 108619 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 108620 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108621 soc.cpu.irq_state[1]
.sym 108622 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 108623 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 108624 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 108626 soc.cpu.decoded_imm[8]
.sym 108627 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 108628 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108630 soc.cpu.decoded_imm[15]
.sym 108631 soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 108632 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108633 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108634 soc.cpu.reg_pc[8]
.sym 108635 soc.cpu.cpuregs_rs1[8]
.sym 108636 soc.cpu.is_lui_auipc_jal
.sym 108638 soc.cpu.decoded_imm[9]
.sym 108639 soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 108640 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108641 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 108642 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 108643 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108644 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108645 soc.cpu.cpuregs_wrdata[15]
.sym 108649 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 108650 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 108651 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108652 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108653 soc.cpu.cpuregs_wrdata[9]
.sym 108657 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 108658 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 108659 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108660 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108661 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 108662 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108663 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108664 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108665 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 108666 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108667 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108668 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108669 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 108670 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 108671 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108672 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108673 soc.cpu.alu_out_q[0]
.sym 108674 soc.cpu.reg_out[0]
.sym 108675 soc.cpu.latched_stalu
.sym 108676 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108677 soc.cpu.cpuregs_wrdata[13]
.sym 108681 soc.cpu.cpuregs_wrdata[1]
.sym 108685 soc.cpu.cpuregs_wrdata[7]
.sym 108689 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 108690 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 108691 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108692 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108693 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 108694 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 108695 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108696 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108697 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 108698 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108699 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108700 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108701 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 108702 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 108703 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108704 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108705 soc.cpu.cpuregs_wrdata[2]
.sym 108709 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 108710 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 108711 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108712 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108713 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108714 soc.cpu.cpuregs_rs1[21]
.sym 108715 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108716 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108717 soc.cpu.cpuregs_wrdata[4]
.sym 108721 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 108722 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 108723 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108724 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108725 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 108726 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 108727 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108728 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108729 soc.cpu.cpuregs_wrdata[0]
.sym 108733 soc.cpu.cpuregs_wrdata[8]
.sym 108738 soc.cpu.count_cycle[30]
.sym 108739 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108740 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108741 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 108742 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108743 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108744 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108746 soc.cpu.decoded_imm[14]
.sym 108747 soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 108748 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108749 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 108750 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108751 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108752 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108753 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 108754 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 108755 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108756 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108757 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 108758 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 108759 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108760 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108761 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 108762 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 108763 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108764 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108765 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 108766 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 108767 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108768 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108770 soc.cpu.decoded_imm[13]
.sym 108771 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 108772 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108773 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 108774 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 108775 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108776 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108777 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 108778 soc.cpu.count_instr[30]
.sym 108779 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108780 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108781 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 108782 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108783 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108784 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108785 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 108786 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 108787 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108788 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108789 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 108790 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 108791 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108792 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108794 soc.cpu.decoded_imm[10]
.sym 108795 soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 108796 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108797 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 108798 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 108799 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108800 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108801 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108802 soc.cpu.cpuregs_rs1[16]
.sym 108803 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 108804 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 108806 soc.cpu.cpuregs_raddr2[2]
.sym 108807 soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 108808 soc.cpu.is_slli_srli_srai
.sym 108809 soc.cpu.instr_maskirq
.sym 108810 soc.cpu.irq_mask[16]
.sym 108811 soc.cpu.instr_timer
.sym 108812 soc.cpu.timer[16]
.sym 108814 soc.cpu.decoded_imm[1]
.sym 108815 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 108816 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108817 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108818 soc.cpu.reg_pc[22]
.sym 108819 soc.cpu.cpuregs_rs1[22]
.sym 108820 soc.cpu.is_lui_auipc_jal
.sym 108821 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 108822 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 108823 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108824 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108826 soc.cpu.decoded_imm[0]
.sym 108827 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 108828 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108829 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 108830 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 108831 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108832 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108833 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108834 soc.cpu.count_cycle[24]
.sym 108835 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 108836 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108838 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108839 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108840 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108842 soc.cpu.cpuregs_raddr2[1]
.sym 108843 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 108844 soc.cpu.is_slli_srli_srai
.sym 108845 soc.cpu.instr_maskirq
.sym 108846 soc.cpu.irq_mask[20]
.sym 108847 soc.cpu.instr_timer
.sym 108848 soc.cpu.timer[20]
.sym 108849 soc.cpu.cpuregs_rs1[20]
.sym 108850 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108851 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 108852 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108853 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108854 soc.cpu.reg_pc[29]
.sym 108855 soc.cpu.cpuregs_rs1[29]
.sym 108856 soc.cpu.is_lui_auipc_jal
.sym 108857 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 108858 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 108859 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108860 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 108862 soc.cpu.cpuregs_raddr2[0]
.sym 108863 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 108864 soc.cpu.is_slli_srli_srai
.sym 108865 soc.cpu.instr_maskirq
.sym 108866 soc.cpu.irq_mask[24]
.sym 108867 soc.cpu.instr_timer
.sym 108868 soc.cpu.timer[24]
.sym 108869 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108870 soc.cpu.cpuregs_rs1[24]
.sym 108871 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]
.sym 108872 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3]
.sym 108874 soc.cpu.irq_mask[18]
.sym 108875 soc.cpu.instr_maskirq
.sym 108876 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 108877 soc.cpu.instr_maskirq
.sym 108878 soc.cpu.irq_mask[30]
.sym 108879 soc.cpu.instr_timer
.sym 108880 soc.cpu.timer[30]
.sym 108881 soc.cpu.cpuregs_rs1[20]
.sym 108885 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108886 soc.cpu.cpuregs_rs1[30]
.sym 108887 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108888 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108889 soc.cpu.instr_timer
.sym 108890 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 108891 soc.cpu.cpuregs_rs1[17]
.sym 108892 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108893 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108894 soc.cpu.reg_pc[28]
.sym 108895 soc.cpu.cpuregs_rs1[28]
.sym 108896 soc.cpu.is_lui_auipc_jal
.sym 108897 soc.cpu.instr_maskirq
.sym 108898 soc.cpu.irq_mask[27]
.sym 108899 soc.cpu.instr_timer
.sym 108900 soc.cpu.timer[27]
.sym 108901 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108902 soc.cpu.cpuregs_rs1[27]
.sym 108903 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108904 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108907 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 108908 soc.cpu.latched_store
.sym 108911 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108912 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 108913 soc.cpu.cpuregs_rs1[18]
.sym 108917 soc.cpu.cpuregs_rs1[16]
.sym 108921 soc.cpu.cpuregs_rs1[23]
.sym 108926 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 108927 soc.cpu.latched_store
.sym 108928 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 108929 soc.cpu.cpuregs_rs1[17]
.sym 108935 soc.cpu.instr_maskirq
.sym 108936 soc.cpu.irq_mask[29]
.sym 108937 soc.cpu.instr_timer
.sym 108938 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108939 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108940 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108942 soc.cpu.cpuregs_raddr2[2]
.sym 108943 soc.cpu.cpuregs_raddr2[3]
.sym 108944 soc.cpu.cpuregs_raddr2[4]
.sym 108945 soc.cpu.cpuregs_rs1[29]
.sym 108950 soc.cpu.cpuregs_raddr2[0]
.sym 108951 soc.cpu.cpuregs_raddr2[1]
.sym 108952 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_O_I3[2]
.sym 108953 soc.cpu.instr_timer
.sym 108954 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108955 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 108956 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 108957 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 108958 soc.cpu.cpuregs_rs1[29]
.sym 108959 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108960 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108961 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 108962 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 108963 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108964 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108965 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 108966 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 108967 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108968 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108969 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 108970 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 108971 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108972 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108973 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 108974 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108975 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108976 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108977 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 108978 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108979 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108980 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108981 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 108982 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 108983 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108984 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108985 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 108986 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 108987 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108988 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108989 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 108990 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 108991 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108992 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108993 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 108994 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 108995 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108996 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108997 soc.cpu.cpuregs_rs1[27]
.sym 109001 soc.cpu.cpuregs_rs1[31]
.sym 109005 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 109006 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 109007 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109008 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109009 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 109010 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 109011 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109012 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109013 soc.cpu.cpuregs_rs1[30]
.sym 109017 soc.cpu.cpuregs_rs1[24]
.sym 109021 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 109022 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 109023 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109024 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109025 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 109026 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 109027 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109028 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109030 soc.cpu.decoded_imm[22]
.sym 109031 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 109032 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109034 soc.cpu.decoded_imm[24]
.sym 109035 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 109036 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109038 soc.cpu.decoded_imm[21]
.sym 109039 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 109040 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109041 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 109042 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 109043 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109044 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109046 soc.cpu.decoded_imm[26]
.sym 109047 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 109048 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109049 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 109050 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 109051 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109052 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109053 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 109054 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 109055 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109056 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109059 soc.cpu.instr_rdcycle
.sym 109060 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 109061 soc.cpu.compressed_instr
.sym 109065 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 109066 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 109067 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109068 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109069 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 109070 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 109071 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109072 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109073 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 109074 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 109075 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109076 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109080 soc.cpu.cpuregs.wen
.sym 109081 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 109082 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 109083 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109084 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109085 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 109086 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 109087 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109088 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109090 soc.cpu.decoded_imm[29]
.sym 109091 soc.cpu.reg_op2_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 109092 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109093 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 109094 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 109095 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109096 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109098 soc.cpu.decoded_imm[30]
.sym 109099 soc.cpu.reg_op2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 109100 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109102 soc.cpu.decoded_imm[17]
.sym 109103 soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 109104 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109113 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 109114 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 109115 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109116 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109117 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 109118 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 109119 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109120 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109149 soc.cpu.cpu_state[3]
.sym 109153 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109154 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109155 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109156 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109157 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109158 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109159 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109160 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109169 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109170 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109171 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109172 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109173 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109174 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109175 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109176 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109248 soc.cpu.count_instr[0]
.sym 109254 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 109255 soc.cpu.instr_maskirq
.sym 109256 UART_RX_SB_LUT4_I1_I0[3]
.sym 109263 soc.cpu.irq_mask[5]
.sym 109264 soc.cpu.irq_pending[5]
.sym 109265 soc.cpu.instr_maskirq
.sym 109266 soc.cpu.irq_mask[6]
.sym 109267 soc.cpu.instr_timer
.sym 109268 soc.cpu.timer[6]
.sym 109271 soc.cpu.irq_pending[5]
.sym 109272 soc.cpu.irq_mask[5]
.sym 109273 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 109274 soc.cpu.cpuregs_rs1[6]
.sym 109275 soc.cpu.instr_timer_SB_LUT4_I2_O[2]
.sym 109276 soc.cpu.instr_timer_SB_LUT4_I2_O[3]
.sym 109278 soc.cpu.count_instr[3]
.sym 109279 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109280 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109282 soc.cpu.count_instr[0]
.sym 109287 soc.cpu.count_instr[1]
.sym 109288 soc.cpu.count_instr[0]
.sym 109291 soc.cpu.count_instr[2]
.sym 109292 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109295 soc.cpu.count_instr[3]
.sym 109296 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109299 soc.cpu.count_instr[4]
.sym 109300 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109303 soc.cpu.count_instr[5]
.sym 109304 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109307 soc.cpu.count_instr[6]
.sym 109308 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109311 soc.cpu.count_instr[7]
.sym 109312 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109315 soc.cpu.count_instr[8]
.sym 109316 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109319 soc.cpu.count_instr[9]
.sym 109320 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109323 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 109324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 109327 soc.cpu.count_instr[11]
.sym 109328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 109331 soc.cpu.count_instr[12]
.sym 109332 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 109335 soc.cpu.count_instr[13]
.sym 109336 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 109339 soc.cpu.count_instr[14]
.sym 109340 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 109343 soc.cpu.count_instr[15]
.sym 109344 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 109347 soc.cpu.count_instr[16]
.sym 109348 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 109351 soc.cpu.count_instr[17]
.sym 109352 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 109355 soc.cpu.count_instr[18]
.sym 109356 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 109359 soc.cpu.count_instr[19]
.sym 109360 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 109363 soc.cpu.count_instr[20]
.sym 109364 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 109367 soc.cpu.count_instr[21]
.sym 109368 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 109371 soc.cpu.count_instr[22]
.sym 109372 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 109375 soc.cpu.count_instr[23]
.sym 109376 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 109379 soc.cpu.count_instr[24]
.sym 109380 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 109383 soc.cpu.count_instr[25]
.sym 109384 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 109387 soc.cpu.count_instr[26]
.sym 109388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 109391 soc.cpu.count_instr[27]
.sym 109392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 109395 soc.cpu.count_instr[28]
.sym 109396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 109399 soc.cpu.count_instr[29]
.sym 109400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 109403 soc.cpu.count_instr[30]
.sym 109404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 109407 soc.cpu.count_instr[31]
.sym 109408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 109411 soc.cpu.count_instr[32]
.sym 109412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 109415 soc.cpu.count_instr[33]
.sym 109416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 109419 soc.cpu.count_instr[34]
.sym 109420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 109423 soc.cpu.count_instr[35]
.sym 109424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 109427 soc.cpu.count_instr[36]
.sym 109428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 109431 soc.cpu.count_instr[37]
.sym 109432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 109435 soc.cpu.count_instr[38]
.sym 109436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 109439 soc.cpu.count_instr[39]
.sym 109440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 109443 soc.cpu.count_instr[40]
.sym 109444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 109447 soc.cpu.count_instr[41]
.sym 109448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 109451 soc.cpu.count_instr[42]
.sym 109452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 109455 soc.cpu.count_instr[43]
.sym 109456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 109459 soc.cpu.count_instr[44]
.sym 109460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 109463 soc.cpu.count_instr[45]
.sym 109464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 109467 soc.cpu.count_instr[46]
.sym 109468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 109471 soc.cpu.count_instr[47]
.sym 109472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 109475 soc.cpu.count_instr[48]
.sym 109476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 109479 soc.cpu.count_instr[49]
.sym 109480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 109483 soc.cpu.count_instr[50]
.sym 109484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 109487 soc.cpu.count_instr[51]
.sym 109488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 109491 soc.cpu.count_instr[52]
.sym 109492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 109495 soc.cpu.count_instr[53]
.sym 109496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 109499 soc.cpu.count_instr[54]
.sym 109500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 109503 soc.cpu.count_instr[55]
.sym 109504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 109507 soc.cpu.count_instr[56]
.sym 109508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 109511 soc.cpu.count_instr[57]
.sym 109512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 109515 soc.cpu.count_instr[58]
.sym 109516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 109519 soc.cpu.count_instr[59]
.sym 109520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 109523 soc.cpu.count_instr[60]
.sym 109524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 109527 soc.cpu.count_instr[61]
.sym 109528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 109531 soc.cpu.count_instr[62]
.sym 109532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 109535 soc.cpu.count_instr[63]
.sym 109536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 109537 soc.cpu.count_instr[26]
.sym 109538 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109539 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109540 soc.cpu.count_instr[58]
.sym 109541 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109542 soc.cpu.count_instr[28]
.sym 109543 soc.cpu.instr_rdcycleh
.sym 109544 soc.cpu.count_cycle[60]
.sym 109545 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 109546 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109547 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 109548 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 109550 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 109551 soc.cpu.reg_pc[1]
.sym 109553 soc.cpu.count_instr[19]
.sym 109554 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109555 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109556 soc.cpu.count_instr[51]
.sym 109557 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109558 soc.cpu.reg_pc[6]
.sym 109559 soc.cpu.cpuregs_rs1[6]
.sym 109560 soc.cpu.is_lui_auipc_jal
.sym 109561 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 109562 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109563 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 109564 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 109565 soc.cpu.count_instr[29]
.sym 109566 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109567 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109568 soc.cpu.count_instr[61]
.sym 109569 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 109570 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109571 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 109572 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 109573 soc.cpu.alu_out_q[12]
.sym 109574 soc.cpu.reg_out[12]
.sym 109575 soc.cpu.latched_stalu
.sym 109576 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109578 soc.cpu.decoded_imm[12]
.sym 109579 soc.cpu.reg_op2_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 109580 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109581 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 109582 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109583 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109584 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 109587 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 109588 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 109589 soc.cpu.alu_out_q[15]
.sym 109590 soc.cpu.reg_out[15]
.sym 109591 soc.cpu.latched_stalu
.sym 109592 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109595 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 109596 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 109597 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109598 soc.cpu.reg_pc[12]
.sym 109599 soc.cpu.cpuregs_rs1[12]
.sym 109600 soc.cpu.is_lui_auipc_jal
.sym 109604 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 109605 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 109606 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 109607 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109608 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109609 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 109610 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 109611 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109612 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109613 soc.cpu.cpuregs_wrdata[12]
.sym 109617 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 109618 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109619 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 109620 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 109621 soc.cpu.cpuregs_wrdata[5]
.sym 109625 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 109626 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109627 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 109628 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 109629 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 109630 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109631 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109632 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 109634 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 109635 soc.cpu.reg_pc[1]
.sym 109638 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 109639 soc.cpu.reg_pc[2]
.sym 109640 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 109643 soc.cpu.reg_pc[3]
.sym 109644 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 109647 soc.cpu.reg_pc[4]
.sym 109648 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 109651 soc.cpu.reg_pc[5]
.sym 109652 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 109655 soc.cpu.reg_pc[6]
.sym 109656 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 109659 soc.cpu.reg_pc[7]
.sym 109660 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 109663 soc.cpu.reg_pc[8]
.sym 109664 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 109667 soc.cpu.reg_pc[9]
.sym 109668 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 109671 soc.cpu.reg_pc[10]
.sym 109672 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 109675 soc.cpu.reg_pc[11]
.sym 109676 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 109679 soc.cpu.reg_pc[12]
.sym 109680 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 109683 soc.cpu.reg_pc[13]
.sym 109684 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 109687 soc.cpu.reg_pc[14]
.sym 109688 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 109691 soc.cpu.reg_pc[15]
.sym 109692 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 109695 soc.cpu.reg_pc[16]
.sym 109696 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 109699 soc.cpu.reg_pc[17]
.sym 109700 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 109703 soc.cpu.reg_pc[18]
.sym 109704 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 109707 soc.cpu.reg_pc[19]
.sym 109708 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 109711 soc.cpu.reg_pc[20]
.sym 109712 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 109715 soc.cpu.reg_pc[21]
.sym 109716 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 109719 soc.cpu.reg_pc[22]
.sym 109720 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 109723 soc.cpu.reg_pc[23]
.sym 109724 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 109727 soc.cpu.reg_pc[24]
.sym 109728 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 109731 soc.cpu.reg_pc[25]
.sym 109732 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 109735 soc.cpu.reg_pc[26]
.sym 109736 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 109739 soc.cpu.reg_pc[27]
.sym 109740 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 109743 soc.cpu.reg_pc[28]
.sym 109744 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 109747 soc.cpu.reg_pc[29]
.sym 109748 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 109751 soc.cpu.reg_pc[30]
.sym 109752 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 109755 soc.cpu.reg_pc[31]
.sym 109756 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 109757 soc.cpu.cpuregs_rs1[21]
.sym 109761 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 109762 soc.cpu.cpuregs_rs1[23]
.sym 109763 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109764 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109766 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[0]
.sym 109767 soc.cpu.count_cycle[28]
.sym 109768 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 109769 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 109770 soc.cpu.count_instr[23]
.sym 109771 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109772 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 109777 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 109779 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 109780 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 109781 soc.cpu.instr_maskirq
.sym 109782 soc.cpu.irq_mask[23]
.sym 109783 soc.cpu.instr_timer
.sym 109784 soc.cpu.timer[23]
.sym 109785 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109786 soc.cpu.count_instr[60]
.sym 109787 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 109788 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109789 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109790 soc.cpu.reg_pc[23]
.sym 109791 soc.cpu.cpuregs_rs1[23]
.sym 109792 soc.cpu.is_lui_auipc_jal
.sym 109794 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 109795 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 109796 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[2]
.sym 109797 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 109799 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 109800 soc.cpu.irq_pending[18]
.sym 109801 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109802 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 109803 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 109804 soc.cpu.irq_state[1]
.sym 109805 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 109806 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109807 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 109808 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 109809 soc.cpu.alu_out_q[16]
.sym 109810 soc.cpu.reg_out[16]
.sym 109811 soc.cpu.latched_stalu
.sym 109812 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109813 soc.cpu.alu_out_q[16]
.sym 109814 soc.cpu.reg_out[16]
.sym 109815 soc.cpu.latched_stalu
.sym 109816 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109820 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109822 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 109823 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 109824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I3[2]
.sym 109825 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109826 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 109827 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 109828 soc.cpu.irq_state[1]
.sym 109829 soc.cpu.alu_out_q[23]
.sym 109830 soc.cpu.reg_out[23]
.sym 109831 soc.cpu.latched_stalu
.sym 109832 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109835 soc.cpu.irq_pending[20]
.sym 109836 soc.cpu.irq_mask[20]
.sym 109837 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 109838 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109839 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 109840 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 109841 soc.cpu.instr_maskirq
.sym 109842 soc.cpu.irq_mask[17]
.sym 109843 soc.cpu.instr_timer
.sym 109844 soc.cpu.timer[17]
.sym 109845 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 109846 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109847 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 109848 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 109851 soc.cpu.irq_mask[20]
.sym 109852 soc.cpu.irq_pending[20]
.sym 109855 soc.cpu.irq_pending[23]
.sym 109856 soc.cpu.irq_mask[23]
.sym 109857 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 109858 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 109859 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 109860 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 109863 soc.cpu.irq_mask[23]
.sym 109864 soc.cpu.irq_pending[23]
.sym 109865 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109866 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 109867 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 109868 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 109869 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109870 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 109871 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 109872 soc.cpu.irq_state[1]
.sym 109873 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 109874 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109875 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 109876 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 109878 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 109879 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109880 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 109881 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 109882 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109883 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 109884 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 109886 soc.cpu.irq_mask[18]
.sym 109887 soc.cpu.irq_pending[18]
.sym 109888 soc.cpu.irq_state[1]
.sym 109889 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 109890 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109891 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 109892 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 109895 soc.cpu.irq_pending[18]
.sym 109896 soc.cpu.irq_mask[18]
.sym 109899 soc.cpu.irq_pending[29]
.sym 109900 soc.cpu.irq_mask[29]
.sym 109901 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 109902 soc.cpu.cpuregs_rs1[28]
.sym 109903 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109904 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109905 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109906 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 109907 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 109908 soc.cpu.irq_state[1]
.sym 109911 soc.cpu.irq_pending[17]
.sym 109912 soc.cpu.irq_mask[17]
.sym 109915 soc.cpu.irq_mask[17]
.sym 109916 soc.cpu.irq_pending[17]
.sym 109917 soc.cpu.irq_mask[18]
.sym 109918 soc.cpu.irq_pending[18]
.sym 109919 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 109920 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 109923 soc.cpu.irq_mask[29]
.sym 109924 soc.cpu.irq_pending[29]
.sym 109925 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109926 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109927 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109928 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109929 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 109930 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109931 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 109932 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 109933 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109934 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 109935 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109936 soc.cpu.irq_state[1]
.sym 109937 soc.cpu.cpuregs_rs1[28]
.sym 109941 soc.cpu.cpuregs_rs1[19]
.sym 109947 soc.cpu.instr_maskirq
.sym 109948 soc.cpu.irq_mask[28]
.sym 109949 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 109950 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109951 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 109952 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 109953 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 109954 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 109955 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109956 soc.cpu.irq_state[1]
.sym 109957 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 109958 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109959 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 109960 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 109963 soc.cpu.irq_pending[30]
.sym 109964 soc.cpu.irq_mask[30]
.sym 109967 soc.cpu.irq_pending[31]
.sym 109968 soc.cpu.irq_mask[31]
.sym 109971 soc.cpu.irq_mask[31]
.sym 109972 soc.cpu.irq_pending[31]
.sym 109973 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 109974 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 109975 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109976 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109979 soc.cpu.irq_mask[30]
.sym 109980 soc.cpu.irq_pending[30]
.sym 109981 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 109982 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 109983 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 109984 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 109986 soc.cpu.decoded_imm[25]
.sym 109987 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 109988 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109991 soc.cpu.instr_waitirq
.sym 109992 soc.cpu.decoder_trigger
.sym 109993 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 109994 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 109995 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 109996 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 109997 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 109998 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 109999 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110000 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110002 soc.cpu.decoded_imm[23]
.sym 110003 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 110004 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110006 soc.cpu.decoded_imm[31]
.sym 110007 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 110008 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110010 soc.cpu.decoded_imm[20]
.sym 110011 soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 110012 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110013 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 110014 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 110015 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110016 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110017 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 110018 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 110019 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 110020 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 110021 soc.cpu.cpuregs_wrdata[25]
.sym 110025 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 110026 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 110027 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 110028 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 110029 soc.cpu.cpuregs_wrdata[18]
.sym 110033 soc.cpu.cpuregs_wrdata[23]
.sym 110037 soc.cpu.cpuregs_wrdata[31]
.sym 110041 soc.cpu.cpuregs_wrdata[20]
.sym 110045 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 110046 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 110047 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110048 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110049 soc.cpu.cpuregs_wrdata[17]
.sym 110057 soc.cpu.cpuregs_wrdata[28]
.sym 110065 soc.cpu.cpuregs_wrdata[16]
.sym 110069 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 110070 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 110071 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 110072 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 110073 soc.cpu.cpuregs_wrdata[30]
.sym 110077 soc.cpu.cpuregs_wrdata[29]
.sym 110085 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110086 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110087 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110088 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110089 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110090 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110091 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110092 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110190 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110191 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 110192 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 110198 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110199 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 110200 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 110201 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 110202 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110203 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110204 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 110205 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 110206 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110207 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110208 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 110209 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110210 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110211 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]
.sym 110212 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 110214 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110215 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 110216 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 110217 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 110218 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110219 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110220 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 110221 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110222 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110223 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 110224 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[3]
.sym 110225 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 110226 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110227 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110228 soc.cpu.mem_la_wdata[5]
.sym 110230 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110231 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 110232 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 110233 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110234 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110235 soc.cpu.pcpi_rs2[24]
.sym 110236 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 110237 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110238 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110239 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 110240 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 110243 soc.cpu.irq_pending[14]
.sym 110244 soc.cpu.irq_mask[14]
.sym 110247 soc.cpu.irq_pending[6]
.sym 110248 soc.cpu.irq_mask[6]
.sym 110249 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110250 soc.cpu.irq_pending[6]
.sym 110251 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110252 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 110255 soc.cpu.irq_pending[4]
.sym 110256 soc.cpu.irq_mask[4]
.sym 110259 soc.cpu.irq_pending[12]
.sym 110260 soc.cpu.irq_mask[12]
.sym 110263 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 110264 soc.cpu.irq_mask[10]
.sym 110265 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 110266 soc.cpu.count_instr[7]
.sym 110267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110268 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110271 soc.cpu.instr_maskirq
.sym 110272 soc.cpu.irq_mask[12]
.sym 110274 soc.cpu.count_cycle[14]
.sym 110275 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110276 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110278 soc.cpu.count_cycle[13]
.sym 110279 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110280 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110283 soc.cpu.irq_mask[6]
.sym 110284 soc.cpu.irq_pending[6]
.sym 110285 soc.cpu.irq_pending[4]
.sym 110286 soc.cpu.irq_pending[5]
.sym 110287 soc.cpu.irq_pending[6]
.sym 110288 soc.cpu.irq_pending[7]
.sym 110289 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110290 soc.cpu.cpuregs_rs1[12]
.sym 110291 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110292 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110293 soc.cpu.cpuregs_rs1[12]
.sym 110297 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 110298 soc.cpu.count_instr[13]
.sym 110299 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110300 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110301 soc.cpu.cpuregs_rs1[6]
.sym 110305 soc.cpu.instr_maskirq
.sym 110306 soc.cpu.irq_mask[7]
.sym 110307 soc.cpu.instr_timer
.sym 110308 soc.cpu.timer[7]
.sym 110311 soc.cpu.irq_mask[14]
.sym 110312 soc.cpu.irq_pending[14]
.sym 110313 soc.cpu.cpuregs_rs1[14]
.sym 110317 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110318 soc.cpu.count_cycle[15]
.sym 110319 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110320 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110321 soc.cpu.cpuregs_rs1[7]
.sym 110325 soc.cpu.instr_timer
.sym 110326 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110327 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 110329 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110330 soc.cpu.cpuregs_rs1[7]
.sym 110331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110334 soc.cpu.count_instr[15]
.sym 110335 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 110336 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110339 soc.cpu.irq_mask[10]
.sym 110340 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 110341 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 110345 soc.cpu.cpuregs_rs1[11]
.sym 110349 soc.cpu.instr_maskirq
.sym 110350 soc.cpu.irq_mask[13]
.sym 110351 soc.cpu.instr_timer
.sym 110352 soc.cpu.timer[13]
.sym 110353 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 110354 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110355 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 110356 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 110357 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110358 soc.cpu.count_cycle[11]
.sym 110359 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110360 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110361 soc.cpu.cpuregs_rs1[13]
.sym 110365 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110366 soc.cpu.cpuregs_rs1[13]
.sym 110367 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 110368 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 110369 soc.cpu.instr_maskirq
.sym 110370 soc.cpu.irq_mask[15]
.sym 110371 soc.cpu.instr_timer
.sym 110372 soc.cpu.timer[15]
.sym 110373 soc.cpu.cpuregs_rs1[15]
.sym 110377 soc.cpu.cpuregs_rs1[8]
.sym 110381 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 110382 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 110383 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 110384 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 110385 soc.cpu.count_instr[11]
.sym 110386 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 110387 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110388 soc.cpu.count_instr[43]
.sym 110390 soc.cpu.count_cycle[43]
.sym 110391 soc.cpu.instr_rdcycleh
.sym 110392 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110393 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110394 soc.cpu.cpuregs_rs1[15]
.sym 110395 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 110396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 110397 soc.cpu.irq_pending[12]
.sym 110398 soc.cpu.irq_pending[13]
.sym 110399 soc.cpu.irq_pending[14]
.sym 110400 soc.cpu.irq_pending[15]
.sym 110401 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110402 soc.cpu.count_instr[47]
.sym 110403 soc.cpu.instr_rdcycleh
.sym 110404 soc.cpu.count_cycle[47]
.sym 110407 soc.cpu.irq_pending[9]
.sym 110408 soc.cpu.irq_mask[9]
.sym 110409 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110410 soc.cpu.cpuregs_rs1[9]
.sym 110411 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 110412 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 110413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 110414 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 110415 soc.cpu.cpu_state[3]
.sym 110416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 110417 soc.cpu.irq_pending[0]
.sym 110418 soc.cpu.irq_pending[1]
.sym 110419 soc.cpu.irq_pending[2]
.sym 110420 soc.cpu.irq_pending[3]
.sym 110421 soc.cpu.instr_maskirq
.sym 110422 soc.cpu.irq_mask[9]
.sym 110423 soc.cpu.instr_timer
.sym 110424 soc.cpu.timer[9]
.sym 110427 soc.cpu.irq_pending[7]
.sym 110428 soc.cpu.irq_mask[7]
.sym 110429 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110430 soc.cpu.count_instr[46]
.sym 110431 soc.cpu.instr_rdcycleh
.sym 110432 soc.cpu.count_cycle[46]
.sym 110433 soc.cpu.irq_mask[2]
.sym 110434 soc.cpu.irq_pending[2]
.sym 110435 soc.cpu.irq_state[1]
.sym 110436 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 110439 soc.cpu.irq_mask[9]
.sym 110440 soc.cpu.irq_pending[9]
.sym 110441 soc.cpu.cpu_state[3]
.sym 110442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 110443 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110444 soc.cpu.irq_pending[14]
.sym 110445 soc.cpu.irq_mask[7]
.sym 110446 soc.cpu.irq_pending[7]
.sym 110447 soc.cpu.irq_state[1]
.sym 110448 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 110449 soc.cpu.cpuregs_rs1[9]
.sym 110454 soc.cpu.irq_mask[4]
.sym 110455 soc.cpu.irq_pending[4]
.sym 110456 soc.cpu.irq_state[1]
.sym 110457 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 110458 soc.cpu.count_instr[22]
.sym 110459 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110460 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110461 soc.cpu.irq_mask[7]
.sym 110462 soc.cpu.irq_pending[7]
.sym 110463 soc.cpu.irq_mask[4]
.sym 110464 soc.cpu.irq_pending[4]
.sym 110465 soc.cpu.alu_out_q[9]
.sym 110466 soc.cpu.reg_out[9]
.sym 110467 soc.cpu.latched_stalu
.sym 110468 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110469 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 110470 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110471 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 110472 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 110473 soc.cpu.alu_out_q[9]
.sym 110474 soc.cpu.reg_out[9]
.sym 110475 soc.cpu.latched_stalu
.sym 110476 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110477 soc.cpu.alu_out_q[4]
.sym 110478 soc.cpu.reg_out[4]
.sym 110479 soc.cpu.latched_stalu
.sym 110480 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110482 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 110483 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110484 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 110485 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 110486 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 110487 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 110488 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 110489 soc.cpu.alu_out_q[4]
.sym 110490 soc.cpu.reg_out[4]
.sym 110491 soc.cpu.latched_stalu
.sym 110492 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110493 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110494 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 110495 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 110496 soc.cpu.irq_state[1]
.sym 110497 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 110501 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110502 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 110503 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 110504 soc.cpu.irq_state[1]
.sym 110505 soc.cpu.alu_out_q[1]
.sym 110506 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 110507 soc.cpu.latched_stalu
.sym 110508 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110510 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110511 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 110512 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[2]
.sym 110513 soc.cpu.cpu_state[3]
.sym 110514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110515 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110516 soc.cpu.irq_pending[2]
.sym 110517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 110521 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 110522 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 110523 soc.cpu.cpu_state[3]
.sym 110524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 110526 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110527 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 110528 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[2]
.sym 110529 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 110533 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 110537 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110538 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 110539 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110540 soc.cpu.irq_state[1]
.sym 110541 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 110542 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 110543 soc.cpu.cpu_state[3]
.sym 110544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 110545 soc.cpu.alu_out_q[15]
.sym 110546 soc.cpu.reg_out[15]
.sym 110547 soc.cpu.latched_stalu
.sym 110548 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 110553 soc.cpu.irq_pending[1]
.sym 110554 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110555 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 110556 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 110557 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 110562 soc.cpu.decoded_imm[0]
.sym 110563 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110566 soc.cpu.decoded_imm[1]
.sym 110567 soc.cpu.reg_pc[1]
.sym 110568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 110570 soc.cpu.decoded_imm[2]
.sym 110571 soc.cpu.reg_pc[2]
.sym 110572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110574 soc.cpu.decoded_imm[3]
.sym 110575 soc.cpu.reg_pc[3]
.sym 110576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 110578 soc.cpu.decoded_imm[4]
.sym 110579 soc.cpu.reg_pc[4]
.sym 110580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 110582 soc.cpu.decoded_imm[5]
.sym 110583 soc.cpu.reg_pc[5]
.sym 110584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 110586 soc.cpu.decoded_imm[6]
.sym 110587 soc.cpu.reg_pc[6]
.sym 110588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 110590 soc.cpu.decoded_imm[7]
.sym 110591 soc.cpu.reg_pc[7]
.sym 110592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 110594 soc.cpu.decoded_imm[8]
.sym 110595 soc.cpu.reg_pc[8]
.sym 110596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 110598 soc.cpu.decoded_imm[9]
.sym 110599 soc.cpu.reg_pc[9]
.sym 110600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 110602 soc.cpu.decoded_imm[10]
.sym 110603 soc.cpu.reg_pc[10]
.sym 110604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 110606 soc.cpu.decoded_imm[11]
.sym 110607 soc.cpu.reg_pc[11]
.sym 110608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 110610 soc.cpu.decoded_imm[12]
.sym 110611 soc.cpu.reg_pc[12]
.sym 110612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 110614 soc.cpu.decoded_imm[13]
.sym 110615 soc.cpu.reg_pc[13]
.sym 110616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 110618 soc.cpu.decoded_imm[14]
.sym 110619 soc.cpu.reg_pc[14]
.sym 110620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 110622 soc.cpu.decoded_imm[15]
.sym 110623 soc.cpu.reg_pc[15]
.sym 110624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 110626 soc.cpu.decoded_imm[16]
.sym 110627 soc.cpu.reg_pc[16]
.sym 110628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 110630 soc.cpu.decoded_imm[17]
.sym 110631 soc.cpu.reg_pc[17]
.sym 110632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 110634 soc.cpu.decoded_imm[18]
.sym 110635 soc.cpu.reg_pc[18]
.sym 110636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 110638 soc.cpu.decoded_imm[19]
.sym 110639 soc.cpu.reg_pc[19]
.sym 110640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 110642 soc.cpu.decoded_imm[20]
.sym 110643 soc.cpu.reg_pc[20]
.sym 110644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 110646 soc.cpu.decoded_imm[21]
.sym 110647 soc.cpu.reg_pc[21]
.sym 110648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 110650 soc.cpu.decoded_imm[22]
.sym 110651 soc.cpu.reg_pc[22]
.sym 110652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 110654 soc.cpu.decoded_imm[23]
.sym 110655 soc.cpu.reg_pc[23]
.sym 110656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 110658 soc.cpu.decoded_imm[24]
.sym 110659 soc.cpu.reg_pc[24]
.sym 110660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 110662 soc.cpu.decoded_imm[25]
.sym 110663 soc.cpu.reg_pc[25]
.sym 110664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 110666 soc.cpu.decoded_imm[26]
.sym 110667 soc.cpu.reg_pc[26]
.sym 110668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 110670 soc.cpu.decoded_imm[27]
.sym 110671 soc.cpu.reg_pc[27]
.sym 110672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 110674 soc.cpu.decoded_imm[28]
.sym 110675 soc.cpu.reg_pc[28]
.sym 110676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 110678 soc.cpu.decoded_imm[29]
.sym 110679 soc.cpu.reg_pc[29]
.sym 110680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 110682 soc.cpu.decoded_imm[30]
.sym 110683 soc.cpu.reg_pc[30]
.sym 110684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 110686 soc.cpu.decoded_imm[31]
.sym 110687 soc.cpu.reg_pc[31]
.sym 110688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 110689 soc.cpu.alu_out_q[22]
.sym 110690 soc.cpu.reg_out[22]
.sym 110691 soc.cpu.latched_stalu
.sym 110692 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110693 soc.cpu.cpu_state[3]
.sym 110694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 110695 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110696 soc.cpu.irq_pending[22]
.sym 110699 soc.cpu.irq_pending[22]
.sym 110700 soc.cpu.irq_mask[22]
.sym 110701 soc.cpu.cpu_state[3]
.sym 110702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 110703 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110704 soc.cpu.irq_pending[16]
.sym 110705 soc.cpu.alu_out_q[22]
.sym 110706 soc.cpu.reg_out[22]
.sym 110707 soc.cpu.latched_stalu
.sym 110708 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110709 soc.cpu.alu_out_q[21]
.sym 110710 soc.cpu.reg_out[21]
.sym 110711 soc.cpu.latched_stalu
.sym 110712 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110715 soc.cpu.irq_pending[21]
.sym 110716 soc.cpu.irq_mask[21]
.sym 110717 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 110718 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110719 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 110720 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 110721 soc.cpu.cpu_state[3]
.sym 110722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 110723 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110724 soc.cpu.irq_pending[20]
.sym 110725 soc.cpu.cpuregs_rs1[22]
.sym 110729 soc.cpu.cpu_state[3]
.sym 110730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 110731 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110732 soc.cpu.irq_pending[23]
.sym 110735 soc.cpu.irq_mask[22]
.sym 110736 soc.cpu.irq_pending[22]
.sym 110738 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110739 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 110740 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[2]
.sym 110741 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 110742 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110743 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 110744 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 110745 soc.cpu.irq_pending[20]
.sym 110746 soc.cpu.irq_pending[21]
.sym 110747 soc.cpu.irq_pending[22]
.sym 110748 soc.cpu.irq_pending[23]
.sym 110749 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110750 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 110751 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110752 soc.cpu.irq_state[1]
.sym 110753 soc.cpu.instr_maskirq
.sym 110754 soc.cpu.irq_mask[19]
.sym 110755 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 110756 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 110757 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 110761 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 110765 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 110769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 110773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 110777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 110781 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 110785 soc.cpu.cpu_state[3]
.sym 110786 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 110787 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110788 soc.cpu.irq_pending[17]
.sym 110789 soc.cpu.cpu_state[3]
.sym 110790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 110791 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110792 soc.cpu.irq_pending[30]
.sym 110793 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110794 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110795 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110796 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110798 soc.cpu.instr_rdcycleh
.sym 110799 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110800 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 110802 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110803 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 110804 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[2]
.sym 110805 soc.cpu.alu_out_q[23]
.sym 110806 soc.cpu.reg_out[23]
.sym 110807 soc.cpu.latched_stalu
.sym 110808 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 110810 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 110811 soc.cpu.cpu_state[3]
.sym 110812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 110813 soc.cpu.irq_mask[2]
.sym 110814 soc.cpu.irq_pending[2]
.sym 110815 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 110816 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 110817 soc.cpu.cpu_state[3]
.sym 110818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 110819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110820 soc.cpu.irq_pending[26]
.sym 110823 soc.cpu.irq_mask[16]
.sym 110824 soc.cpu.irq_pending[16]
.sym 110825 soc.cpu.cpu_state[3]
.sym 110826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 110827 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 110828 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 110831 soc.cpu.irq_pending[16]
.sym 110832 soc.cpu.irq_mask[16]
.sym 110834 soc.cpu.irq_pending[24]
.sym 110835 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110836 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1_SB_LUT4_O_I3[2]
.sym 110837 soc.cpu.cpu_state[3]
.sym 110838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 110839 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110840 soc.cpu.irq_pending[31]
.sym 110841 soc.cpu.alu_out_q[17]
.sym 110842 soc.cpu.reg_out[17]
.sym 110843 soc.cpu.latched_stalu
.sym 110844 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110845 soc.cpu.alu_out_q[18]
.sym 110846 soc.cpu.reg_out[18]
.sym 110847 soc.cpu.latched_stalu
.sym 110848 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110851 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 110852 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 110853 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 110857 soc.cpu.cpu_state[3]
.sym 110858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 110859 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 110860 soc.cpu.irq_pending[29]
.sym 110862 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110863 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 110864 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[2]
.sym 110865 soc.cpu.irq_pending[16]
.sym 110866 soc.cpu.irq_pending[17]
.sym 110867 soc.cpu.irq_pending[18]
.sym 110868 soc.cpu.irq_pending[19]
.sym 110869 soc.cpu.alu_out_q[24]
.sym 110870 soc.cpu.reg_out[24]
.sym 110871 soc.cpu.latched_stalu
.sym 110872 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110873 soc.cpu.alu_out_q[17]
.sym 110874 soc.cpu.reg_out[17]
.sym 110875 soc.cpu.latched_stalu
.sym 110876 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110877 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 110878 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 110879 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[2]
.sym 110880 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2[3]
.sym 110881 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 110882 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110883 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 110884 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 110885 soc.cpu.alu_out_q[24]
.sym 110886 soc.cpu.reg_out[24]
.sym 110887 soc.cpu.latched_stalu
.sym 110888 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110889 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110890 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 110891 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 110892 soc.cpu.irq_state[1]
.sym 110893 soc.cpu.irq_pending[24]
.sym 110894 soc.cpu.irq_pending[25]
.sym 110895 soc.cpu.irq_pending[26]
.sym 110896 soc.cpu.irq_pending[27]
.sym 110897 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 110898 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110899 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 110900 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110903 soc.cpu.irq_pending[19]
.sym 110904 soc.cpu.irq_mask[19]
.sym 110905 soc.cpu.irq_pending[28]
.sym 110906 soc.cpu.irq_pending[29]
.sym 110907 soc.cpu.irq_pending[30]
.sym 110908 soc.cpu.irq_pending[31]
.sym 110909 soc.cpu.irq_mask[28]
.sym 110910 soc.cpu.irq_pending[28]
.sym 110911 soc.cpu.irq_mask[19]
.sym 110912 soc.cpu.irq_pending[19]
.sym 110913 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 110917 soc.cpu.irq_mask[27]
.sym 110918 soc.cpu.irq_pending[27]
.sym 110919 soc.cpu.irq_mask[24]
.sym 110920 soc.cpu.irq_pending[24]
.sym 110921 soc.cpu.alu_out_q[30]
.sym 110922 soc.cpu.reg_out[30]
.sym 110923 soc.cpu.latched_stalu
.sym 110924 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110925 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 110929 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110930 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 110931 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110932 soc.cpu.irq_state[1]
.sym 110934 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110935 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 110936 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[2]
.sym 110937 soc.cpu.alu_out_q[31]
.sym 110938 soc.cpu.reg_out[31]
.sym 110939 soc.cpu.latched_stalu
.sym 110940 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110941 soc.cpu.alu_out_q[30]
.sym 110942 soc.cpu.reg_out[30]
.sym 110943 soc.cpu.latched_stalu
.sym 110944 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110945 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110946 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 110947 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110948 soc.cpu.irq_state[1]
.sym 110950 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 110951 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 110952 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 110955 soc.cpu.irq_pending[24]
.sym 110956 soc.cpu.irq_mask[24]
.sym 110957 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 110958 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110959 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 110960 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 110962 soc.cpu.irq_mask[24]
.sym 110963 soc.cpu.irq_pending[24]
.sym 110964 soc.cpu.irq_state[1]
.sym 110965 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 110966 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110967 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 110968 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 110971 soc.cpu.irq_pending[28]
.sym 110972 soc.cpu.irq_mask[28]
.sym 110973 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 110974 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 110975 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 110976 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 110979 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 110980 soc.cpu.cpuregs.wen_SB_LUT4_O_I3[1]
.sym 110981 soc.cpu.cpuregs_wrdata[27]
.sym 110985 soc.cpu.cpuregs_wrdata[24]
.sym 110989 soc.cpu.cpuregs_wrdata[21]
.sym 110993 soc.cpu.cpuregs_wrdata[22]
.sym 110997 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 110998 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 110999 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 111000 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 111001 soc.cpu.cpuregs_wrdata[26]
.sym 111005 soc.cpu.cpuregs_wrdata[19]
.sym 111010 soc.cpu.decoded_imm[28]
.sym 111011 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 111012 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111044 display.refresh_tick_SB_LUT4_O_I3
.sym 111060 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111089 iomem_wdata[15]
.sym 111101 iomem_wdata[8]
.sym 111109 gpio_out[10]
.sym 111110 gpio_out[14]
.sym 111111 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111112 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111121 iomem_wdata[10]
.sym 111125 iomem_wdata[14]
.sym 111177 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 111189 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 111190 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111191 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111192 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 111201 soc.cpu.mem_la_wdata[7]
.sym 111205 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111206 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111207 soc.cpu.pcpi_rs2[25]
.sym 111208 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 111210 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111211 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[1]
.sym 111212 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 111213 soc.cpu.mem_la_wdata[5]
.sym 111217 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 111221 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 111222 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111223 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111224 soc.cpu.mem_la_wdata[3]
.sym 111225 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111226 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111227 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 111228 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 111230 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111231 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 111232 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 111233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 111234 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111235 soc.cpu.cpu_state[3]
.sym 111236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 111238 soc.cpu.irq_pending[5]
.sym 111239 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111240 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111241 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 111242 soc.cpu.count_instr[14]
.sym 111243 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111244 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111247 soc.cpu.irq_mask[12]
.sym 111248 soc.cpu.irq_pending[12]
.sym 111249 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111250 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111251 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111252 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 111254 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111255 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111256 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 111257 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 111258 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 111259 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111260 soc.cpu.mem_la_wdata[7]
.sym 111262 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111263 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 111264 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 111265 soc.cpu.irq_pending[12]
.sym 111266 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111267 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[2]
.sym 111268 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_I2[3]
.sym 111270 soc.cpu.instr_timer
.sym 111271 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111272 soc.cpu.instr_maskirq
.sym 111273 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111274 soc.cpu.cpuregs_rs1[14]
.sym 111275 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111276 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111277 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 111278 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111279 soc.cpu.cpu_state[3]
.sym 111280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 111281 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111282 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 111283 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 111284 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111285 soc.cpu.instr_maskirq
.sym 111286 soc.cpu.irq_mask[14]
.sym 111287 soc.cpu.instr_timer
.sym 111288 soc.cpu.timer[14]
.sym 111291 soc.cpu.irq_pending[3]
.sym 111292 soc.cpu.irq_mask[3]
.sym 111295 soc.cpu.irq_mask[3]
.sym 111296 soc.cpu.irq_pending[3]
.sym 111297 soc.cpu.irq_pending[11]
.sym 111298 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111299 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[2]
.sym 111300 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2[3]
.sym 111303 soc.cpu.irq_pending[11]
.sym 111304 soc.cpu.irq_mask[11]
.sym 111307 soc.cpu.instr_maskirq
.sym 111308 soc.cpu.irq_mask[11]
.sym 111309 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111310 soc.cpu.cpuregs_rs1[11]
.sym 111311 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 111314 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111315 soc.cpu.cpu_state[3]
.sym 111316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 111319 soc.cpu.irq_mask[13]
.sym 111320 soc.cpu.irq_pending[13]
.sym 111323 soc.cpu.irq_pending[13]
.sym 111324 soc.cpu.irq_mask[13]
.sym 111325 soc.cpu.instr_timer
.sym 111326 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 111327 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111331 soc.cpu.irq_mask[11]
.sym 111332 soc.cpu.irq_pending[11]
.sym 111333 soc.cpu.irq_pending[8]
.sym 111334 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111335 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 111336 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 111337 soc.cpu.irq_pending[8]
.sym 111338 soc.cpu.irq_pending[9]
.sym 111339 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 111340 soc.cpu.irq_pending[11]
.sym 111343 soc.cpu.irq_mask[15]
.sym 111344 soc.cpu.irq_pending[15]
.sym 111347 soc.cpu.irq_pending[8]
.sym 111348 soc.cpu.irq_mask[8]
.sym 111351 soc.cpu.irq_mask[8]
.sym 111352 soc.cpu.irq_pending[8]
.sym 111353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 111354 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111355 soc.cpu.cpu_state[3]
.sym 111356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 111359 soc.cpu.irq_pending[15]
.sym 111360 soc.cpu.irq_mask[15]
.sym 111362 soc.cpu.irq_pending[7]
.sym 111363 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 111366 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111367 soc.cpu.cpu_state[3]
.sym 111368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 111369 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 111370 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111371 soc.cpu.cpu_state[3]
.sym 111372 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 111374 soc.cpu.cpu_state[3]
.sym 111375 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 111376 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 111377 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111378 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 111379 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111380 soc.cpu.irq_pending[4]
.sym 111381 soc.cpu.irq_pending[3]
.sym 111382 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111383 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 111384 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 111386 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 111388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 111389 soc.cpu.alu_out_q[3]
.sym 111390 soc.cpu.reg_out[3]
.sym 111391 soc.cpu.latched_stalu
.sym 111392 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111393 soc.cpu.alu_out_q[5]
.sym 111394 soc.cpu.reg_out[5]
.sym 111395 soc.cpu.latched_stalu
.sym 111396 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111397 soc.cpu.alu_out_q[7]
.sym 111398 soc.cpu.reg_out[7]
.sym 111399 soc.cpu.latched_stalu
.sym 111400 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111401 soc.cpu.cpu_state[3]
.sym 111402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 111403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111404 soc.cpu.irq_pending[9]
.sym 111405 soc.cpu.alu_out_q[5]
.sym 111406 soc.cpu.reg_out[5]
.sym 111407 soc.cpu.latched_stalu
.sym 111408 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 111410 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111411 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 111412 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 111414 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 111415 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 111416 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 111417 soc.cpu.alu_out_q[3]
.sym 111418 soc.cpu.reg_out[3]
.sym 111419 soc.cpu.latched_stalu
.sym 111420 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111422 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 111423 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111424 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 111426 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111427 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 111428 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[2]
.sym 111430 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111431 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 111432 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[2]
.sym 111434 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_21_O[1]
.sym 111435 soc.cpu.reg_out[9]
.sym 111436 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111437 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111441 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111445 soc.cpu.alu_out_q[7]
.sym 111446 soc.cpu.reg_out[7]
.sym 111447 soc.cpu.latched_stalu
.sym 111448 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111449 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111450 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 111451 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 111452 soc.cpu.irq_state[1]
.sym 111453 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 111454 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111455 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 111456 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 111457 soc.cpu.alu_out_q[14]
.sym 111458 soc.cpu.reg_out[14]
.sym 111459 soc.cpu.latched_stalu
.sym 111460 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111462 soc.cpu.irq_pending[15]
.sym 111463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111464 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 111465 soc.cpu.alu_out_q[10]
.sym 111466 soc.cpu.reg_out[10]
.sym 111467 soc.cpu.latched_stalu
.sym 111468 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111469 soc.cpu.alu_out_q[10]
.sym 111470 soc.cpu.reg_out[10]
.sym 111471 soc.cpu.latched_stalu
.sym 111472 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111473 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111474 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 111475 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 111476 soc.cpu.irq_state[1]
.sym 111477 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111478 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 111479 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 111480 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 111482 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111483 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 111484 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[2]
.sym 111485 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 111486 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111487 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 111488 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 111489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 111494 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 111495 soc.cpu.reg_out[15]
.sym 111496 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111497 soc.cpu.alu_out_q[12]
.sym 111498 soc.cpu.reg_out[12]
.sym 111499 soc.cpu.latched_stalu
.sym 111500 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111502 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111503 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 111504 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[2]
.sym 111506 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111507 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 111508 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[2]
.sym 111509 soc.cpu.cpu_state[3]
.sym 111510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 111511 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111512 soc.cpu.irq_pending[13]
.sym 111514 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111515 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 111516 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[2]
.sym 111517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111522 soc.cpu.decoded_imm[6]
.sym 111523 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 111524 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111525 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 111526 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 111527 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 111528 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 111529 soc.cpu.alu_out_q[13]
.sym 111530 soc.cpu.reg_out[13]
.sym 111531 soc.cpu.latched_stalu
.sym 111532 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111533 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111534 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 111535 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 111536 soc.cpu.irq_state[1]
.sym 111537 soc.cpu.alu_out_q[13]
.sym 111538 soc.cpu.reg_out[13]
.sym 111539 soc.cpu.latched_stalu
.sym 111540 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111541 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 111542 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111543 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 111544 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 111545 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111546 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 111547 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 111548 soc.cpu.irq_state[1]
.sym 111549 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111550 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_15_O[1]
.sym 111551 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 111552 soc.cpu.irq_state[1]
.sym 111553 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111554 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 111555 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 111556 soc.cpu.irq_state[1]
.sym 111557 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 111558 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 111559 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 111560 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111561 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111562 soc.cpu.cpuregs_rs1[22]
.sym 111563 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[2]
.sym 111564 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_I2[3]
.sym 111565 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 111566 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 111567 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 111568 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 111570 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111571 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 111572 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[2]
.sym 111574 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 111575 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 111576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 111577 soc.cpu.instr_maskirq
.sym 111578 soc.cpu.irq_mask[22]
.sym 111579 soc.cpu.instr_timer
.sym 111580 soc.cpu.timer[22]
.sym 111581 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 111582 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111583 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 111584 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 111585 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 111586 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111587 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 111588 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 111589 soc.cpu.instr_maskirq
.sym 111590 soc.cpu.irq_mask[21]
.sym 111591 soc.cpu.instr_timer
.sym 111592 soc.cpu.timer[21]
.sym 111593 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 111594 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[1]
.sym 111595 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 111596 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 111597 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111598 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 111599 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111600 soc.cpu.irq_state[1]
.sym 111601 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 111602 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 111603 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 111604 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 111605 soc.cpu.cpu_state[3]
.sym 111606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 111607 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 111608 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 111610 soc.cpu.decoded_imm[11]
.sym 111611 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 111612 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111613 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 111614 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 111615 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 111616 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 111617 soc.cpu.cpuregs_wrdata[11]
.sym 111623 soc.cpu.irq_mask[21]
.sym 111624 soc.cpu.irq_pending[21]
.sym 111625 soc.cpu.cpuregs_wrdata[6]
.sym 111629 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 111630 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 111631 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 111632 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 111633 soc.cpu.cpuregs_wrdata[10]
.sym 111637 soc.cpu.cpuregs_wrdata[14]
.sym 111641 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111642 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 111643 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111644 soc.cpu.irq_state[1]
.sym 111645 soc.cpu.cpuregs_wrdata[3]
.sym 111649 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 111650 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 111651 soc.cpu.instr_jal
.sym 111652 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111653 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 111654 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 111655 soc.cpu.instr_jal
.sym 111656 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111658 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 111659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111660 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 111662 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 111663 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111664 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111665 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111666 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111667 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111668 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111670 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 111671 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111672 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111673 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 111674 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111675 soc.cpu.instr_jal
.sym 111676 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111677 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111678 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 111679 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111680 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111681 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 111682 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 111683 soc.cpu.instr_jal
.sym 111684 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111685 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111686 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 111687 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111688 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 111690 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 111691 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111692 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111693 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 111694 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 111695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111696 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111697 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 111698 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 111699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 111700 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111701 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 111702 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 111703 soc.cpu.instr_jal
.sym 111704 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111706 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.sym 111707 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111708 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 111709 soc.cpu.alu_out_q[21]
.sym 111710 soc.cpu.reg_out[21]
.sym 111711 soc.cpu.latched_stalu
.sym 111712 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111714 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 111715 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111716 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111718 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111719 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 111720 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[2]
.sym 111721 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 111722 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 111723 soc.cpu.instr_jal
.sym 111724 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111726 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 111727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 111728 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 111729 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111730 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 111731 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111732 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111733 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 111734 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 111735 soc.cpu.instr_jal
.sym 111736 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111738 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 111739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 111740 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 111742 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 111743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111744 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 111745 soc.cpu.alu_out_q[20]
.sym 111746 soc.cpu.reg_out[20]
.sym 111747 soc.cpu.latched_stalu
.sym 111748 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 111754 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111755 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111756 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111758 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111759 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 111760 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[2]
.sym 111761 soc.cpu.alu_out_q[20]
.sym 111762 soc.cpu.reg_out[20]
.sym 111763 soc.cpu.latched_stalu
.sym 111764 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111765 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111766 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 111767 soc.cpu.instr_jal
.sym 111768 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111770 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 111771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 111772 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 111773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 111777 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 111781 soc.cpu.cpu_state[3]
.sym 111782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 111783 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111784 soc.cpu.irq_pending[19]
.sym 111786 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111787 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 111788 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 111789 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 111790 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 111791 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111792 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111793 soc.cpu.alu_out_q[19]
.sym 111794 soc.cpu.reg_out[19]
.sym 111795 soc.cpu.latched_stalu
.sym 111796 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111797 soc.cpu.alu_out_q[18]
.sym 111798 soc.cpu.reg_out[18]
.sym 111799 soc.cpu.latched_stalu
.sym 111800 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111802 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111803 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 111804 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[2]
.sym 111806 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111807 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 111808 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[2]
.sym 111809 soc.cpu.alu_out_q[19]
.sym 111810 soc.cpu.reg_out[19]
.sym 111811 soc.cpu.latched_stalu
.sym 111812 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111813 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111814 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 111815 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111816 soc.cpu.irq_pending[27]
.sym 111817 soc.cpu.cpu_state[3]
.sym 111818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 111819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 111820 soc.cpu.irq_pending[28]
.sym 111822 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 111823 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 111824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 111825 soc.cpu.alu_out_q[29]
.sym 111826 soc.cpu.reg_out[29]
.sym 111827 soc.cpu.latched_stalu
.sym 111828 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111830 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111831 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 111832 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[2]
.sym 111834 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 111835 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[1]
.sym 111836 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 111838 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 111839 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 111840 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3[2]
.sym 111841 soc.cpu.alu_out_q[25]
.sym 111842 soc.cpu.reg_out[25]
.sym 111843 soc.cpu.latched_stalu
.sym 111844 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111845 soc.cpu.alu_out_q[29]
.sym 111846 soc.cpu.reg_out[29]
.sym 111847 soc.cpu.latched_stalu
.sym 111848 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111850 soc.cpu.irq_mask[19]
.sym 111851 soc.cpu.irq_pending[19]
.sym 111852 soc.cpu.irq_state[1]
.sym 111854 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111855 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 111856 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[2]
.sym 111857 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 111861 soc.cpu.alu_out_q[25]
.sym 111862 soc.cpu.reg_out[25]
.sym 111863 soc.cpu.latched_stalu
.sym 111864 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111866 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 111867 soc.cpu.reg_out[28]
.sym 111868 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111870 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 111871 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111872 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 111878 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111879 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 111880 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[2]
.sym 111881 soc.cpu.alu_out_q[26]
.sym 111882 soc.cpu.reg_out[26]
.sym 111883 soc.cpu.latched_stalu
.sym 111884 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111885 soc.cpu.alu_out_q[27]
.sym 111886 soc.cpu.reg_out[27]
.sym 111887 soc.cpu.latched_stalu
.sym 111888 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111889 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 111894 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111895 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 111896 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[2]
.sym 111897 soc.cpu.alu_out_q[28]
.sym 111898 soc.cpu.reg_out[28]
.sym 111899 soc.cpu.latched_stalu
.sym 111900 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111902 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111903 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 111904 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[2]
.sym 111905 soc.cpu.alu_out_q[28]
.sym 111906 soc.cpu.reg_out[28]
.sym 111907 soc.cpu.latched_stalu
.sym 111908 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111909 soc.cpu.alu_out_q[27]
.sym 111910 soc.cpu.reg_out[27]
.sym 111911 soc.cpu.latched_stalu
.sym 111912 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111913 soc.cpu.alu_out_q[26]
.sym 111914 soc.cpu.reg_out[26]
.sym 111915 soc.cpu.latched_stalu
.sym 111916 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111919 soc.cpu.irq_pending[27]
.sym 111920 soc.cpu.irq_mask[27]
.sym 111921 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 111922 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111923 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 111924 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 111926 soc.cpu.irq_mask[28]
.sym 111927 soc.cpu.irq_pending[28]
.sym 111928 soc.cpu.irq_state[1]
.sym 111930 soc.cpu.irq_mask[27]
.sym 111931 soc.cpu.irq_pending[27]
.sym 111932 soc.cpu.irq_state[1]
.sym 111934 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_3_O[1]
.sym 111935 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111936 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 111938 soc.cpu.decoded_imm[27]
.sym 111939 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 111940 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111941 soc.cpu.cpuregs_waddr[3]
.sym 111942 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 111943 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 111944 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 111946 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 111947 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 111948 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 111959 COLHI_SB_LUT4_O_I2[0]
.sym 111960 COLHI_SB_LUT4_O_I2[1]
.sym 111961 soc.cpu.cpuregs_waddr[0]
.sym 111962 soc.cpu.cpuregs_waddr[1]
.sym 111963 soc.cpu.cpuregs_waddr[2]
.sym 111964 soc.cpu.cpuregs_waddr[4]
.sym 112003 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112004 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112011 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112012 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112016 COMM[0]$SB_IO_OUT
.sym 112023 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112024 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112027 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112028 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112032 COLHI_SB_LUT4_O_I2[1]
.sym 112035 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 112036 iomem_wstrb[2]
.sym 112037 gpio_out[8]
.sym 112038 gpio_out[12]
.sym 112039 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112040 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112041 iomem_wdata[4]
.sym 112045 DBG[3]$SB_IO_OUT
.sym 112046 gpio_out[7]
.sym 112047 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112048 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 112049 iomem_wdata[7]
.sym 112053 gpio_out[11]
.sym 112054 gpio_out[15]
.sym 112055 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112056 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112057 DBG[0]$SB_IO_OUT
.sym 112058 gpio_out[4]
.sym 112059 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112060 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 112061 iomem_wdata[5]
.sym 112069 iomem_wdata[6]
.sym 112081 DBG[2]$SB_IO_OUT
.sym 112082 gpio_out[6]
.sym 112083 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112084 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 112093 iomem_wdata[2]
.sym 112113 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[2]
.sym 112125 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I3[2]
.sym 112141 iomem_wdata[13]
.sym 112150 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 112151 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 112152 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 112153 iomem_wdata[12]
.sym 112161 iomem_wdata[9]
.sym 112168 soc.simpleuart_reg_div_do[9]
.sym 112172 soc.simpleuart_reg_div_do[14]
.sym 112176 soc.simpleuart.recv_divcnt[9]
.sym 112180 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112181 soc.simpleuart_reg_div_do[9]
.sym 112182 soc.simpleuart.recv_divcnt[9]
.sym 112183 soc.simpleuart_reg_div_do[14]
.sym 112184 soc.simpleuart.recv_divcnt[14]
.sym 112185 iomem_wdata[14]
.sym 112192 soc.simpleuart.recv_divcnt[14]
.sym 112196 soc.simpleuart.recv_divcnt[8]
.sym 112197 soc.simpleuart_reg_div_do[13]
.sym 112198 soc.simpleuart.recv_divcnt[13]
.sym 112199 soc.simpleuart_reg_div_do[15]
.sym 112200 soc.simpleuart.recv_divcnt[15]
.sym 112204 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112207 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 112208 iomem_wstrb[3]
.sym 112212 soc.simpleuart.recv_divcnt[10]
.sym 112216 soc.simpleuart.recv_divcnt[15]
.sym 112217 iomem_wdata[15]
.sym 112224 soc.simpleuart.recv_divcnt[13]
.sym 112228 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112229 soc.simpleuart.recv_divcnt[23]
.sym 112230 soc.simpleuart_reg_div_do[23]
.sym 112231 soc.simpleuart_reg_div_do[16]
.sym 112232 soc.simpleuart.recv_divcnt[16]
.sym 112236 soc.simpleuart.recv_divcnt[21]
.sym 112240 soc.simpleuart.recv_divcnt[16]
.sym 112244 soc.simpleuart.recv_divcnt[23]
.sym 112249 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 112250 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112251 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 112252 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 112257 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112259 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 112260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 112263 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 112264 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112265 soc.cpu.alu_out_SB_LUT4_O_24_I1[2]
.sym 112269 soc.cpu.mem_la_wdata[3]
.sym 112276 soc.simpleuart.recv_divcnt[29]
.sym 112284 soc.simpleuart.recv_divcnt[24]
.sym 112302 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 112303 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 112304 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 112313 iomem_wdata[23]
.sym 112321 soc.cpu.alu_out_q[8]
.sym 112322 soc.cpu.reg_out[8]
.sym 112323 soc.cpu.latched_stalu
.sym 112324 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112330 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 112331 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112332 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 112342 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 112343 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112344 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 112345 soc.cpu.alu_out_q[8]
.sym 112346 soc.cpu.reg_out[8]
.sym 112347 soc.cpu.latched_stalu
.sym 112348 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112350 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 112351 soc.cpu.reg_out[8]
.sym 112352 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112353 soc.cpu.alu_out_q[2]
.sym 112354 soc.cpu.reg_out[2]
.sym 112355 soc.cpu.latched_stalu
.sym 112356 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112357 soc.cpu.alu_out_q[2]
.sym 112358 soc.cpu.reg_out[2]
.sym 112359 soc.cpu.latched_stalu
.sym 112360 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112362 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 112363 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 112364 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 112366 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 112367 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112368 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 112370 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112371 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 112372 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[2]
.sym 112374 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 112375 soc.cpu.reg_out[2]
.sym 112376 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112382 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_25_O[1]
.sym 112383 soc.cpu.reg_out[5]
.sym 112384 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112386 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 112387 soc.cpu.reg_out[6]
.sym 112388 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112390 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 112391 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112392 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 112394 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_23_O[1]
.sym 112395 soc.cpu.reg_out[7]
.sym 112396 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 112399 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[2]
.sym 112401 soc.cpu.alu_out_q[6]
.sym 112402 soc.cpu.reg_out[6]
.sym 112403 soc.cpu.latched_stalu
.sym 112404 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112406 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_27_O[1]
.sym 112407 soc.cpu.reg_out[3]
.sym 112408 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112410 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112411 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[1]
.sym 112412 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_28_O[2]
.sym 112414 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_26_O[1]
.sym 112415 soc.cpu.reg_out[4]
.sym 112416 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112417 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112418 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 112419 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 112420 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 112421 soc.cpu.alu_out_q[14]
.sym 112422 soc.cpu.reg_out[14]
.sym 112423 soc.cpu.latched_stalu
.sym 112424 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112429 soc.cpu.alu_out_q[1]
.sym 112430 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 112431 soc.cpu.latched_stalu
.sym 112432 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112433 soc.cpu.alu_out_q[6]
.sym 112434 soc.cpu.reg_out[6]
.sym 112435 soc.cpu.latched_stalu
.sym 112436 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112437 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 112438 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112439 soc.cpu.cpu_state[3]
.sym 112440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 112442 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112443 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 112444 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[2]
.sym 112446 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_16_O[1]
.sym 112447 soc.cpu.reg_out[14]
.sym 112448 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112450 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_20_O[1]
.sym 112451 soc.cpu.reg_out[10]
.sym 112452 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112453 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112454 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112455 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112456 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 112458 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112459 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 112460 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_29_O[2]
.sym 112462 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]
.sym 112463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 112464 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 112466 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 112467 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 112468 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 112469 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 112470 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112471 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 112472 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 112474 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112475 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[1]
.sym 112476 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_24_O[2]
.sym 112478 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_18_O[1]
.sym 112479 soc.cpu.reg_out[12]
.sym 112480 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 112489 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 112490 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_22_O[1]
.sym 112491 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 112492 soc.cpu.irq_state[1]
.sym 112501 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 112502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112503 soc.cpu.cpu_state[3]
.sym 112504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 112513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 112517 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 112518 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 112519 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 112520 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 112521 soc.cpu.alu_out_q[11]
.sym 112522 soc.cpu.reg_out[11]
.sym 112523 soc.cpu.latched_stalu
.sym 112524 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112525 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 112526 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 112527 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 112528 soc.cpu.irq_state[1]
.sym 112533 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 112537 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112541 soc.cpu.alu_out_q[11]
.sym 112542 soc.cpu.reg_out[11]
.sym 112543 soc.cpu.latched_stalu
.sym 112544 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112545 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 112546 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 112547 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112548 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112550 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112551 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 112552 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[2]
.sym 112553 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 112554 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 112555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112556 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112557 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112558 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 112559 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112560 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112561 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 112565 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 112566 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 112567 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 112568 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 112569 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112570 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112571 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112572 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112573 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 112574 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 112575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112577 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 112578 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 112579 soc.cpu.instr_jal
.sym 112580 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112582 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 112583 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 112584 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 112585 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112586 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 112587 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112588 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112592 soc.cpu.compressed_instr
.sym 112594 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_10_O[1]
.sym 112595 soc.cpu.reg_out[21]
.sym 112596 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112597 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 112598 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 112599 soc.cpu.instr_jal
.sym 112600 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112601 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 112603 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 112604 soc.cpu.irq_pending[21]
.sym 112605 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112606 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 112607 soc.cpu.instr_jal
.sym 112608 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112610 soc.cpu.compressed_instr
.sym 112611 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 112614 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112615 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112616 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112620 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112624 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112628 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 112632 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112636 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112640 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 112644 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 112648 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112651 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 112652 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 112656 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 112660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 112664 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112667 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 112668 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 112672 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 112676 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 112680 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 112684 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112687 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 112688 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 112692 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 112696 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 112700 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112703 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112704 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112707 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 112708 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112711 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112712 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112715 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112716 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112720 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 112724 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112728 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112731 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 112732 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112733 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112734 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 112735 soc.cpu.instr_jal
.sym 112736 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112737 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112738 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 112739 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112740 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112741 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 112742 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 112743 soc.cpu.instr_jal
.sym 112744 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112745 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 112746 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 112747 soc.cpu.instr_jal
.sym 112748 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112749 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112750 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 112751 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112752 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112754 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112755 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112756 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112757 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 112758 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 112759 soc.cpu.instr_jal
.sym 112760 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112761 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112762 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 112763 soc.cpu.instr_jal
.sym 112764 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112765 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112766 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112767 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112768 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112770 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112772 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 112774 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 112775 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112776 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112778 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112779 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 112780 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 112781 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 112782 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 112783 soc.cpu.instr_jal
.sym 112784 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112786 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112787 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 112788 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112790 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 112791 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112792 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112793 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112794 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 112795 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112796 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112798 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112799 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 112800 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 112801 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 112802 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 112803 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112804 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112805 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 112806 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 112807 soc.cpu.instr_jal
.sym 112808 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112809 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 112810 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 112811 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112812 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112813 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112814 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 112815 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112816 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112818 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_4_O[1]
.sym 112819 soc.cpu.reg_out[27]
.sym 112820 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112822 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_5_O[1]
.sym 112823 soc.cpu.reg_out[26]
.sym 112824 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112825 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112826 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 112827 soc.cpu.instr_jal
.sym 112828 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112829 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112830 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112831 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112832 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112834 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112835 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 112836 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 112837 soc.cpu.alu_out_q[31]
.sym 112838 soc.cpu.reg_out[31]
.sym 112839 soc.cpu.latched_stalu
.sym 112840 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112845 soc.cpu.cpuregs.wen
.sym 112849 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112850 soc.cpu.instr_auipc
.sym 112851 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 112852 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112854 soc.cpu.cpuregs_raddr2[2]
.sym 112855 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 112856 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 112859 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 112860 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 112862 soc.cpu.decoded_imm_j[20]
.sym 112863 soc.cpu.instr_jal
.sym 112864 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112866 soc.cpu.instr_jal
.sym 112867 soc.cpu.decoded_imm_j[13]
.sym 112868 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 112869 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112870 soc.cpu.instr_auipc
.sym 112871 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112872 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112873 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112874 soc.cpu.instr_auipc
.sym 112875 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 112876 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112877 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112878 soc.cpu.instr_auipc
.sym 112879 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 112880 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112882 soc.cpu.instr_jal
.sym 112883 soc.cpu.decoded_imm_j[14]
.sym 112884 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 112886 soc.cpu.instr_jal
.sym 112887 soc.cpu.decoded_imm_j[12]
.sym 112888 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 112889 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112890 soc.cpu.instr_auipc
.sym 112891 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112892 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112893 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112894 soc.cpu.instr_auipc
.sym 112895 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112896 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112898 soc.cpu.cpu_state[3]
.sym 112899 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112900 soc.cpu.decoded_rd[4]
.sym 112901 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112902 soc.cpu.instr_auipc
.sym 112903 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112904 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112905 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112906 soc.cpu.decoded_rd[2]
.sym 112907 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 112908 soc.cpu.cpu_state[3]
.sym 112910 soc.cpu.cpu_state[3]
.sym 112911 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112912 soc.cpu.decoded_rd[3]
.sym 112915 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112916 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112918 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112919 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112920 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112921 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 112922 soc.cpu.decoded_rd[1]
.sym 112923 soc.cpu.cpu_state[3]
.sym 112924 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112925 soc.cpu.do_waitirq_SB_LUT4_I0_I3[2]
.sym 112926 soc.cpu.decoded_rd[0]
.sym 112927 soc.cpu.cpu_state[3]
.sym 112928 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112931 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112932 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 112933 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 112934 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 112935 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112936 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 112937 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 112938 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 112939 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 112940 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 112943 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112944 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 112945 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 112946 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 112947 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 112948 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 112951 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112952 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 112953 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 112954 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 112955 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112956 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 112957 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 112958 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 112959 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 112960 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 112973 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 112974 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 112975 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 112976 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 112997 DBG[1]$SB_IO_OUT
.sym 112998 gpio_out[5]
.sym 112999 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 113000 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 113001 iomem_wdata[9]
.sym 113005 iomem_wdata[12]
.sym 113009 iomem_wdata[13]
.sym 113013 iomem_wdata[11]
.sym 113021 gpio_out[9]
.sym 113022 gpio_out[13]
.sym 113023 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 113024 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 113026 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113031 soc.simpleuart.recv_state[1]
.sym 113033 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113035 soc.simpleuart.recv_state[2]
.sym 113036 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113037 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113039 soc.simpleuart.recv_state[3]
.sym 113040 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 113041 soc.simpleuart.recv_state[2]
.sym 113042 soc.simpleuart.recv_state[3]
.sym 113043 soc.simpleuart.recv_state[1]
.sym 113044 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113045 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113046 soc.simpleuart.recv_state[2]
.sym 113047 soc.simpleuart.recv_state[3]
.sym 113048 soc.simpleuart.recv_state[1]
.sym 113049 UART_RX_SB_LUT4_I1_I2[0]
.sym 113050 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 113051 soc.simpleuart.recv_state[1]
.sym 113052 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113054 soc.simpleuart.recv_state[3]
.sym 113055 soc.simpleuart.recv_state[2]
.sym 113056 soc.simpleuart.recv_state[1]
.sym 113059 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 113060 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 113064 soc.simpleuart.recv_divcnt[3]
.sym 113065 soc.simpleuart.recv_divcnt[3]
.sym 113066 soc.simpleuart_reg_div_do[3]
.sym 113067 soc.simpleuart_reg_div_do[0]
.sym 113068 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 113072 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 113073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 113075 soc.simpleuart.recv_divcnt[1]
.sym 113076 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 113079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 113080 UART_RX_SB_LUT4_I1_I2[0]
.sym 113084 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 113087 soc.simpleuart_reg_div_do[1]
.sym 113088 soc.simpleuart.recv_divcnt[1]
.sym 113092 soc.simpleuart.recv_divcnt[6]
.sym 113093 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 113094 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 113095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 113096 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 113100 soc.simpleuart.recv_divcnt[4]
.sym 113104 soc.simpleuart.recv_divcnt[1]
.sym 113107 soc.simpleuart_reg_div_do[6]
.sym 113108 soc.simpleuart.recv_divcnt[6]
.sym 113109 soc.simpleuart.recv_divcnt[6]
.sym 113110 soc.simpleuart_reg_div_do[6]
.sym 113111 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 113112 soc.simpleuart.recv_divcnt[4]
.sym 113116 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 113117 iomem_wdata[11]
.sym 113122 soc.simpleuart_reg_div_do[1]
.sym 113123 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 113126 soc.simpleuart_reg_div_do[2]
.sym 113127 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 113130 soc.simpleuart_reg_div_do[3]
.sym 113131 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 113134 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 113135 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 113138 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 113139 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 113142 soc.simpleuart_reg_div_do[6]
.sym 113143 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 113146 soc.simpleuart_reg_div_do[7]
.sym 113147 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 113150 soc.simpleuart_reg_div_do[8]
.sym 113151 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 113154 soc.simpleuart_reg_div_do[9]
.sym 113155 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 113158 soc.simpleuart_reg_div_do[10]
.sym 113159 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 113162 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 113163 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 113166 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 113167 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 113170 soc.simpleuart_reg_div_do[13]
.sym 113171 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 113174 soc.simpleuart_reg_div_do[14]
.sym 113175 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 113178 soc.simpleuart_reg_div_do[15]
.sym 113179 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 113182 soc.simpleuart_reg_div_do[16]
.sym 113183 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 113186 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 113187 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 113190 soc.simpleuart_reg_div_do[18]
.sym 113191 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 113194 soc.simpleuart_reg_div_do[19]
.sym 113195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 113198 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 113199 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 113202 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113203 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 113206 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 113207 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 113210 soc.simpleuart_reg_div_do[23]
.sym 113211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 113214 soc.simpleuart_reg_div_do[24]
.sym 113215 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 113218 soc.simpleuart_reg_div_do[25]
.sym 113219 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 113222 soc.simpleuart_reg_div_do[26]
.sym 113223 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 113226 soc.simpleuart_reg_div_do[27]
.sym 113227 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 113230 soc.simpleuart_reg_div_do[28]
.sym 113231 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 113234 soc.simpleuart_reg_div_do[29]
.sym 113235 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 113238 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 113239 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 113242 soc.simpleuart_reg_div_do[31]
.sym 113243 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 113248 $nextpnr_ICESTORM_LC_52$I3
.sym 113252 soc.simpleuart.recv_divcnt[19]
.sym 113254 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 113255 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113256 UART_RX_SB_LUT4_I1_I0[3]
.sym 113260 soc.simpleuart.recv_divcnt[18]
.sym 113264 soc.simpleuart.recv_divcnt[27]
.sym 113268 soc.simpleuart.recv_divcnt[22]
.sym 113269 soc.simpleuart.recv_divcnt[18]
.sym 113270 soc.simpleuart_reg_div_do[18]
.sym 113271 soc.simpleuart_reg_div_do[28]
.sym 113272 soc.simpleuart.recv_divcnt[28]
.sym 113276 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 113280 soc.simpleuart.recv_divcnt[28]
.sym 113281 soc.simpleuart.recv_pattern[7]
.sym 113305 UART_RX$SB_IO_IN
.sym 113314 soc.cpu.mem_la_firstword_xfer
.sym 113315 soc.cpu.next_pc[2]
.sym 113318 $PACKER_VCC_NET
.sym 113320 $nextpnr_ICESTORM_LC_7$I3
.sym 113323 soc.cpu.next_pc[3]
.sym 113326 $PACKER_VCC_NET
.sym 113328 $nextpnr_ICESTORM_LC_8$I3
.sym 113331 soc.cpu.next_pc[4]
.sym 113334 $PACKER_VCC_NET
.sym 113336 $nextpnr_ICESTORM_LC_9$I3
.sym 113339 soc.cpu.next_pc[5]
.sym 113342 $PACKER_VCC_NET
.sym 113344 $nextpnr_ICESTORM_LC_10$I3
.sym 113347 soc.cpu.next_pc[6]
.sym 113350 $PACKER_VCC_NET
.sym 113352 $nextpnr_ICESTORM_LC_11$I3
.sym 113355 soc.cpu.next_pc[7]
.sym 113358 $PACKER_VCC_NET
.sym 113360 $nextpnr_ICESTORM_LC_12$I3
.sym 113363 soc.cpu.next_pc[8]
.sym 113366 $PACKER_VCC_NET
.sym 113368 $nextpnr_ICESTORM_LC_13$I3
.sym 113371 soc.cpu.next_pc[9]
.sym 113374 $PACKER_VCC_NET
.sym 113376 $nextpnr_ICESTORM_LC_14$I3
.sym 113379 soc.cpu.next_pc[10]
.sym 113382 $PACKER_VCC_NET
.sym 113384 $nextpnr_ICESTORM_LC_15$I3
.sym 113387 soc.cpu.next_pc[11]
.sym 113390 $PACKER_VCC_NET
.sym 113392 $nextpnr_ICESTORM_LC_16$I3
.sym 113395 soc.cpu.next_pc[12]
.sym 113398 $PACKER_VCC_NET
.sym 113400 $nextpnr_ICESTORM_LC_17$I3
.sym 113403 soc.cpu.next_pc[13]
.sym 113406 $PACKER_VCC_NET
.sym 113408 $nextpnr_ICESTORM_LC_18$I3
.sym 113411 soc.cpu.next_pc[14]
.sym 113414 $PACKER_VCC_NET
.sym 113416 $nextpnr_ICESTORM_LC_19$I3
.sym 113419 soc.cpu.next_pc[15]
.sym 113422 $PACKER_VCC_NET
.sym 113424 $nextpnr_ICESTORM_LC_20$I3
.sym 113427 soc.cpu.next_pc[16]
.sym 113430 $PACKER_VCC_NET
.sym 113432 $nextpnr_ICESTORM_LC_21$I3
.sym 113435 soc.cpu.next_pc[17]
.sym 113438 $PACKER_VCC_NET
.sym 113440 $nextpnr_ICESTORM_LC_22$I3
.sym 113443 soc.cpu.next_pc[18]
.sym 113446 $PACKER_VCC_NET
.sym 113448 $nextpnr_ICESTORM_LC_23$I3
.sym 113451 soc.cpu.next_pc[19]
.sym 113454 $PACKER_VCC_NET
.sym 113456 $nextpnr_ICESTORM_LC_24$I3
.sym 113459 soc.cpu.next_pc[20]
.sym 113462 $PACKER_VCC_NET
.sym 113464 $nextpnr_ICESTORM_LC_25$I3
.sym 113467 soc.cpu.next_pc[21]
.sym 113470 $PACKER_VCC_NET
.sym 113472 $nextpnr_ICESTORM_LC_26$I3
.sym 113475 soc.cpu.next_pc[22]
.sym 113478 $PACKER_VCC_NET
.sym 113480 $nextpnr_ICESTORM_LC_27$I3
.sym 113483 soc.cpu.next_pc[23]
.sym 113486 $PACKER_VCC_NET
.sym 113488 $nextpnr_ICESTORM_LC_28$I3
.sym 113491 soc.cpu.next_pc[24]
.sym 113494 $PACKER_VCC_NET
.sym 113496 $nextpnr_ICESTORM_LC_29$I3
.sym 113499 soc.cpu.next_pc[25]
.sym 113502 $PACKER_VCC_NET
.sym 113504 $nextpnr_ICESTORM_LC_30$I3
.sym 113507 soc.cpu.next_pc[26]
.sym 113510 $PACKER_VCC_NET
.sym 113512 $nextpnr_ICESTORM_LC_31$I3
.sym 113515 soc.cpu.next_pc[27]
.sym 113518 $PACKER_VCC_NET
.sym 113520 $nextpnr_ICESTORM_LC_32$I3
.sym 113523 soc.cpu.next_pc[28]
.sym 113526 $PACKER_VCC_NET
.sym 113528 $nextpnr_ICESTORM_LC_33$I3
.sym 113531 soc.cpu.next_pc[29]
.sym 113534 $PACKER_VCC_NET
.sym 113536 $nextpnr_ICESTORM_LC_34$I3
.sym 113539 soc.cpu.next_pc[30]
.sym 113541 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113542 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 113543 soc.cpu.next_pc[31]
.sym 113544 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 113545 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 113546 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 113547 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113548 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113550 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_9_O[1]
.sym 113551 soc.cpu.reg_out[22]
.sym 113552 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113553 soc.mem_rdata[21]
.sym 113554 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113555 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113556 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 113558 soc.cpu.compressed_instr
.sym 113559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113561 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 113562 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 113563 soc.cpu.instr_jal
.sym 113564 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113566 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_11_O[1]
.sym 113567 soc.cpu.reg_out[20]
.sym 113568 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113570 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113571 soc.cpu.decoded_imm_j[1]
.sym 113574 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113575 soc.cpu.decoded_imm_j[2]
.sym 113576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 113578 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113579 soc.cpu.decoded_imm_j[3]
.sym 113580 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113582 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 113583 soc.cpu.decoded_imm_j[4]
.sym 113584 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113586 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 113587 soc.cpu.decoded_imm_j[5]
.sym 113588 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113590 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 113591 soc.cpu.decoded_imm_j[6]
.sym 113592 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 113595 soc.cpu.decoded_imm_j[7]
.sym 113596 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113598 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 113599 soc.cpu.decoded_imm_j[8]
.sym 113600 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 113603 soc.cpu.decoded_imm_j[9]
.sym 113604 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 113607 soc.cpu.decoded_imm_j[10]
.sym 113608 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 113610 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 113611 soc.cpu.decoded_imm_j[11]
.sym 113612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 113614 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 113615 soc.cpu.decoded_imm_j[12]
.sym 113616 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 113618 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 113619 soc.cpu.decoded_imm_j[13]
.sym 113620 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 113622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 113623 soc.cpu.decoded_imm_j[14]
.sym 113624 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 113626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 113627 soc.cpu.decoded_imm_j[15]
.sym 113628 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 113630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 113631 soc.cpu.decoded_imm_j[16]
.sym 113632 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 113634 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 113635 soc.cpu.decoded_imm_j[17]
.sym 113636 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 113638 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 113639 soc.cpu.decoded_imm_j[18]
.sym 113640 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 113642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 113643 soc.cpu.decoded_imm_j[19]
.sym 113644 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 113646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 113647 soc.cpu.decoded_imm_j[20]
.sym 113648 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 113650 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 113651 soc.cpu.decoded_imm_j[20]
.sym 113652 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 113654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 113655 soc.cpu.decoded_imm_j[20]
.sym 113656 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 113658 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 113659 soc.cpu.decoded_imm_j[20]
.sym 113660 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 113662 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 113663 soc.cpu.decoded_imm_j[20]
.sym 113664 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 113666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 113667 soc.cpu.decoded_imm_j[20]
.sym 113668 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 113670 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 113671 soc.cpu.decoded_imm_j[20]
.sym 113672 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 113674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 113675 soc.cpu.decoded_imm_j[20]
.sym 113676 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 113678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 113679 soc.cpu.decoded_imm_j[20]
.sym 113680 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 113682 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 113683 soc.cpu.decoded_imm_j[20]
.sym 113684 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 113686 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 113687 soc.cpu.decoded_imm_j[20]
.sym 113688 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 113690 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 113691 soc.cpu.decoded_imm_j[20]
.sym 113692 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 113694 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 113696 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 113698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 113699 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 113700 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I3[2]
.sym 113702 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 113703 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113704 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113706 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O[1]
.sym 113707 soc.cpu.reg_out[29]
.sym 113708 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113710 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 113711 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113712 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 113713 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 113714 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 113715 soc.cpu.cpu_state[3]
.sym 113716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 113717 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 113718 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 113719 soc.cpu.instr_jal
.sym 113720 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113722 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 113723 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[1]
.sym 113724 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 113726 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 113727 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 113728 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 113731 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113732 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 113734 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_6_O[1]
.sym 113735 soc.cpu.reg_out[25]
.sym 113736 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113738 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_7_O[1]
.sym 113739 soc.cpu.reg_out[24]
.sym 113740 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113742 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O[1]
.sym 113743 soc.cpu.reg_out[30]
.sym 113744 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113746 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 113747 soc.cpu.reg_out[31]
.sym 113748 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113749 soc.cpu.instr_jal
.sym 113750 soc.cpu.decoded_imm_j[2]
.sym 113751 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 113752 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 113754 soc.cpu.instr_auipc
.sym 113755 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113756 soc.cpu.mem_rdata_q[19]
.sym 113758 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 113759 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 113760 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113761 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 113766 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 113767 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 113768 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113769 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113774 soc.cpu.cpuregs_raddr2[4]
.sym 113775 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 113776 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113777 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 113782 soc.cpu.cpuregs_raddr2[1]
.sym 113783 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 113784 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113785 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 113786 soc.cpu.cpuregs_raddr2[1]
.sym 113787 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113788 soc.cpu.cpuregs_waddr[1]
.sym 113789 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 113793 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 113794 soc.cpu.cpuregs_waddr[4]
.sym 113795 soc.cpu.cpuregs_waddr[3]
.sym 113796 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 113797 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 113798 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 113799 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 113800 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 113802 soc.cpu.cpuregs_raddr1[2]
.sym 113803 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 113804 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113805 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[0]
.sym 113806 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[1]
.sym 113807 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[2]
.sym 113808 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I0_O[3]
.sym 113810 soc.cpu.cpuregs_raddr2[0]
.sym 113811 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 113812 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113813 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 113814 soc.cpu.cpuregs_raddr2[0]
.sym 113815 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113816 soc.cpu.cpuregs_waddr[0]
.sym 113817 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
.sym 113818 soc.cpu.cpuregs_raddr2[2]
.sym 113819 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113820 soc.cpu.cpuregs_waddr[2]
.sym 113822 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 113823 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 113824 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 113826 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 113827 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 113828 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113829 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 113830 soc.cpu.cpuregs_raddr1[2]
.sym 113831 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 113832 soc.cpu.cpuregs_waddr[2]
.sym 113833 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 113834 soc.cpu.cpuregs_waddr[3]
.sym 113835 soc.cpu.cpuregs.regs.0.0.1_RADDR[2]
.sym 113836 soc.cpu.cpuregs_waddr[4]
.sym 113838 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 113839 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 113840 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113842 soc.cpu.cpuregs_raddr1[2]
.sym 113843 soc.cpu.cpuregs_raddr1[3]
.sym 113844 soc.cpu.cpuregs_raddr1[4]
.sym 113845 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
.sym 113849 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 113853 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 113858 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 113859 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113860 soc.cpu.mem_rdata_q[29]
.sym 113862 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 113863 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 113864 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 113865 soc.cpu.cpuregs.wen
.sym 113869 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[0]
.sym 113870 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[1]
.sym 113871 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[2]
.sym 113872 soc.cpu.cpuregs.regs.0.0.1_RADDR_SB_LUT4_I2_O[3]
.sym 113875 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 113876 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113878 soc.cpu.instr_jalr
.sym 113879 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 113880 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113881 soc.cpu.cpuregs_waddr[3]
.sym 113882 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 113883 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 113884 soc.cpu.cpuregs_waddr[0]
.sym 113886 soc.cpu.cpuregs_raddr1[0]
.sym 113887 soc.cpu.cpuregs_raddr1[1]
.sym 113888 soc.cpu.cpuregs.regs.1.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 113891 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 113892 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 113893 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113894 soc.cpu.instr_auipc
.sym 113895 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 113896 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 113897 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113898 soc.cpu.instr_auipc
.sym 113899 soc.cpu.mem_rdata_q[29]
.sym 113900 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 113901 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113902 soc.cpu.instr_auipc
.sym 113903 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113904 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 113905 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113906 soc.cpu.instr_auipc
.sym 113907 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 113908 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 113909 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113910 soc.cpu.instr_auipc
.sym 113911 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 113912 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 113914 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113915 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 113916 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 113917 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 113918 soc.cpu.instr_auipc
.sym 113919 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113920 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 113953 iomem_wdata[1]
.sym 113977 iomem_wdata[3]
.sym 113981 iomem_wdata[0]
.sym 113995 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113996 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 114001 UART_RX_SB_LUT4_I1_I0[0]
.sym 114002 UART_RX$SB_IO_IN
.sym 114003 UART_RX_SB_LUT4_I1_I0[2]
.sym 114004 UART_RX_SB_LUT4_I1_I0[3]
.sym 114023 UART_RX_SB_LUT4_I1_I2[0]
.sym 114024 UART_RX_SB_LUT4_I1_I0[2]
.sym 114025 iomem_wdata[3]
.sym 114033 iomem_wdata[7]
.sym 114040 soc.simpleuart.recv_divcnt[7]
.sym 114041 iomem_wdata[6]
.sym 114045 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 114046 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 114047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 114048 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 114050 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 114055 soc.simpleuart.recv_divcnt[1]
.sym 114057 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114059 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 114060 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[3]
.sym 114061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114063 soc.simpleuart.recv_divcnt[3]
.sym 114064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 114065 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114067 soc.simpleuart.recv_divcnt[4]
.sym 114068 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 114069 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114072 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 114073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114075 soc.simpleuart.recv_divcnt[6]
.sym 114076 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 114077 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114079 soc.simpleuart.recv_divcnt[7]
.sym 114080 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 114081 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114083 soc.simpleuart.recv_divcnt[8]
.sym 114084 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 114085 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114087 soc.simpleuart.recv_divcnt[9]
.sym 114088 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 114089 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114091 soc.simpleuart.recv_divcnt[10]
.sym 114092 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 114093 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 114096 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 114097 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114099 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 114100 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 114101 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114103 soc.simpleuart.recv_divcnt[13]
.sym 114104 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 114105 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114107 soc.simpleuart.recv_divcnt[14]
.sym 114108 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 114109 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114111 soc.simpleuart.recv_divcnt[15]
.sym 114112 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 114113 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114115 soc.simpleuart.recv_divcnt[16]
.sym 114116 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 114117 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114120 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 114121 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114123 soc.simpleuart.recv_divcnt[18]
.sym 114124 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 114125 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114127 soc.simpleuart.recv_divcnt[19]
.sym 114128 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 114129 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 114132 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 114133 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114135 soc.simpleuart.recv_divcnt[21]
.sym 114136 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 114137 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114139 soc.simpleuart.recv_divcnt[22]
.sym 114140 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 114141 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114143 soc.simpleuart.recv_divcnt[23]
.sym 114144 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 114145 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114147 soc.simpleuart.recv_divcnt[24]
.sym 114148 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 114149 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114151 soc.simpleuart.recv_divcnt[25]
.sym 114152 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 114153 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114155 soc.simpleuart.recv_divcnt[26]
.sym 114156 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 114157 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114159 soc.simpleuart.recv_divcnt[27]
.sym 114160 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 114161 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114163 soc.simpleuart.recv_divcnt[28]
.sym 114164 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 114165 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114167 soc.simpleuart.recv_divcnt[29]
.sym 114168 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 114169 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114171 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 114172 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 114173 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 114175 soc.simpleuart.recv_divcnt[31]
.sym 114176 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 114177 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 114178 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 114179 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 114180 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 114181 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 114182 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 114183 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 114184 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 114188 soc.simpleuart.recv_divcnt[25]
.sym 114189 soc.simpleuart_reg_div_do[8]
.sym 114190 soc.simpleuart.recv_divcnt[8]
.sym 114191 soc.simpleuart_reg_div_do[10]
.sym 114192 soc.simpleuart.recv_divcnt[10]
.sym 114196 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 114197 soc.simpleuart_reg_div_do[29]
.sym 114198 soc.simpleuart.recv_divcnt[29]
.sym 114199 soc.simpleuart_reg_div_do[31]
.sym 114200 soc.simpleuart.recv_divcnt[31]
.sym 114204 soc.simpleuart.recv_divcnt[26]
.sym 114205 soc.simpleuart.recv_divcnt[27]
.sym 114206 soc.simpleuart_reg_div_do[27]
.sym 114207 soc.simpleuart_reg_div_do[26]
.sym 114208 soc.simpleuart.recv_divcnt[26]
.sym 114209 soc.simpleuart_reg_div_do[23]
.sym 114210 soc.simpleuart.recv_divcnt[23]
.sym 114211 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114212 soc.simpleuart.recv_divcnt[21]
.sym 114213 soc.simpleuart_reg_div_do[19]
.sym 114214 soc.simpleuart.recv_divcnt[19]
.sym 114215 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114216 soc.simpleuart.recv_divcnt[22]
.sym 114217 iomem_wdata[18]
.sym 114221 iomem_wdata[19]
.sym 114225 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114226 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114227 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 114228 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 114231 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 114232 UART_RX_SB_LUT4_I1_I2[0]
.sym 114235 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114236 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 114237 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 114238 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 114239 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 114240 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 114251 soc.simpleuart_reg_div_do[27]
.sym 114252 soc.simpleuart.recv_divcnt[27]
.sym 114253 iomem_wdata[28]
.sym 114261 iomem_wdata[24]
.sym 114269 iomem_wdata[26]
.sym 114273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 114274 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114275 soc.cpu.next_pc[5]
.sym 114276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 114285 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114286 soc.cpu.mem_la_firstword_xfer
.sym 114287 soc.cpu.next_pc[2]
.sym 114288 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114305 soc.cpu.alu_out_SB_LUT4_O_24_I1[1]
.sym 114306 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114307 soc.cpu.next_pc[4]
.sym 114308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 114312 iomem_addr[16]
.sym 114313 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_3_I3[1]
.sym 114314 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114315 soc.cpu.next_pc[6]
.sym 114316 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 114317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[1]
.sym 114318 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114319 soc.cpu.next_pc[8]
.sym 114320 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 114321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 114322 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114323 soc.cpu.next_pc[16]
.sym 114324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 114325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 114326 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114327 soc.cpu.next_pc[3]
.sym 114328 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 114329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 114330 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114331 soc.cpu.next_pc[7]
.sym 114332 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 114333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I1[1]
.sym 114334 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114335 soc.cpu.next_pc[9]
.sym 114336 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 114340 iomem_addr[12]
.sym 114344 iomem_addr[14]
.sym 114348 iomem_addr[10]
.sym 114349 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 114351 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 114352 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 114353 iomem_addr[13]
.sym 114354 iomem_addr[10]
.sym 114355 iomem_addr[11]
.sym 114356 iomem_addr[12]
.sym 114360 iomem_addr[17]
.sym 114364 iomem_addr[11]
.sym 114368 iomem_addr[13]
.sym 114369 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 114370 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114371 soc.cpu.next_pc[17]
.sym 114372 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 114373 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 114374 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114375 soc.cpu.next_pc[12]
.sym 114376 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 114380 iomem_addr[20]
.sym 114381 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 114382 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114383 soc.cpu.next_pc[13]
.sym 114384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 114385 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 114386 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114387 soc.cpu.next_pc[10]
.sym 114388 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 114389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 114390 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114391 soc.cpu.next_pc[14]
.sym 114392 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 114393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 114394 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114395 soc.cpu.next_pc[11]
.sym 114396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 114400 iomem_addr[21]
.sym 114401 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 114402 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114403 soc.cpu.next_pc[20]
.sym 114404 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 114405 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 114406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114407 soc.cpu.next_pc[22]
.sym 114408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 114410 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_17_O[1]
.sym 114411 soc.cpu.reg_out[13]
.sym 114412 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 114414 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114415 soc.cpu.next_pc[21]
.sym 114416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 114419 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 114420 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 114421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 114422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114423 soc.cpu.next_pc[18]
.sym 114424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 114425 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 114426 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114427 soc.cpu.next_pc[27]
.sym 114428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 114442 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 114443 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114444 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 114462 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_19_O[1]
.sym 114463 soc.cpu.reg_out[11]
.sym 114464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114467 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 114468 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114469 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 114470 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114471 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114472 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114473 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 114474 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 114475 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114476 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 114478 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114479 soc.cpu.latched_is_lb_SB_LUT4_I3_O[1]
.sym 114480 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114482 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114483 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 114484 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114486 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 114487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 114488 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 114489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 114490 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114491 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114492 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114494 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114495 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 114496 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114499 soc.cpu.latched_is_lh
.sym 114500 soc.cpu.latched_is_lb
.sym 114501 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 114502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114503 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114504 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114505 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_I0_O[1]
.sym 114506 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 114507 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 114508 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[3]
.sym 114511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 114512 soc.cpu.latched_is_lb
.sym 114513 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 114514 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 114515 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 114516 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114517 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 114518 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114520 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114522 soc.cpu.latched_store_SB_LUT4_I3_1_O[0]
.sym 114523 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 114524 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114525 soc.mem_rdata[22]
.sym 114526 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114527 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114528 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114530 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114531 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114532 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114534 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_14_O[1]
.sym 114535 soc.cpu.reg_out[16]
.sym 114536 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114538 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 114539 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114540 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114542 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114543 soc.cpu.decoded_imm_j[1]
.sym 114546 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1[0]
.sym 114547 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 114548 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114549 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114550 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 114551 soc.cpu.instr_jal
.sym 114552 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114554 soc.cpu.latched_is_lh
.sym 114555 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 114556 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114558 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_8_O[1]
.sym 114559 soc.cpu.reg_out[23]
.sym 114560 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114561 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 114562 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 114563 soc.cpu.instr_jal
.sym 114564 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114566 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114567 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114568 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114570 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 114571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 114572 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114574 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_12_O[1]
.sym 114575 soc.cpu.reg_out[18]
.sym 114576 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114578 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 114579 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 114580 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114582 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114583 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 114584 soc.cpu.instr_jal
.sym 114586 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 114587 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114588 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114589 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114590 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114591 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114592 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114593 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114594 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 114595 soc.cpu.instr_jal
.sym 114596 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114598 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 114599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 114600 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114602 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 114604 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 114605 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114606 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 114607 soc.cpu.instr_jal
.sym 114608 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114609 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114610 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114611 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114613 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114614 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 114615 soc.cpu.instr_jal
.sym 114616 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114617 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114618 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114619 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114620 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114622 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 114624 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 114626 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 114627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 114628 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114629 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114630 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114631 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114632 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114633 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 114634 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114635 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114636 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114637 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114638 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 114639 soc.cpu.instr_jal
.sym 114640 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114642 soc.cpu.latched_store_SB_LUT4_I3_1_O_SB_LUT4_I3_13_O[1]
.sym 114643 soc.cpu.reg_out[17]
.sym 114644 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114646 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 114648 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 114650 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 114651 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 114652 soc.cpu.instr_jal
.sym 114654 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 114655 soc.cpu.reg_out[19]
.sym 114656 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114659 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[0]
.sym 114660 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[1]
.sym 114661 soc.cpu.instr_jal
.sym 114662 soc.cpu.decoded_imm_j[11]
.sym 114663 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 114664 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 114665 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 114666 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[1]
.sym 114667 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[2]
.sym 114668 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_9_I1[3]
.sym 114669 soc.cpu.instr_jal
.sym 114670 soc.cpu.decoded_imm_j[3]
.sym 114671 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 114672 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114673 soc.cpu.latched_is_lb
.sym 114674 soc.cpu.latched_is_lh
.sym 114675 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 114676 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 114677 soc.mem_rdata[26]
.sym 114678 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114679 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114680 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114681 soc.cpu.instr_jal
.sym 114682 soc.cpu.decoded_imm_j[1]
.sym 114683 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 114684 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114685 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 114686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 114687 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 114688 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 114690 soc.cpu.instr_jal
.sym 114691 soc.cpu.decoded_imm_j[15]
.sym 114692 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[2]
.sym 114693 soc.cpu.instr_jal
.sym 114694 soc.cpu.decoded_imm_j[6]
.sym 114695 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114696 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114697 soc.cpu.instr_jal
.sym 114698 soc.cpu.decoded_imm_j[5]
.sym 114699 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114700 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 114701 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 114702 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114703 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 114704 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[3]
.sym 114705 soc.cpu.instr_jal
.sym 114706 soc.cpu.decoded_imm_j[9]
.sym 114707 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114708 soc.cpu.mem_rdata_q[29]
.sym 114709 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 114710 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114711 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 114712 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 114713 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114714 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 114715 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114716 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 114717 soc.cpu.instr_jal
.sym 114718 soc.cpu.decoded_imm_j[7]
.sym 114719 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114720 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 114721 soc.cpu.decoded_imm_j[19]
.sym 114722 soc.cpu.instr_jal
.sym 114723 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114724 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 114726 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 114727 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 114728 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 114730 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 114731 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 114732 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 114734 soc.cpu.instr_jal
.sym 114735 soc.cpu.decoded_imm_j[16]
.sym 114736 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 114738 soc.cpu.instr_jal
.sym 114739 soc.cpu.decoded_imm_j[4]
.sym 114740 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114742 soc.cpu.instr_jal
.sym 114743 soc.cpu.decoded_imm_j[18]
.sym 114744 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 114745 soc.cpu.instr_jal
.sym 114746 soc.cpu.decoded_imm_j[8]
.sym 114747 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114748 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114749 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 114750 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114751 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 114752 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[3]
.sym 114753 soc.cpu.instr_jal
.sym 114754 soc.cpu.decoded_imm_j[10]
.sym 114755 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114756 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114761 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114762 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114763 soc.cpu.cpuregs_raddr1[4]
.sym 114764 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114766 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114767 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 114768 soc.cpu.mem_do_rinst
.sym 114769 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114770 soc.cpu.instr_auipc
.sym 114771 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 114772 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114773 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 114774 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114775 soc.cpu.cpuregs_raddr2[3]
.sym 114776 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114777 soc.cpu.decoded_imm_j[17]
.sym 114778 soc.cpu.instr_jal
.sym 114779 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114780 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 114781 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114782 soc.cpu.instr_auipc
.sym 114783 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114784 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114785 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 114786 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 114787 soc.cpu.cpuregs_raddr1[0]
.sym 114788 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114790 soc.cpu.cpuregs_raddr1[1]
.sym 114791 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 114792 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114793 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 114794 soc.cpu.cpuregs_raddr1[1]
.sym 114795 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114796 soc.cpu.cpuregs_waddr[1]
.sym 114797 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 114798 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114799 soc.cpu.cpuregs_raddr1[3]
.sym 114800 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114803 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 114804 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 114807 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114808 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114811 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 114812 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114813 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114814 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114815 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114816 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114817 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 114818 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 114819 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 114820 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 114822 soc.cpu.instr_jal
.sym 114823 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114824 soc.cpu.instr_auipc
.sym 114825 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
.sym 114830 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 114831 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 114832 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 114833 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 114834 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 114835 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 114836 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 114838 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114839 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 114840 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 114842 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 114843 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 114844 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 114848 COLHI_SB_LUT4_O_I2[0]
.sym 114851 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 114852 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 114857 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 114858 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 114859 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 114860 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 114863 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114864 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 114867 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 114868 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 114869 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 114870 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 114871 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 114872 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 114875 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 114876 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 114879 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 114880 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 114903 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 114904 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114954 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 114955 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 114956 UART_RX_SB_LUT4_I1_I0[3]
.sym 114966 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 114967 iomem_wstrb[0]
.sym 114968 UART_RX_SB_LUT4_I1_I0[3]
.sym 114980 soc.simpleuart_reg_div_do[3]
.sym 114981 soc.simpleuart_reg_div_do[3]
.sym 114982 soc.simpleuart.recv_divcnt[3]
.sym 114983 soc.simpleuart.recv_divcnt[1]
.sym 114984 soc.simpleuart_reg_div_do[1]
.sym 114988 soc.simpleuart_reg_div_do[6]
.sym 114992 soc.simpleuart_reg_div_do[1]
.sym 114996 soc.simpleuart_reg_div_do[7]
.sym 114997 iomem_wdata[10]
.sym 115001 soc.simpleuart_reg_div_do[2]
.sym 115002 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 115003 soc.simpleuart_reg_div_do[7]
.sym 115004 soc.simpleuart.recv_divcnt[7]
.sym 115005 iomem_wdata[8]
.sym 115010 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 115011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 115014 soc.simpleuart.recv_divcnt[1]
.sym 115015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115018 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I2_O[2]
.sym 115019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115022 soc.simpleuart.recv_divcnt[3]
.sym 115023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115026 soc.simpleuart.recv_divcnt[4]
.sym 115027 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115030 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 115031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 115034 soc.simpleuart.recv_divcnt[6]
.sym 115035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 115038 soc.simpleuart.recv_divcnt[7]
.sym 115039 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 115042 soc.simpleuart.recv_divcnt[8]
.sym 115043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 115046 soc.simpleuart.recv_divcnt[9]
.sym 115047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 115050 soc.simpleuart.recv_divcnt[10]
.sym 115051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 115054 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 115055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 115058 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 115059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 115062 soc.simpleuart.recv_divcnt[13]
.sym 115063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 115066 soc.simpleuart.recv_divcnt[14]
.sym 115067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 115070 soc.simpleuart.recv_divcnt[15]
.sym 115071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 115074 soc.simpleuart.recv_divcnt[16]
.sym 115075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 115078 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 115082 soc.simpleuart.recv_divcnt[18]
.sym 115083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 115086 soc.simpleuart.recv_divcnt[19]
.sym 115087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 115090 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 115091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 115094 soc.simpleuart.recv_divcnt[21]
.sym 115095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 115098 soc.simpleuart.recv_divcnt[22]
.sym 115099 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 115102 soc.simpleuart.recv_divcnt[23]
.sym 115103 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 115106 soc.simpleuart.recv_divcnt[24]
.sym 115107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 115110 soc.simpleuart.recv_divcnt[25]
.sym 115111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 115114 soc.simpleuart.recv_divcnt[26]
.sym 115115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 115118 soc.simpleuart.recv_divcnt[27]
.sym 115119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 115122 soc.simpleuart.recv_divcnt[28]
.sym 115123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 115126 soc.simpleuart.recv_divcnt[29]
.sym 115127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 115130 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 115131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 115134 soc.simpleuart.recv_divcnt[31]
.sym 115135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 115138 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 115139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115140 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 115144 soc.simpleuart_reg_div_do[31]
.sym 115145 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 115146 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 115147 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 115148 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 115152 soc.simpleuart_reg_div_do[25]
.sym 115156 soc.simpleuart_reg_div_do[19]
.sym 115157 soc.simpleuart_reg_div_do[24]
.sym 115158 soc.simpleuart.recv_divcnt[24]
.sym 115159 soc.simpleuart_reg_div_do[25]
.sym 115160 soc.simpleuart.recv_divcnt[25]
.sym 115163 soc.simpleuart_reg_div_do[18]
.sym 115164 soc.simpleuart.recv_divcnt[18]
.sym 115168 soc.simpleuart_reg_div_do[27]
.sym 115169 iomem_wdata[20]
.sym 115176 soc.simpleuart_reg_div_do[28]
.sym 115180 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115184 soc.simpleuart_reg_div_do[16]
.sym 115188 soc.simpleuart_reg_div_do[26]
.sym 115192 soc.simpleuart_reg_div_do[24]
.sym 115196 soc.simpleuart_reg_div_do[23]
.sym 115197 iomem_wdata[21]
.sym 115202 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115203 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 115204 UART_RX_SB_LUT4_I1_I0[3]
.sym 115205 iomem_wdata[17]
.sym 115210 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115211 iomem_wstrb[0]
.sym 115212 UART_RX_SB_LUT4_I1_I0[3]
.sym 115213 iomem_wdata[16]
.sym 115218 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115219 iomem_wstrb[2]
.sym 115220 UART_RX_SB_LUT4_I1_I0[3]
.sym 115226 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115227 iomem_wstrb[3]
.sym 115228 UART_RX_SB_LUT4_I1_I0[3]
.sym 115229 iomem_wdata[22]
.sym 115236 iomem_addr[8]
.sym 115240 iomem_addr[4]
.sym 115244 iomem_addr[3]
.sym 115248 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115252 iomem_addr[9]
.sym 115256 iomem_addr[5]
.sym 115260 iomem_addr[7]
.sym 115264 iomem_addr[6]
.sym 115266 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 115271 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 115275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 115279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 115283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 115287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 115291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 115295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 115299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 115303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 115307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 115310 $PACKER_VCC_NET
.sym 115311 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 115315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 115319 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 115323 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 115327 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 115331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 115335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 115339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 115343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 115347 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 115351 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 115355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 115359 iomem_ready_SB_LUT4_I3_I1[0]
.sym 115363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 115367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 115371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 115375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 115379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 115383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 115386 $PACKER_VCC_NET
.sym 115388 $nextpnr_ICESTORM_LC_51$I3
.sym 115390 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 115391 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 115392 $nextpnr_ICESTORM_LC_51$COUT
.sym 115393 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 115394 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115395 soc.cpu.next_pc[28]
.sym 115396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 115397 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 115398 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115399 soc.cpu.next_pc[19]
.sym 115400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 115401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 115402 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115403 soc.cpu.next_pc[23]
.sym 115404 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 115405 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]
.sym 115406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115407 soc.cpu.next_pc[29]
.sym 115408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 115409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 115410 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115411 soc.cpu.next_pc[26]
.sym 115412 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 115413 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 115414 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115415 soc.cpu.next_pc[25]
.sym 115416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 115420 iomem_addr[27]
.sym 115421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 115422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115423 soc.cpu.next_pc[30]
.sym 115424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 115429 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115430 soc.mem_rdata[27]
.sym 115431 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 115432 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115438 iomem_addr[29]
.sym 115439 iomem_addr[30]
.sym 115440 iomem_addr[31]
.sym 115445 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 115446 soc.mem_rdata[17]
.sym 115447 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115448 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 115449 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115450 soc.mem_rdata[25]
.sym 115451 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115452 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115453 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115454 soc.mem_rdata[25]
.sym 115455 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115456 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115457 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115458 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115459 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115460 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 115461 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115462 soc.mem_rdata[26]
.sym 115463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115464 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115465 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115466 soc.mem_rdata[29]
.sym 115467 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 115468 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115469 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115470 soc.mem_rdata[24]
.sym 115471 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 115472 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115475 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115476 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115477 soc.mem_rdata[26]
.sym 115478 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115479 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115480 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115481 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115482 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115483 soc.mem_rdata[28]
.sym 115484 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 115486 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 115488 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115489 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115490 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115491 soc.mem_rdata[30]
.sym 115492 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115493 soc.mem_rdata[16]
.sym 115494 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115495 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115496 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115497 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115498 soc.mem_rdata[31]
.sym 115499 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115500 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 115502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 115503 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 115504 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 115506 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115507 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115508 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115511 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 115512 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115514 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115515 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 115516 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 115517 soc.mem_rdata[31]
.sym 115518 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115519 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115520 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115521 soc.mem_rdata[17]
.sym 115522 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115523 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115524 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115526 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 115527 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 115528 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 115529 soc.mem_rdata[23]
.sym 115530 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115531 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115532 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 115534 soc.cpu.cpu_state[3]
.sym 115535 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[2]
.sym 115536 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_15_I2[3]
.sym 115538 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 115539 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 115540 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 115542 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 115543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 115544 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 115545 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 115546 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115547 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115548 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115549 soc.mem_rdata[20]
.sym 115550 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115551 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115552 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115558 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 115559 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 115560 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 115562 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 115563 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 115564 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115565 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 115566 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 115567 soc.cpu.instr_jal
.sym 115568 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 115570 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 115571 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 115572 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I3[2]
.sym 115573 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 115574 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 115575 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 115576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 115577 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 115578 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 115579 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 115580 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 115581 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 115582 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 115583 soc.cpu.instr_jal
.sym 115584 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 115586 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 115587 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[1]
.sym 115588 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 115589 soc.cpu.clear_prefetched_high_word_q
.sym 115590 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 115591 soc.cpu.irq_state_SB_DFFESR_Q_1_D[2]
.sym 115592 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 115595 UART_RX_SB_LUT4_I1_I0[3]
.sym 115596 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 115597 soc.mem_rdata[30]
.sym 115598 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115599 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115600 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115601 soc.cpu.cpu_state[0]
.sym 115605 soc.mem_rdata[19]
.sym 115606 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115607 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115608 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[0]
.sym 115611 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[1]
.sym 115612 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1[2]
.sym 115613 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 115614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 115615 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 115616 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 115617 soc.mem_rdata[27]
.sym 115618 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115619 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115620 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115621 soc.mem_rdata[31]
.sym 115622 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115623 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115624 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115629 soc.mem_rdata[29]
.sym 115630 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115631 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115632 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115634 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 115635 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115636 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115637 soc.mem_rdata[24]
.sym 115638 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115639 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115640 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115641 soc.mem_rdata[25]
.sym 115642 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115643 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115644 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115645 soc.mem_rdata[28]
.sym 115646 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115647 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115648 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 115649 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115650 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 115651 soc.cpu.mem_state[1]
.sym 115652 soc.cpu.mem_state[0]
.sym 115653 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115654 soc.cpu.instr_auipc
.sym 115655 soc.cpu.mem_rdata_q[16]
.sym 115656 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115657 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115658 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 115659 soc.cpu.mem_state[1]
.sym 115660 soc.cpu.mem_state[0]
.sym 115661 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115662 soc.cpu.instr_auipc
.sym 115663 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 115664 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115665 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115666 soc.cpu.instr_auipc
.sym 115667 soc.cpu.mem_rdata_q[18]
.sym 115668 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115671 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115672 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 115675 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 115676 soc.cpu.mem_do_rinst
.sym 115677 soc.cpu.mem_do_rinst
.sym 115678 soc.cpu.mem_state[1]
.sym 115679 soc.cpu.mem_state[0]
.sym 115680 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 115683 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 115684 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115687 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115688 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 115689 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 115694 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 115695 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115696 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 115699 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115700 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115703 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 115704 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115706 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 115707 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 115708 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115711 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 115712 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115715 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 115716 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 115718 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 115719 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 115720 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115721 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115722 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115723 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 115724 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 115725 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115726 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115727 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 115728 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 115729 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 115730 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 115731 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 115732 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.sym 115734 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115735 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 115736 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115738 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115739 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 115740 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115741 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115742 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115743 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 115744 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115747 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 115748 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115749 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 115750 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115751 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 115752 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115753 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 115754 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 115755 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 115756 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3]
.sym 115757 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 115758 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 115759 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 115760 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115761 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115762 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 115763 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 115764 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115766 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 115767 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 115768 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 115769 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 115770 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115771 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 115772 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 115773 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115774 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 115775 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115776 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 115777 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 115778 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 115779 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 115780 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 115783 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 115784 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115787 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 115788 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115789 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 115790 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 115791 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 115792 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 115795 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 115796 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115798 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 115799 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 115800 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115803 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 115804 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115806 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 115807 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 115808 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115810 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 115811 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 115812 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 115815 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 115816 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 115817 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115818 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 115819 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115820 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115822 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 115823 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 115824 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 115825 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115826 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 115827 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 115828 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115829 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 115830 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 115831 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115832 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 115833 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115834 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115835 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115836 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 115839 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 115840 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115841 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 115842 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 115843 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115844 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 115847 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115848 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115849 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115850 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115851 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115852 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 115853 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115854 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 115855 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115856 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 115857 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 115858 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 115859 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 115860 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 115862 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 115863 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 115864 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115865 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 115866 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115867 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 115868 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115869 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 115870 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115871 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 115872 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 115908 soc.simpleuart.send_divcnt[0]
.sym 115932 soc.simpleuart_reg_div_do[10]
.sym 115940 soc.simpleuart_reg_div_do[0]
.sym 115941 iomem_wdata[5]
.sym 115945 iomem_wdata[4]
.sym 115952 soc.simpleuart_reg_div_do[8]
.sym 115953 iomem_wdata[0]
.sym 115957 iomem_wdata[1]
.sym 115961 iomem_wdata[2]
.sym 115968 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115970 soc.simpleuart.send_divcnt[0]
.sym 115971 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 115974 soc.simpleuart.send_divcnt[1]
.sym 115975 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115978 soc.simpleuart.send_divcnt[2]
.sym 115979 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115982 soc.simpleuart.send_divcnt[3]
.sym 115983 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115986 soc.simpleuart.send_divcnt[4]
.sym 115987 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115990 soc.simpleuart.send_divcnt[5]
.sym 115991 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 115994 soc.simpleuart.send_divcnt[6]
.sym 115995 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 115998 soc.simpleuart.send_divcnt[7]
.sym 115999 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 116002 soc.simpleuart.send_divcnt[8]
.sym 116003 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 116006 soc.simpleuart.send_divcnt[9]
.sym 116007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 116010 soc.simpleuart.send_divcnt[10]
.sym 116011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 116014 soc.simpleuart.send_divcnt[11]
.sym 116015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 116018 soc.simpleuart.send_divcnt[12]
.sym 116019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 116022 soc.simpleuart.send_divcnt[13]
.sym 116023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 116026 soc.simpleuart.send_divcnt[14]
.sym 116027 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 116030 soc.simpleuart.send_divcnt[15]
.sym 116031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 116034 soc.simpleuart.send_divcnt[16]
.sym 116035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 116038 soc.simpleuart.send_divcnt[17]
.sym 116039 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 116042 soc.simpleuart.send_divcnt[18]
.sym 116043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 116046 soc.simpleuart.send_divcnt[19]
.sym 116047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 116050 soc.simpleuart.send_divcnt[20]
.sym 116051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 116054 soc.simpleuart.send_divcnt[21]
.sym 116055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 116058 soc.simpleuart.send_divcnt[22]
.sym 116059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 116062 soc.simpleuart.send_divcnt[23]
.sym 116063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 116066 soc.simpleuart.send_divcnt[24]
.sym 116067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 116070 soc.simpleuart.send_divcnt[25]
.sym 116071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 116074 soc.simpleuart.send_divcnt[26]
.sym 116075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 116078 soc.simpleuart.send_divcnt[27]
.sym 116079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 116082 soc.simpleuart.send_divcnt[28]
.sym 116083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 116086 soc.simpleuart.send_divcnt[29]
.sym 116087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 116090 soc.simpleuart.send_divcnt[30]
.sym 116091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 116094 soc.simpleuart.send_divcnt[31]
.sym 116095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[31]
.sym 116097 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[0]
.sym 116098 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[1]
.sym 116099 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 116100 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0[3]
.sym 116101 soc.simpleuart_reg_div_do[8]
.sym 116102 soc.simpleuart.send_divcnt[8]
.sym 116103 soc.simpleuart_reg_div_do[24]
.sym 116104 soc.simpleuart.send_divcnt[24]
.sym 116105 soc.simpleuart.send_divcnt[5]
.sym 116106 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 116107 soc.simpleuart_reg_div_do[7]
.sym 116108 soc.simpleuart.send_divcnt[7]
.sym 116109 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116113 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 116114 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 116115 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 116116 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 116117 soc.simpleuart_reg_div_do[9]
.sym 116118 soc.simpleuart.send_divcnt[9]
.sym 116119 soc.simpleuart_reg_div_do[28]
.sym 116120 soc.simpleuart.send_divcnt[28]
.sym 116123 soc.simpleuart_reg_div_do[29]
.sym 116124 soc.simpleuart.send_divcnt[29]
.sym 116125 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 116126 soc.simpleuart.send_divcnt[11]
.sym 116127 soc.simpleuart_reg_div_do[26]
.sym 116128 soc.simpleuart.send_divcnt[26]
.sym 116129 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 116130 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 116131 soc.simpleuart_reg_div_do[15]
.sym 116132 soc.simpleuart.send_divcnt[15]
.sym 116136 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 116137 soc.simpleuart.recv_pattern[5]
.sym 116143 soc.simpleuart_reg_div_do[16]
.sym 116144 soc.simpleuart.send_divcnt[16]
.sym 116147 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116148 soc.simpleuart.send_divcnt[22]
.sym 116152 soc.simpleuart_reg_div_do[29]
.sym 116153 soc.simpleuart.recv_pattern[1]
.sym 116160 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 116162 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 116167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 116171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 116175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 116179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 116183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 116187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 116191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 116195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 116199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 116203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 116207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 116211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 116215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 116219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 116223 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 116227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 116231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 116235 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 116239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 116243 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 116247 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 116251 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 116254 $PACKER_VCC_NET
.sym 116255 iomem_ready_SB_LUT4_I3_I1[0]
.sym 116259 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 116263 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 116267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 116271 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 116275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 116279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 116283 soc.mem_valid
.sym 116284 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 116288 iomem_addr[18]
.sym 116292 iomem_addr[22]
.sym 116294 iomem_addr[10]
.sym 116295 iomem_addr[11]
.sym 116296 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 116297 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 116298 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 116299 soc.cpu.next_pc[15]
.sym 116300 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 116304 iomem_addr[24]
.sym 116308 iomem_addr[15]
.sym 116313 iomem_addr[14]
.sym 116314 iomem_addr[15]
.sym 116315 iomem_addr[16]
.sym 116316 iomem_addr[17]
.sym 116324 iomem_addr[25]
.sym 116328 iomem_addr[19]
.sym 116330 iomem_addr[25]
.sym 116331 iomem_addr[24]
.sym 116332 iomem_addr[13]
.sym 116333 iomem_addr[20]
.sym 116334 iomem_addr[21]
.sym 116335 iomem_addr[22]
.sym 116336 iomem_addr[23]
.sym 116339 iomem_addr[18]
.sym 116340 iomem_addr[19]
.sym 116345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 116346 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 116347 soc.cpu.next_pc[24]
.sym 116348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 116352 iomem_addr[23]
.sym 116353 iomem_addr[26]
.sym 116354 iomem_addr[27]
.sym 116355 iomem_addr[28]
.sym 116356 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 116360 iomem_addr[31]
.sym 116361 iomem_addr[27]
.sym 116362 iomem_addr[28]
.sym 116363 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116364 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 116368 iomem_addr[29]
.sym 116372 iomem_addr[26]
.sym 116373 iomem_addr[25]
.sym 116374 iomem_addr[24]
.sym 116375 iomem_ready_SB_LUT4_I1_O[1]
.sym 116376 iomem_addr[26]
.sym 116380 iomem_addr[28]
.sym 116384 iomem_addr[30]
.sym 116386 iomem_ready_SB_LUT4_I3_I1[0]
.sym 116391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 116395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 116399 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 116403 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 116407 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 116411 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 116416 $nextpnr_ICESTORM_LC_54$I3
.sym 116422 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116423 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 116424 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 116427 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 116428 soc.mem_rdata[21]
.sym 116431 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 116432 soc.mem_rdata[19]
.sym 116434 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116435 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 116436 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116438 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 116439 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116440 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 116441 soc.mem_rdata[29]
.sym 116442 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 116443 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116444 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116446 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 116447 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 116448 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116450 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 116451 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 116452 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 116453 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 116454 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116455 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 116456 soc.mem_rdata[23]
.sym 116459 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 116460 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 116463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 116464 soc.mem_rdata[20]
.sym 116466 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116467 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 116468 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 116469 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116470 soc.mem_rdata[28]
.sym 116471 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116472 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116473 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 116474 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 116475 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 116476 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 116477 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 116478 iomem_wstrb[0]
.sym 116479 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[2]
.sym 116480 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 116483 soc.cpu.mem_la_read
.sym 116484 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 116486 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116487 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116488 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 116491 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116492 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 116497 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116498 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116499 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 116500 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 116501 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 116502 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 116503 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 116504 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 116505 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116506 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116507 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 116508 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116509 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 116510 iomem_wstrb[2]
.sym 116511 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 116512 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 116513 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 116514 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116515 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 116516 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116524 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 116526 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 116527 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 116528 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116531 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 116532 UART_RX_SB_LUT4_I1_I0[3]
.sym 116534 UART_RX_SB_LUT4_I1_I0[3]
.sym 116535 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116536 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116543 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116544 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 116546 soc.cpu.clear_prefetched_high_word
.sym 116547 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116548 soc.cpu.irq_state_SB_DFFESR_Q_1_D[1]
.sym 116557 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 116561 soc.cpu.mem_la_read
.sym 116562 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 116563 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 116564 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 116567 soc.cpu.clear_prefetched_high_word
.sym 116568 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 116583 soc.cpu.mem_state[1]
.sym 116584 soc.cpu.mem_state[0]
.sym 116585 soc.cpu.clear_prefetched_high_word
.sym 116589 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 116590 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116591 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116592 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116598 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116599 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116600 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116601 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 116602 soc.mem_rdata[25]
.sym 116603 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116604 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116606 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 116607 soc.mem_rdata[22]
.sym 116608 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116610 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 116611 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116612 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116613 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116614 soc.mem_rdata[23]
.sym 116615 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116616 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116618 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 116619 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 116620 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116622 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 116623 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 116624 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116626 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 116627 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 116628 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116629 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116630 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 116631 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116632 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116634 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 116635 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 116636 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 116638 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 116639 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116640 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116643 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116644 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 116646 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116647 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116648 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116651 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116652 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116655 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116656 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116659 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 116660 soc.cpu.mem_rdata_latched[1]
.sym 116661 gpio_in[0]
.sym 116667 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116668 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 116669 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116670 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116671 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116672 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116673 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 116674 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116675 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116676 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116679 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116680 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116681 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 116682 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 116683 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116684 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116686 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116687 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116688 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 116691 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116692 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 116693 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 116694 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 116695 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1]
.sym 116696 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[3]
.sym 116697 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 116698 soc.cpu.mem_rdata_latched[1]
.sym 116699 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116700 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 116701 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 116702 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116703 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 116704 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116705 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116706 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 116707 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 116708 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116709 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116710 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116711 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116712 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116714 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 116715 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116716 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116719 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 116720 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116721 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116722 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 116723 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116724 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116725 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116726 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116727 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 116728 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116730 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116731 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116732 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116734 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 116735 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 116736 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116737 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 116738 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116739 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 116740 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116743 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 116744 soc.cpu.mem_rdata_latched[1]
.sym 116745 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116746 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116747 soc.cpu.mem_16bit_buffer[8]
.sym 116748 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 116749 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116750 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116751 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116752 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 116753 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 116754 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 116755 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116756 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 116758 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116759 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 116760 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116761 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116762 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 116763 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 116764 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 116766 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116767 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 116768 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116771 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116772 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116775 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 116776 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116779 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 116780 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116783 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 116784 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116786 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116787 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116788 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116791 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116792 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 116794 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116795 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116796 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 116797 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116798 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 116799 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116800 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 116803 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116804 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116807 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 116808 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 116810 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116811 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 116812 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 116814 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116815 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 116816 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116818 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116819 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116820 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116823 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 116824 UART_RX_SB_LUT4_I1_I0[3]
.sym 116826 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 116827 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116828 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116829 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116830 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116831 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 116832 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 116833 iomem_wdata[4]
.sym 116841 iomem_wdata[3]
.sym 116849 iomem_wdata[1]
.sym 116853 iomem_wdata[0]
.sym 116857 iomem_wdata[2]
.sym 116861 iomem_wdata[5]
.sym 116874 flash_io0_di
.sym 116875 flash_io1_di
.sym 116876 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116900 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 116901 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 116909 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116919 soc.spimemio.state[5]
.sym 116920 soc.spimemio.state[11]
.sym 116924 soc.simpleuart_reg_div_do[2]
.sym 116930 flash_io1_di
.sym 116931 soc.spimemio.dout_data[0]
.sym 116932 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116934 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116935 soc.spimemio.dout_data[6]
.sym 116936 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 116940 soc.simpleuart_reg_div_do[13]
.sym 116942 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116943 soc.spimemio.dout_data[4]
.sym 116944 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116946 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116947 soc.spimemio.dout_data[5]
.sym 116948 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 116950 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116951 soc.spimemio.dout_data[3]
.sym 116952 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 116954 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116955 soc.spimemio.dout_data[1]
.sym 116956 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 116958 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116959 soc.spimemio.dout_data[2]
.sym 116960 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 116962 soc.simpleuart.send_divcnt[0]
.sym 116967 soc.simpleuart.send_divcnt[1]
.sym 116968 soc.simpleuart.send_divcnt[0]
.sym 116971 soc.simpleuart.send_divcnt[2]
.sym 116972 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 116975 soc.simpleuart.send_divcnt[3]
.sym 116976 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 116979 soc.simpleuart.send_divcnt[4]
.sym 116980 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 116983 soc.simpleuart.send_divcnt[5]
.sym 116984 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 116987 soc.simpleuart.send_divcnt[6]
.sym 116988 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 116991 soc.simpleuart.send_divcnt[7]
.sym 116992 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 116995 soc.simpleuart.send_divcnt[8]
.sym 116996 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 116999 soc.simpleuart.send_divcnt[9]
.sym 117000 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 117003 soc.simpleuart.send_divcnt[10]
.sym 117004 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 117007 soc.simpleuart.send_divcnt[11]
.sym 117008 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 117011 soc.simpleuart.send_divcnt[12]
.sym 117012 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 117015 soc.simpleuart.send_divcnt[13]
.sym 117016 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 117019 soc.simpleuart.send_divcnt[14]
.sym 117020 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 117023 soc.simpleuart.send_divcnt[15]
.sym 117024 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 117027 soc.simpleuart.send_divcnt[16]
.sym 117028 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 117031 soc.simpleuart.send_divcnt[17]
.sym 117032 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 117035 soc.simpleuart.send_divcnt[18]
.sym 117036 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 117039 soc.simpleuart.send_divcnt[19]
.sym 117040 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 117043 soc.simpleuart.send_divcnt[20]
.sym 117044 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 117047 soc.simpleuart.send_divcnt[21]
.sym 117048 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 117051 soc.simpleuart.send_divcnt[22]
.sym 117052 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 117055 soc.simpleuart.send_divcnt[23]
.sym 117056 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 117059 soc.simpleuart.send_divcnt[24]
.sym 117060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 117063 soc.simpleuart.send_divcnt[25]
.sym 117064 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 117067 soc.simpleuart.send_divcnt[26]
.sym 117068 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 117071 soc.simpleuart.send_divcnt[27]
.sym 117072 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 117075 soc.simpleuart.send_divcnt[28]
.sym 117076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 117079 soc.simpleuart.send_divcnt[29]
.sym 117080 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 117083 soc.simpleuart.send_divcnt[30]
.sym 117084 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 117087 soc.simpleuart.send_divcnt[31]
.sym 117088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 117089 soc.simpleuart.recv_pattern[1]
.sym 117093 soc.simpleuart_reg_div_do[25]
.sym 117094 soc.simpleuart.send_divcnt[25]
.sym 117095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 117096 soc.simpleuart.send_divcnt[30]
.sym 117097 soc.simpleuart.recv_pattern[4]
.sym 117101 soc.simpleuart.recv_pattern[5]
.sym 117105 soc.simpleuart_reg_div_do[27]
.sym 117106 soc.simpleuart.send_divcnt[27]
.sym 117107 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 117108 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 117109 soc.simpleuart.recv_pattern[3]
.sym 117113 soc.simpleuart_reg_div_do[13]
.sym 117114 soc.simpleuart.send_divcnt[13]
.sym 117115 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 117116 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 117117 soc.simpleuart.recv_pattern[0]
.sym 117121 iomem_wdata[30]
.sym 117133 iomem_wdata[29]
.sym 117145 iomem_wdata[27]
.sym 117149 iomem_wdata[25]
.sym 117153 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117154 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117155 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117156 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 117157 soc.simpleuart.recv_pattern[3]
.sym 117161 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117162 soc.simpleuart_reg_div_do[2]
.sym 117163 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 117164 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117167 soc.simpleuart.recv_buf_data[2]
.sym 117168 soc.simpleuart.recv_buf_valid
.sym 117169 soc.simpleuart.recv_pattern[6]
.sym 117173 soc.simpleuart.recv_pattern[2]
.sym 117177 soc.simpleuart.recv_pattern[4]
.sym 117185 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117186 iomem_addr[3]
.sym 117187 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117188 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117189 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117190 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117191 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117192 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117194 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117195 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117196 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117197 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117198 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117199 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 117200 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117203 iomem_addr[4]
.sym 117204 iomem_addr[5]
.sym 117207 iomem_addr[3]
.sym 117208 soc.mem_valid
.sym 117211 iomem_addr[3]
.sym 117212 soc.mem_valid
.sym 117213 iomem_addr[6]
.sym 117214 iomem_addr[7]
.sym 117215 iomem_addr[8]
.sym 117216 iomem_addr[9]
.sym 117217 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 117218 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 117219 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117220 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 117223 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117224 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117226 soc.simpleuart.send_pattern[2]
.sym 117227 iomem_wdata[0]
.sym 117228 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 117230 soc.simpleuart.send_pattern[3]
.sym 117231 iomem_wdata[1]
.sym 117232 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 117235 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 117236 soc.simpleuart.send_pattern[1]
.sym 117238 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 117239 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 117240 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 117241 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117242 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117243 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117244 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117247 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 117248 soc.simpleuart_reg_div_do[16]
.sym 117251 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 117252 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 117255 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 117256 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117257 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117258 soc.simpleuart_reg_div_do[7]
.sym 117259 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117260 soc.simpleuart.recv_buf_data[7]
.sym 117263 soc.simpleuart.recv_buf_data[6]
.sym 117264 soc.simpleuart.recv_buf_valid
.sym 117265 iomem_addr[24]
.sym 117266 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117267 iomem_addr[25]
.sym 117268 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 117269 soc.simpleuart.recv_pattern[6]
.sym 117273 soc.simpleuart.recv_pattern[7]
.sym 117277 iomem_addr[12]
.sym 117278 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 117279 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117280 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 117281 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117282 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 117283 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117284 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 117286 soc.simpleuart.recv_buf_valid
.sym 117287 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117288 flash_clk_SB_LUT4_I1_I2[3]
.sym 117289 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117290 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117291 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117292 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117293 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117294 soc.simpleuart_reg_div_do[23]
.sym 117295 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117296 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 117297 iomem_wdata[31]
.sym 117301 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117302 soc.simpleuart_reg_div_do[24]
.sym 117303 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117304 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 117305 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117306 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117307 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117308 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 117309 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117310 soc.simpleuart_reg_div_do[25]
.sym 117311 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117312 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 117314 soc.simpleuart_reg_div_do[29]
.sym 117315 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117316 flash_clk_SB_LUT4_I1_I2[3]
.sym 117317 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117318 iomem_ready_SB_LUT4_I1_O[1]
.sym 117319 iomem_addr[25]
.sym 117320 iomem_addr[24]
.sym 117322 soc.simpleuart_reg_div_do[26]
.sym 117323 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117324 flash_clk_SB_LUT4_I1_I2[3]
.sym 117330 soc.simpleuart_reg_div_do[27]
.sym 117331 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117332 flash_clk_SB_LUT4_I1_I2[3]
.sym 117334 soc.simpleuart_reg_div_do[8]
.sym 117335 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117336 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117338 soc.simpleuart_reg_div_do[13]
.sym 117339 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117340 flash_clk_SB_LUT4_I1_I2[3]
.sym 117350 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]
.sym 117351 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117352 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2]
.sym 117358 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 117359 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117360 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]
.sym 117361 soc.mem_rdata[27]
.sym 117362 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 117363 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117364 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117366 iomem_ready
.sym 117367 iomem_ready_SB_LUT4_I3_I1[6]
.sym 117368 soc.mem_valid
.sym 117370 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 117371 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117372 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1[2]
.sym 117373 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117374 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 117375 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 117376 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117377 soc.spimemio.dout_data[0]
.sym 117382 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 117383 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 117384 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 117385 soc.spimemio.dout_data[5]
.sym 117389 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 117390 soc.spimem_rdata[29]
.sym 117391 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 117392 flash_csb_SB_LUT4_I1_O[2]
.sym 117393 soc.spimemio.dout_data[1]
.sym 117397 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 117398 soc.spimem_rdata[25]
.sym 117399 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 117400 flash_csb_SB_LUT4_I1_O[2]
.sym 117401 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 117402 soc.spimem_rdata[24]
.sym 117403 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 117404 flash_csb_SB_LUT4_I1_O[2]
.sym 117405 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 117406 soc.spimem_rdata[23]
.sym 117407 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 117408 flash_csb_SB_LUT4_I1_O[2]
.sym 117410 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 117411 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 117412 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 117414 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3[0]
.sym 117415 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 117416 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[2]
.sym 117417 soc.cpu.mem_la_read_SB_LUT4_I2_1_O[0]
.sym 117418 iomem_wstrb[3]
.sym 117419 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117420 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117423 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 117424 soc.mem_rdata[16]
.sym 117425 soc.mem_rdata[24]
.sym 117426 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117427 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117428 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117431 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117432 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117433 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117434 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117435 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 117436 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 117437 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 117438 soc.spimem_rdata[30]
.sym 117439 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 117440 flash_csb_SB_LUT4_I1_O[2]
.sym 117441 soc.cpu.mem_state[0]
.sym 117442 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117443 soc.cpu.mem_state[1]
.sym 117444 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 117446 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 117447 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 117448 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 117449 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117450 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117451 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117452 UART_RX_SB_LUT4_I1_I0[3]
.sym 117455 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 117456 soc.mem_rdata[22]
.sym 117459 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117460 soc.mem_valid
.sym 117461 soc.cpu.mem_la_read
.sym 117462 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 117463 soc.cpu.mem_state[1]
.sym 117464 soc.cpu.mem_state[0]
.sym 117469 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117470 soc.mem_rdata[30]
.sym 117471 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117472 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117473 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 117474 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 117475 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117476 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 117477 soc.cpu.mem_la_read
.sym 117483 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 117484 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117485 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117486 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117487 UART_RX_SB_LUT4_I1_I0[3]
.sym 117488 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 117491 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 117492 UART_RX_SB_LUT4_I1_I0[3]
.sym 117497 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117498 soc.cpu.mem_state[1]
.sym 117499 soc.cpu.mem_state[0]
.sym 117500 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 117502 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117503 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117504 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 117506 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117507 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117508 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117509 soc.cpu.mem_do_rinst
.sym 117510 soc.cpu.mem_state[1]
.sym 117511 soc.cpu.mem_state[0]
.sym 117512 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117514 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 117515 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 117516 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117517 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117518 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 117519 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 117520 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117523 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117524 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117526 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 117527 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117528 soc.cpu.mem_la_firstword_xfer
.sym 117530 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117531 soc.mem_rdata[20]
.sym 117532 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117534 soc.cpu.mem_state[1]
.sym 117535 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117536 soc.cpu.mem_state[0]
.sym 117537 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117538 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117539 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117540 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117541 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 117542 soc.mem_rdata[23]
.sym 117543 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117544 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117545 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 117546 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 117547 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117548 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 117549 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117550 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117551 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117552 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117553 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117554 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 117555 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117556 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117557 soc.mem_rdata[25]
.sym 117561 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 117562 soc.mem_rdata[25]
.sym 117563 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117564 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117567 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117568 soc.cpu.mem_do_rinst
.sym 117569 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 117570 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 117571 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 117572 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 117573 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 117574 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 117575 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117576 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117577 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 117578 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117579 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 117580 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 117581 soc.mem_rdata[23]
.sym 117585 soc.cpu.mem_rdata_q[29]
.sym 117586 soc.mem_rdata[29]
.sym 117587 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117588 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117591 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 117592 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117593 soc.mem_rdata[29]
.sym 117597 soc.cpu.mem_rdata_q[29]
.sym 117598 soc.mem_rdata[29]
.sym 117599 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117600 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117601 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 117602 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117603 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117604 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117606 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 117607 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117608 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117609 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117610 soc.mem_rdata[31]
.sym 117611 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117612 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117613 soc.mem_rdata[30]
.sym 117617 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 117618 soc.mem_rdata[30]
.sym 117619 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117620 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117623 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 117624 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117625 soc.mem_rdata[24]
.sym 117630 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117631 soc.mem_rdata[24]
.sym 117632 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117634 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 117635 soc.cpu.mem_rdata_latched[1]
.sym 117636 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117639 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117640 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 117641 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 117642 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 117643 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117644 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 117645 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[0]
.sym 117646 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0[1]
.sym 117647 soc.cpu.mem_16bit_buffer[12]
.sym 117648 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 117650 soc.cpu.instr_auipc
.sym 117651 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 117652 soc.cpu.mem_rdata_q[17]
.sym 117654 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117655 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 117656 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117658 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117659 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117660 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117661 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117662 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 117663 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117664 UART_RX_SB_LUT4_I1_I0[3]
.sym 117665 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 117666 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117667 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 117668 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 117671 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117672 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117673 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117674 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117675 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117676 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 117678 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117679 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117680 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 117681 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117682 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 117683 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117684 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117685 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 117686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 117687 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 117688 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 117689 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 117690 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 117691 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 117692 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 117693 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117694 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 117695 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117696 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117698 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117699 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 117700 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117703 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117704 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117706 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 117707 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117708 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117711 soc.cpu.mem_rdata_latched[1]
.sym 117712 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 117713 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117714 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117715 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 117716 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117719 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117720 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117722 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117723 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117724 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 117725 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 117726 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117727 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117728 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117730 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 117731 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117732 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117733 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117734 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117735 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 117736 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 117737 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117738 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117739 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117740 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 117742 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117743 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117744 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 117747 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117748 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117749 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 117750 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117751 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 117752 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117755 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 117756 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117759 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117760 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 117762 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 117763 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117764 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117765 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 117766 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117767 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117768 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 117770 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 117771 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117772 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117774 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 117775 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 117776 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117777 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 117778 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117779 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117780 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 117781 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117782 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 117783 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 117784 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 117790 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117791 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117792 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 117794 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 117795 iomem_wstrb[0]
.sym 117796 UART_RX_SB_LUT4_I1_I0[3]
.sym 117801 iomem_wdata[8]
.sym 117806 soc.spimemio.config_clk
.sym 117807 soc.spimemio.xfer_clk
.sym 117808 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117810 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 117811 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 117812 UART_RX_SB_LUT4_I1_I0[3]
.sym 117813 iomem_wdata[9]
.sym 117817 iomem_wdata[11]
.sym 117821 iomem_wdata[10]
.sym 117829 soc.spimemio.din_tag[2]
.sym 117833 soc.spimemio.din_tag[1]
.sym 117838 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117839 flash_io0_oe_SB_LUT4_O_I2[1]
.sym 117840 flash_io0_oe_SB_LUT4_O_I1[2]
.sym 117842 soc.spimemio.config_csb
.sym 117843 soc.spimemio.xfer_csb
.sym 117844 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117845 flash_io0_oe_SB_LUT4_O_I1[0]
.sym 117846 flash_io0_oe_SB_LUT4_O_I1[1]
.sym 117847 flash_io0_oe_SB_LUT4_O_I1[2]
.sym 117848 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117851 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117852 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 117853 $PACKER_GND_NET
.sym 117861 soc.spimemio.state[5]
.sym 117862 soc.spimemio.state[11]
.sym 117863 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 117864 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117865 soc.spimemio.xfer.xfer_tag[0]
.sym 117869 soc.spimemio.xfer.xfer_tag[2]
.sym 117877 soc.spimemio.xfer.xfer_tag[1]
.sym 117887 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 117888 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 117889 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117890 soc.spimemio.dout_data[0]
.sym 117891 flash_io2_di
.sym 117892 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117893 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117894 soc.spimemio.dout_data[5]
.sym 117895 soc.spimemio.dout_data[3]
.sym 117896 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117897 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117898 soc.spimemio.dout_data[2]
.sym 117899 soc.spimemio.dout_data[0]
.sym 117900 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117902 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 117903 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 117904 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117905 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117906 soc.spimemio.dout_data[4]
.sym 117907 soc.spimemio.dout_data[2]
.sym 117908 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117909 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117910 soc.spimemio.dout_data[1]
.sym 117911 flash_io3_di
.sym 117912 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117915 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117916 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117917 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117918 soc.spimemio.dout_data[3]
.sym 117919 soc.spimemio.dout_data[1]
.sym 117920 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117921 soc.simpleuart.send_divcnt[1]
.sym 117922 soc.simpleuart_reg_div_do[1]
.sym 117923 soc.simpleuart_reg_div_do[3]
.sym 117924 soc.simpleuart.send_divcnt[3]
.sym 117925 soc.simpleuart_reg_div_do[1]
.sym 117926 soc.simpleuart.send_divcnt[1]
.sym 117927 soc.simpleuart_reg_div_do[0]
.sym 117928 soc.simpleuart.send_divcnt[0]
.sym 117932 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 117933 soc.spimemio.din_ddr
.sym 117934 soc.spimemio_cfgreg_do[22]
.sym 117935 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 117936 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 117937 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117938 soc.spimemio_cfgreg_do[21]
.sym 117939 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 117940 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 117944 soc.simpleuart_reg_div_do[15]
.sym 117945 soc.simpleuart_reg_div_do[6]
.sym 117946 soc.simpleuart.send_divcnt[6]
.sym 117947 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 117948 soc.simpleuart.send_divcnt[12]
.sym 117952 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 117954 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117955 soc.spimemio.dout_tag[2]
.sym 117956 soc.spimemio.dout_tag[1]
.sym 117958 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117959 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117960 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117961 soc.spimemio.rd_inc
.sym 117968 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 117970 soc.spimemio.dout_tag[2]
.sym 117971 soc.spimemio.dout_tag[1]
.sym 117972 soc.spimemio.dout_tag[0]
.sym 117973 soc.spimemio.dout_tag[1]
.sym 117974 soc.spimemio.dout_tag[0]
.sym 117975 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 117976 soc.spimemio.dout_tag[2]
.sym 117977 soc.simpleuart_reg_div_do[18]
.sym 117978 soc.simpleuart.send_divcnt[18]
.sym 117979 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 117980 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 117984 soc.simpleuart_reg_div_do[18]
.sym 117985 soc.simpleuart.send_divcnt[0]
.sym 117986 soc.simpleuart_reg_div_do[0]
.sym 117987 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 117988 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 117989 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 117990 soc.simpleuart.send_divcnt[20]
.sym 117991 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117992 soc.simpleuart.send_divcnt[21]
.sym 117993 soc.simpleuart_reg_div_do[14]
.sym 117994 soc.simpleuart.send_divcnt[14]
.sym 117995 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 117996 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 117997 soc.simpleuart_reg_div_do[19]
.sym 117998 soc.simpleuart.send_divcnt[19]
.sym 117999 soc.simpleuart_reg_div_do[23]
.sym 118000 soc.simpleuart.send_divcnt[23]
.sym 118004 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118005 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 118006 soc.simpleuart_reg_div_do[10]
.sym 118007 soc.simpleuart.send_divcnt[10]
.sym 118008 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 118011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 118012 soc.simpleuart.send_divcnt[17]
.sym 118014 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118015 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 118016 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[2]
.sym 118017 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 118018 soc.simpleuart.send_divcnt[5]
.sym 118019 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 118020 soc.simpleuart.send_divcnt[4]
.sym 118021 soc.simpleuart_reg_div_do[2]
.sym 118022 soc.simpleuart.send_divcnt[2]
.sym 118023 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 118024 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 118030 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 118031 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 118032 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118033 soc.simpleuart.send_divcnt[29]
.sym 118034 soc.simpleuart_reg_div_do[29]
.sym 118035 soc.simpleuart_reg_div_do[31]
.sym 118036 soc.simpleuart.send_divcnt[31]
.sym 118039 soc.spimemio.softreset
.sym 118040 UART_RX_SB_LUT4_I1_I0[3]
.sym 118045 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 118046 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 118047 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 118048 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 118051 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 118052 UART_RX_SB_LUT4_I1_I0[3]
.sym 118053 iomem_wdata[18]
.sym 118057 iomem_wdata[19]
.sym 118063 soc.simpleuart.recv_buf_data[1]
.sym 118064 soc.simpleuart.recv_buf_valid
.sym 118067 soc.simpleuart.recv_buf_data[5]
.sym 118068 soc.simpleuart.recv_buf_valid
.sym 118071 soc.simpleuart.recv_buf_data[4]
.sym 118072 soc.simpleuart.recv_buf_valid
.sym 118075 soc.simpleuart.recv_buf_data[3]
.sym 118076 soc.simpleuart.recv_buf_valid
.sym 118078 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 118079 iomem_wstrb[2]
.sym 118080 UART_RX_SB_LUT4_I1_I0[3]
.sym 118081 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118082 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 118083 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118084 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118085 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118086 soc.simpleuart_reg_div_do[3]
.sym 118087 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118088 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118091 soc.simpleuart.recv_buf_data[0]
.sym 118092 soc.simpleuart.recv_buf_valid
.sym 118093 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118094 soc.simpleuart_reg_div_do[1]
.sym 118095 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118096 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118097 iomem_wdata[22]
.sym 118101 iomem_wdata[16]
.sym 118105 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118106 soc.simpleuart_reg_div_do[0]
.sym 118107 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 118108 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118109 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118110 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 118111 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118112 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118113 flash_clk_SB_LUT4_I1_I2[0]
.sym 118114 flash_io3_di
.sym 118115 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 118116 flash_clk_SB_LUT4_I1_I2[3]
.sym 118121 flash_clk_SB_LUT4_I1_I2[0]
.sym 118122 flash_io2_di
.sym 118123 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 118124 flash_clk_SB_LUT4_I1_I2[3]
.sym 118125 flash_clk_SB_LUT4_I1_I2[0]
.sym 118126 flash_clk$SB_IO_OUT
.sym 118127 flash_clk_SB_LUT4_I1_I2[2]
.sym 118128 flash_clk_SB_LUT4_I1_I2[3]
.sym 118129 soc.simpleuart.recv_pattern[2]
.sym 118133 flash_clk_SB_LUT4_I1_I2[0]
.sym 118134 flash_csb$SB_IO_OUT
.sym 118135 flash_csb_SB_LUT4_I1_I2[2]
.sym 118136 flash_clk_SB_LUT4_I1_I2[3]
.sym 118137 flash_clk_SB_LUT4_I1_I2[0]
.sym 118138 flash_io0_di
.sym 118139 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 118140 flash_clk_SB_LUT4_I1_I2[3]
.sym 118141 flash_clk_SB_LUT4_I1_I2[0]
.sym 118142 flash_io1_di
.sym 118143 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 118144 flash_clk_SB_LUT4_I1_I2[3]
.sym 118146 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 118147 iomem_wstrb[3]
.sym 118148 UART_RX_SB_LUT4_I1_I0[3]
.sym 118149 iomem_wdata[31]
.sym 118159 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118160 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 118163 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118164 soc.simpleuart_reg_div_do[9]
.sym 118167 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118168 soc.simpleuart_reg_div_do[18]
.sym 118169 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 118170 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 118171 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118172 soc.mem_valid
.sym 118175 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118176 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 118179 soc.simpleuart.recv_buf_valid
.sym 118180 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118182 soc.simpleuart.send_pattern[4]
.sym 118183 iomem_wdata[2]
.sym 118184 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 118186 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 118187 soc.mem_valid
.sym 118188 soc.spimemio_cfgreg_do[18]
.sym 118189 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 118190 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 118191 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 118192 flash_clk_SB_LUT4_I1_I2[3]
.sym 118193 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 118194 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 118195 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 118196 flash_clk_SB_LUT4_I1_I2[3]
.sym 118198 soc.simpleuart.send_pattern[5]
.sym 118199 iomem_wdata[3]
.sym 118200 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 118202 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 118203 flash_io1_oe
.sym 118204 soc.mem_valid
.sym 118205 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 118206 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118207 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118208 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118209 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 118210 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 118211 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 118212 flash_clk_SB_LUT4_I1_I2[3]
.sym 118213 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 118214 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118215 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118216 flash_clk_SB_LUT4_I1_I2[3]
.sym 118218 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 118219 soc.spimemio_cfgreg_do[22]
.sym 118220 soc.mem_valid
.sym 118223 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118224 soc.simpleuart_reg_div_do[19]
.sym 118225 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118226 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 118227 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 118228 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118230 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 118231 soc.mem_valid
.sym 118232 soc.spimemio_cfgreg_do[16]
.sym 118234 soc.simpleuart_reg_div_do[14]
.sym 118235 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118236 flash_clk_SB_LUT4_I1_I2[3]
.sym 118238 soc.simpleuart_reg_div_do[6]
.sym 118239 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118240 flash_clk_SB_LUT4_I1_I2[3]
.sym 118243 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118244 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 118246 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 118247 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118248 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118250 soc.simpleuart_reg_div_do[28]
.sym 118251 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118252 flash_clk_SB_LUT4_I1_I2[3]
.sym 118254 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]
.sym 118255 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118256 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 118257 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 118258 iomem_wstrb[0]
.sym 118259 iomem_wstrb[2]
.sym 118260 iomem_wstrb[3]
.sym 118263 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118264 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118267 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118268 soc.simpleuart_reg_div_do[10]
.sym 118271 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118272 soc.simpleuart_reg_div_do[31]
.sym 118274 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 118275 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118276 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118278 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 118279 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118280 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118281 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 118282 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 118283 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 118284 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 118286 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118287 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118288 flash_clk_SB_LUT4_I1_I2[3]
.sym 118291 soc.simpleuart.recv_buf_valid
.sym 118292 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118294 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 118295 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118296 flash_clk_SB_LUT4_I1_I2[3]
.sym 118299 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 118300 soc.mem_valid
.sym 118302 soc.simpleuart_reg_div_do[15]
.sym 118303 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118304 flash_clk_SB_LUT4_I1_I2[3]
.sym 118309 soc.spimemio.dout_data[3]
.sym 118329 flash_clk_SB_LUT4_I1_I2[0]
.sym 118330 flash_io0_oe
.sym 118331 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 118332 flash_clk_SB_LUT4_I1_I2[3]
.sym 118337 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 118338 soc.spimem_rdata[27]
.sym 118339 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118340 flash_csb_SB_LUT4_I1_O[2]
.sym 118341 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 118342 soc.spimem_rdata[26]
.sym 118343 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118344 flash_csb_SB_LUT4_I1_O[2]
.sym 118349 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 118353 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 118354 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 118355 flash_csb_SB_LUT4_I1_O[2]
.sym 118356 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 118358 soc.spimem_rdata[8]
.sym 118359 flash_csb_SB_LUT4_I1_O[2]
.sym 118360 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118371 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118372 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118373 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118374 soc.spimem_rdata[6]
.sym 118375 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118376 flash_csb_SB_LUT4_I1_O[2]
.sym 118378 iomem_ready_SB_LUT4_I3_I1[6]
.sym 118379 soc.mem_valid
.sym 118380 iomem_ready
.sym 118381 soc.spimemio.buffer[6]
.sym 118385 soc.spimemio.dout_data[6]
.sym 118390 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 118391 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 118392 UART_RX_SB_LUT4_I1_I0[3]
.sym 118393 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 118394 soc.spimem_rdata[28]
.sym 118395 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118396 flash_csb_SB_LUT4_I1_O[2]
.sym 118397 soc.spimemio.dout_data[4]
.sym 118402 soc.cpu.mem_la_firstword_reg
.sym 118403 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118404 soc.cpu.last_mem_valid
.sym 118405 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118406 soc.spimem_rdata[7]
.sym 118407 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118408 flash_csb_SB_LUT4_I1_O[2]
.sym 118409 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118410 soc.spimem_rdata[15]
.sym 118411 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118412 flash_csb_SB_LUT4_I1_O[2]
.sym 118413 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118414 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 118415 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 118416 flash_csb_SB_LUT4_I1_O[2]
.sym 118421 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 118425 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118431 flash_csb_SB_LUT4_I1_O[2]
.sym 118432 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 118441 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118442 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 118443 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118444 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118451 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118452 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118461 soc.spimemio.dout_data[2]
.sym 118465 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 118466 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118467 soc.cpu.mem_16bit_buffer[4]
.sym 118468 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 118469 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118470 soc.mem_rdata[31]
.sym 118471 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118472 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118478 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118479 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 118480 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118482 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 118483 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 118484 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118485 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118486 soc.mem_rdata[20]
.sym 118487 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118488 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118489 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 118490 soc.mem_rdata[30]
.sym 118491 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118492 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118497 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 118498 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 118499 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118500 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118501 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 118502 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118503 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118504 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118505 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 118506 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 118507 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118508 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118509 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 118510 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[1]
.sym 118511 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118512 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118513 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 118514 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118515 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118516 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118517 soc.mem_rdata[22]
.sym 118521 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[0]
.sym 118522 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118523 soc.cpu.mem_16bit_buffer[6]
.sym 118524 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 118525 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 118526 soc.mem_rdata[22]
.sym 118527 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118528 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118530 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 118531 soc.mem_rdata[26]
.sym 118532 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118533 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 118534 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 118535 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 118536 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 118537 flash_csb_SB_LUT4_I1_O[2]
.sym 118538 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 118539 soc.mem_valid
.sym 118540 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 118541 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118542 soc.mem_rdata[28]
.sym 118543 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118544 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118546 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2_I1[0]
.sym 118547 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 118548 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118549 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 118550 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 118551 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118552 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118553 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 118554 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 118555 soc.cpu.mem_la_read
.sym 118556 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[3]
.sym 118558 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118559 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 118560 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118562 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 118563 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 118564 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118565 soc.mem_rdata[28]
.sym 118571 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 118572 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 118574 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 118575 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 118576 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118577 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 118578 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 118579 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 118580 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 118581 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 118582 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118583 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118584 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118586 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 118587 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 118588 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118589 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118590 soc.mem_rdata[28]
.sym 118591 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118592 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118593 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118594 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118595 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118596 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118597 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118598 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 118599 soc.cpu.mem_rdata_latched[1]
.sym 118600 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 118601 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118602 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118603 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118604 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 118605 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118606 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 118607 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118608 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 118610 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 118611 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 118612 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 118615 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 118616 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 118617 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118618 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118619 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118620 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 118621 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118622 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 118623 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2[2]
.sym 118624 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118625 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118626 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 118627 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 118628 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118630 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 118631 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 118632 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 118633 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 118634 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 118635 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118636 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118639 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118640 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118642 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 118643 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118644 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118646 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 118647 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118648 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118649 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 118650 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 118651 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 118652 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 118653 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 118654 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 118655 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 118656 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 118659 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 118660 soc.cpu.mem_rdata_latched[1]
.sym 118663 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 118664 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118665 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118666 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118667 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118668 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118671 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118672 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 118675 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118676 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118678 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118679 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 118680 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 118683 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118684 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 118688 display.refresh_timer_state[0]
.sym 118689 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 118690 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118691 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118692 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 118693 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118694 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118695 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118696 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 118697 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 118698 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118699 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118700 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118702 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118703 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118704 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 118705 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 118706 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 118707 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118708 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 118710 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118711 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 118712 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118713 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118714 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118715 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 118716 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118719 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 118720 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118721 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118722 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118723 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 118724 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 118727 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118728 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 118731 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118732 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 118734 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118735 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 118736 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 118738 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 118739 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118740 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118741 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 118742 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 118743 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118744 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 118746 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 118747 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 118748 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118750 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118751 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 118752 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 118754 flash_io2_do_SB_LUT4_O_I2[0]
.sym 118755 flash_io2_do_SB_LUT4_O_I2[1]
.sym 118756 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118758 flash_io0_do_SB_LUT4_O_I2[0]
.sym 118759 flash_io0_do_SB_LUT4_O_I2[1]
.sym 118760 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118762 soc.spimemio.xfer_io3_90
.sym 118763 soc.spimemio.xfer_io3_do
.sym 118764 soc.spimemio_cfgreg_do[22]
.sym 118765 soc.spimemio.xfer_io3_do
.sym 118770 flash_io3_do_SB_LUT4_O_I2[0]
.sym 118771 flash_io3_do_SB_LUT4_O_I2[1]
.sym 118772 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118774 flash_io1_do_SB_LUT4_O_I2[0]
.sym 118775 flash_io1_do_SB_LUT4_O_I2[1]
.sym 118776 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118777 soc.spimemio.xfer_io2_do
.sym 118782 soc.spimemio.xfer_io2_90
.sym 118783 soc.spimemio.xfer_io2_do
.sym 118784 soc.spimemio_cfgreg_do[22]
.sym 118787 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118788 soc.spimemio.xfer.obuffer[6]
.sym 118793 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 118794 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118795 soc.spimemio.config_oe[3]
.sym 118796 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118797 soc.spimemio.xfer_io0_do
.sym 118802 soc.spimemio.xfer_io0_90
.sym 118803 soc.spimemio.xfer_io0_do
.sym 118804 soc.spimemio_cfgreg_do[22]
.sym 118805 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118806 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118807 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 118808 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 118811 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118812 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118813 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 118814 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118815 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 118816 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118819 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118820 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 118821 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 118822 soc.spimemio.xfer.obuffer[6]
.sym 118823 soc.spimemio.xfer.obuffer[4]
.sym 118824 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118827 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118828 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 118829 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 118830 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 118831 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118832 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 118833 soc.spimemio.din_tag[0]
.sym 118839 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 118840 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118842 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118843 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118844 soc.spimemio.xfer.obuffer[4]
.sym 118845 soc.spimemio.din_rd
.sym 118849 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118850 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 118851 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 118852 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118855 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 118856 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118863 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 118864 soc.spimemio.state[11]
.sym 118865 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 118871 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 118872 soc.spimemio.din_ddr
.sym 118875 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 118876 soc.spimemio.din_ddr
.sym 118877 soc.spimemio.state[11]
.sym 118878 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118879 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 118880 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118881 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118882 soc.spimemio.rd_wait
.sym 118883 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118884 soc.spimemio.rd_wait_SB_LUT4_I1_1_I3[3]
.sym 118886 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118887 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118888 soc.spimemio.rd_wait
.sym 118890 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 118891 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 118892 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 118894 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118895 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118896 soc.spimemio.rd_wait_SB_LUT4_I1_I3[2]
.sym 118897 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118898 soc.spimemio.rd_wait
.sym 118899 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118900 soc.spimemio.rd_wait_SB_LUT4_I1_I3[2]
.sym 118901 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 118902 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118903 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118904 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118905 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 118906 soc.spimemio.state[5]
.sym 118907 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118908 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118909 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[0]
.sym 118910 soc.spimemio.rd_wait_SB_LUT4_I1_1_O[1]
.sym 118911 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118912 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118913 soc.spimemio_cfgreg_do[21]
.sym 118914 soc.spimemio_cfgreg_do[22]
.sym 118915 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118916 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 118922 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 118923 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 118924 soc.spimemio.dout_tag[0]
.sym 118930 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118931 soc.spimemio.state[5]
.sym 118932 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 118933 $PACKER_VCC_NET
.sym 118938 soc.spimemio.dout_tag[0]
.sym 118939 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 118940 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 118942 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 118943 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 118944 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118947 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118948 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 118951 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 118952 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118955 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 118956 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 118959 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 118960 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118963 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 118964 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118965 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 118966 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 118967 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118968 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118969 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 118970 soc.spimemio_cfgreg_do[20]
.sym 118971 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118972 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118973 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118974 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118975 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118976 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118981 iomem_addr[12]
.sym 118982 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 118983 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118984 iomem_addr[20]
.sym 118989 iomem_wdata[20]
.sym 118993 soc.spimemio_cfgreg_do[21]
.sym 118994 soc.spimemio_cfgreg_do[22]
.sym 118995 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118996 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 118997 iomem_wdata[21]
.sym 119003 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119004 iomem_addr[8]
.sym 119005 iomem_wdata[17]
.sym 119011 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119012 iomem_addr[3]
.sym 119013 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119014 iomem_addr[13]
.sym 119015 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119016 iomem_addr[21]
.sym 119021 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119022 soc.spimemio_cfgreg_do[22]
.sym 119023 soc.spimemio_cfgreg_do[21]
.sym 119024 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 119025 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119026 soc.spimemio_cfgreg_do[19]
.sym 119027 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 119028 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119030 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[0]
.sym 119031 soc.spimemio.rd_valid
.sym 119032 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1[2]
.sym 119033 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 119034 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119035 soc.simpleuart.recv_buf_valid
.sym 119036 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 119037 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119038 soc.spimemio_cfgreg_do[18]
.sym 119039 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119040 iomem_addr[18]
.sym 119047 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119048 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119058 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119059 iomem_addr[5]
.sym 119060 soc.spimemio.rd_inc
.sym 119066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 119067 iomem_addr[6]
.sym 119068 soc.spimemio.rd_inc
.sym 119073 iomem_addr[5]
.sym 119074 soc.spimemio.rd_addr[5]
.sym 119075 iomem_addr[6]
.sym 119076 soc.spimemio.rd_addr[6]
.sym 119078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119079 iomem_addr[4]
.sym 119080 soc.spimemio.rd_inc
.sym 119082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119083 iomem_addr[3]
.sym 119084 soc.spimemio.rd_inc
.sym 119085 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 119086 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[1]
.sym 119087 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[2]
.sym 119088 soc.spimemio.rd_valid_SB_LUT4_I3_I1_SB_LUT4_I0_I1[3]
.sym 119090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 119091 iomem_addr[12]
.sym 119092 soc.spimemio.rd_inc
.sym 119094 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 119095 iomem_addr[8]
.sym 119096 soc.spimemio.rd_inc
.sym 119098 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 119099 iomem_addr[10]
.sym 119100 soc.spimemio.rd_inc
.sym 119101 iomem_addr[12]
.sym 119102 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 119103 iomem_addr[7]
.sym 119104 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 119105 soc.spimemio.rd_addr[4]
.sym 119106 iomem_addr[4]
.sym 119107 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 119108 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 119109 soc.spimemio.rd_addr[10]
.sym 119110 iomem_addr[10]
.sym 119111 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 119112 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 119113 iomem_addr[12]
.sym 119114 soc.spimemio.rd_addr[12]
.sym 119115 soc.spimemio.rd_addr[4]
.sym 119116 iomem_addr[4]
.sym 119119 iomem_addr[8]
.sym 119120 soc.spimemio.rd_addr[8]
.sym 119121 soc.spimemio.rd_addr[15]
.sym 119122 iomem_addr[15]
.sym 119123 soc.spimemio.rd_addr[10]
.sym 119124 iomem_addr[10]
.sym 119125 iomem_addr[22]
.sym 119126 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 119127 iomem_addr[20]
.sym 119128 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 119130 soc.spimemio.rd_addr[8]
.sym 119131 iomem_addr[8]
.sym 119132 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 119133 iomem_addr[3]
.sym 119134 soc.spimemio.rd_addr[3]
.sym 119135 soc.spimemio.rd_valid
.sym 119136 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 119138 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 119139 iomem_addr[11]
.sym 119140 soc.spimemio.rd_inc
.sym 119142 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 119143 iomem_addr[20]
.sym 119144 soc.spimemio.rd_inc
.sym 119146 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 119147 flash_io3_oe
.sym 119148 soc.mem_valid
.sym 119149 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 119150 flash_io3_oe_SB_LUT4_I2_O[1]
.sym 119151 flash_io3_oe_SB_LUT4_I2_O[2]
.sym 119152 flash_clk_SB_LUT4_I1_I2[3]
.sym 119154 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 119155 soc.spimemio_cfgreg_do[20]
.sym 119156 soc.mem_valid
.sym 119158 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 119159 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 119160 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 119161 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 119162 soc.spimemio.config_cont_SB_LUT4_I2_O[1]
.sym 119163 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 119164 flash_clk_SB_LUT4_I1_I2[3]
.sym 119167 iomem_addr[11]
.sym 119168 soc.spimemio.rd_addr[11]
.sym 119169 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 119170 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 119171 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 119172 flash_clk_SB_LUT4_I1_I2[3]
.sym 119174 soc.simpleuart.send_pattern[6]
.sym 119175 iomem_wdata[4]
.sym 119176 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 119178 soc.simpleuart.send_pattern[8]
.sym 119179 iomem_wdata[6]
.sym 119180 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 119182 soc.spimemio.rd_addr[22]
.sym 119183 iomem_addr[22]
.sym 119184 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 119186 soc.simpleuart.send_pattern[7]
.sym 119187 iomem_wdata[5]
.sym 119188 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 119190 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 119191 soc.mem_valid
.sym 119192 soc.spimemio_cfgreg_do[19]
.sym 119193 iomem_wdata[7]
.sym 119194 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119195 iomem_wstrb[0]
.sym 119196 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 119197 iomem_addr[21]
.sym 119198 soc.spimemio.rd_addr[21]
.sym 119199 soc.spimemio.rd_addr[20]
.sym 119200 iomem_addr[20]
.sym 119201 soc.spimemio_cfgreg_do[17]
.sym 119202 flash_clk_SB_LUT4_I1_I2[0]
.sym 119203 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 119204 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119206 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 119207 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119208 iomem_wstrb[0]
.sym 119211 UART_RX_SB_LUT4_I1_I0[3]
.sym 119212 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 119213 flash_io2_oe
.sym 119214 flash_clk_SB_LUT4_I1_I2[0]
.sym 119215 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 119216 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119217 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119218 flash_clk_SB_LUT4_I1_I2[0]
.sym 119219 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 119220 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119222 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 119223 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119224 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 119226 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119227 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 119228 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 119229 soc.spimemio_cfgreg_do[21]
.sym 119230 flash_clk_SB_LUT4_I1_I2[0]
.sym 119231 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 119232 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119235 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119236 soc.simpleuart.send_dummy
.sym 119245 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 119254 soc.simpleuart.send_dummy
.sym 119255 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119256 iomem_wstrb[0]
.sym 119266 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 119267 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119268 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 119269 soc.spimemio.dout_data[3]
.sym 119297 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 119298 soc.spimem_rdata[12]
.sym 119299 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119300 flash_csb_SB_LUT4_I1_O[2]
.sym 119301 soc.spimemio.buffer[8]
.sym 119305 soc.spimem_rdata[5]
.sym 119306 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119307 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119308 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119309 soc.spimemio.buffer[5]
.sym 119313 soc.spimemio.buffer[23]
.sym 119319 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119320 iomem_rdata[3]
.sym 119321 flash_csb_SB_LUT4_I1_O[0]
.sym 119322 flash_csb_SB_LUT4_I1_O[1]
.sym 119323 flash_csb_SB_LUT4_I1_O[2]
.sym 119324 flash_csb_SB_LUT4_I1_O[3]
.sym 119333 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 119334 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 119335 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 119336 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 119337 gpio_in[0]
.sym 119347 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119348 iomem_rdata[0]
.sym 119349 soc.spimem_rdata[2]
.sym 119350 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119351 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119352 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119353 SET_SEC$SB_IO_IN
.sym 119361 RESET$SB_IO_IN
.sym 119367 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119368 iomem_rdata[2]
.sym 119369 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 119370 soc.spimem_rdata[14]
.sym 119371 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119372 flash_csb_SB_LUT4_I1_O[2]
.sym 119375 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119376 iomem_rdata[4]
.sym 119377 SET_MIN$SB_IO_IN
.sym 119383 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119384 iomem_rdata[1]
.sym 119389 UP_DWN$SB_IO_IN
.sym 119393 soc.spimemio.buffer[14]
.sym 119397 soc.spimemio.buffer[15]
.sym 119405 soc.spimemio.buffer[13]
.sym 119409 soc.spimemio.buffer[2]
.sym 119413 soc.spimemio.buffer[7]
.sym 119417 soc.spimemio.buffer[12]
.sym 119426 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119427 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 119428 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119430 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119431 soc.mem_rdata[21]
.sym 119432 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119454 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119455 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119456 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119458 soc.cpu.mem_rdata_q[18]
.sym 119459 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 119460 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119461 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119462 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119463 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119464 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119465 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 119469 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 119470 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 119471 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119472 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119473 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 119474 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 119475 soc.cpu.mem_16bit_buffer[2]
.sym 119476 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 119477 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 119478 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 119479 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119480 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119481 soc.cpu.mem_rdata_q[18]
.sym 119482 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 119483 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119484 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119486 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 119487 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 119488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119489 soc.cpu.mem_rdata_q[19]
.sym 119490 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 119491 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119492 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119493 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[0]
.sym 119494 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.sym 119495 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[2]
.sym 119496 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 119497 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119498 soc.cpu.mem_rdata_latched_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119499 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119501 soc.mem_rdata[26]
.sym 119509 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 119510 soc.mem_rdata[26]
.sym 119511 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119512 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119514 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 119515 soc.mem_rdata[27]
.sym 119516 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119517 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 119518 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 119519 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119520 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119521 soc.mem_rdata[16]
.sym 119525 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[0]
.sym 119526 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 119527 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[2]
.sym 119528 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 119529 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 119530 soc.mem_rdata[27]
.sym 119531 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119532 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119534 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 119535 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 119536 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119538 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 119539 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.sym 119540 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119543 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 119544 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 119545 soc.mem_rdata[27]
.sym 119549 soc.mem_rdata[31]
.sym 119553 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119554 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119555 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119556 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119558 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 119559 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 119560 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119562 soc.cpu.mem_rdata_q[18]
.sym 119563 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 119564 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119565 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119566 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119567 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119568 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 119570 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119571 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 119572 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.sym 119575 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119576 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 119579 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119580 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119582 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119583 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 119584 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119586 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119587 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119588 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 119589 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119590 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119591 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119592 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119593 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119594 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119595 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119596 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 119597 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119598 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 119599 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119600 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119602 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119603 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119604 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119605 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119606 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119607 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 119608 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119609 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119610 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119611 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119612 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 119613 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119614 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119615 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119616 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 119619 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 119620 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119621 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 119622 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119623 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 119624 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119625 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 119626 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 119627 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 119628 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119630 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119631 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 119632 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119634 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119635 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119636 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119639 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119640 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119642 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 119643 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 119644 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.sym 119645 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 119646 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119647 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119648 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 119649 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 119650 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119651 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 119652 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 119655 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 119656 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 119658 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 119659 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 119660 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119661 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 119662 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 119663 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 119664 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 119665 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119666 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 119667 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119668 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 119669 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 119670 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119671 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 119672 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 119673 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 119674 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 119675 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119676 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 119678 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 119679 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119680 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119681 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 119682 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 119683 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119684 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 119690 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119691 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119692 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 119698 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 119699 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119700 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 119703 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 119704 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 119706 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 119707 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 119708 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119714 soc.spimemio.xfer.count[1]
.sym 119715 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119717 soc.spimemio.xfer_clk
.sym 119718 soc.spimemio.xfer.count[2]
.sym 119719 $PACKER_VCC_NET
.sym 119720 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 119721 soc.spimemio.xfer_clk
.sym 119722 soc.spimemio.xfer.count[3]
.sym 119723 $PACKER_VCC_NET
.sym 119724 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 119729 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119730 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 119731 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119732 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 119734 soc.spimemio.xfer_io1_90
.sym 119735 soc.spimemio.xfer_io1_do
.sym 119736 soc.spimemio_cfgreg_do[22]
.sym 119737 soc.spimemio.xfer_io1_do
.sym 119747 soc.spimemio.xfer.count[2]
.sym 119748 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 119750 soc.spimemio.xfer_clk
.sym 119751 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119752 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119753 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 119754 soc.spimemio.xfer.count[3]
.sym 119755 soc.spimemio.xfer.count[2]
.sym 119756 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119758 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119759 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 119760 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119761 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119762 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119763 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119764 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119765 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119766 soc.spimemio.xfer_clk
.sym 119767 soc.spimemio.xfer.count[2]
.sym 119768 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 119769 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119770 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119771 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119772 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119774 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 119775 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 119776 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119778 soc.spimemio.din_data[5]
.sym 119779 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 119780 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119781 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119782 soc.spimemio.xfer.obuffer[3]
.sym 119783 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119784 soc.spimemio.xfer.obuffer[6]
.sym 119785 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 119786 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 119787 soc.spimemio.din_data[7]
.sym 119788 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119789 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 119790 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 119791 soc.spimemio.din_data[6]
.sym 119792 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119795 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119796 soc.spimemio.xfer_resetn
.sym 119797 soc.spimemio.xfer.obuffer[2]
.sym 119798 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119799 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119800 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119802 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119803 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119804 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119805 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119806 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O[0]
.sym 119807 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119808 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119810 soc.spimemio.xfer.obuffer[1]
.sym 119811 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119812 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119813 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 119814 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119815 soc.spimemio.xfer_resetn
.sym 119816 soc.spimemio.din_valid
.sym 119817 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119818 soc.spimemio.xfer.obuffer[1]
.sym 119819 soc.spimemio.xfer.obuffer[2]
.sym 119820 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119821 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 119822 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 119823 soc.spimemio.din_data[4]
.sym 119824 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119825 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119826 soc.spimemio.xfer.obuffer[3]
.sym 119827 soc.spimemio.xfer.obuffer[4]
.sym 119828 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119830 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119831 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119832 soc.spimemio.xfer.obuffer[2]
.sym 119833 soc.spimemio.xfer.obuffer[0]
.sym 119834 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119835 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119836 soc.spimemio.xfer.obuffer[3]
.sym 119838 soc.spimemio.din_data[3]
.sym 119839 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 119840 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119844 soc.spimemio.xfer_clk
.sym 119854 soc.spimemio.xfer.dummy_count[0]
.sym 119855 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 119856 $PACKER_VCC_NET
.sym 119861 soc.spimemio.xfer.dummy_count[0]
.sym 119862 soc.spimemio.xfer.dummy_count[1]
.sym 119863 soc.spimemio.xfer.dummy_count[2]
.sym 119864 soc.spimemio.xfer.dummy_count[3]
.sym 119865 soc.spimemio.din_data[0]
.sym 119877 $PACKER_VCC_NET
.sym 119898 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119899 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119900 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 119910 soc.spimemio.state[7]
.sym 119911 soc.spimemio.state[10]
.sym 119912 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 119918 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 119919 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119920 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 119923 soc.spimemio_cfgreg_do[20]
.sym 119924 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 119927 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 119928 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 119931 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[0]
.sym 119932 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 119935 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119936 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 119938 soc.spimemio_cfgreg_do[20]
.sym 119939 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119940 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119942 soc.spimemio_cfgreg_do[21]
.sym 119943 soc.spimemio_cfgreg_do[22]
.sym 119944 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119946 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119947 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 119948 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_I3[2]
.sym 119949 iomem_addr[16]
.sym 119950 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119951 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2]
.sym 119952 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 119953 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119954 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119955 soc.spimemio_cfgreg_do[17]
.sym 119956 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 119957 $PACKER_VCC_NET
.sym 119961 iomem_addr[4]
.sym 119962 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119963 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119964 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 119965 iomem_addr[9]
.sym 119966 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119967 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 119968 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I3[3]
.sym 119971 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 119972 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
.sym 119973 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 119974 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 119975 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 119976 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 119977 iomem_addr[10]
.sym 119978 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 119979 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 119980 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 119981 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 119982 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 119983 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 119984 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 119985 iomem_addr[22]
.sym 119986 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119987 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 119988 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 119989 iomem_addr[17]
.sym 119990 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119991 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2]
.sym 119992 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_6_I2[3]
.sym 119994 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 119995 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 119996 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 119997 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119998 soc.spimemio_cfgreg_do[16]
.sym 119999 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120000 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 120002 soc.spimemio.rd_addr[2]
.sym 120003 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 120004 soc.spimemio.rd_inc
.sym 120005 iomem_addr[11]
.sym 120006 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 120007 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 120008 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 120009 iomem_addr[15]
.sym 120010 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 120011 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 120012 iomem_addr[23]
.sym 120013 iomem_addr[6]
.sym 120014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 120015 iomem_addr[8]
.sym 120016 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 120018 iomem_addr[19]
.sym 120019 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 120020 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 120021 iomem_addr[4]
.sym 120022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 120023 iomem_addr[9]
.sym 120024 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 120025 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 120026 iomem_addr[6]
.sym 120027 iomem_addr[10]
.sym 120028 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 120029 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 120030 iomem_addr[5]
.sym 120031 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 120032 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 120033 iomem_addr[3]
.sym 120034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120035 iomem_addr[16]
.sym 120036 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 120037 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 120038 iomem_addr[12]
.sym 120039 iomem_addr[14]
.sym 120040 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 120042 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 120043 iomem_addr[7]
.sym 120044 soc.spimemio.rd_inc
.sym 120045 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[0]
.sym 120046 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[1]
.sym 120047 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[2]
.sym 120048 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0[3]
.sym 120051 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 120052 soc.spimemio.rd_addr[2]
.sym 120054 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 120055 iomem_addr[16]
.sym 120056 soc.spimemio.rd_inc
.sym 120057 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 120058 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 120059 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 120060 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 120061 iomem_addr[11]
.sym 120062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 120063 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 120064 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 120065 iomem_addr[20]
.sym 120066 soc.spimemio.rd_addr[20]
.sym 120067 soc.spimemio.rd_addr[16]
.sym 120068 iomem_addr[16]
.sym 120069 iomem_addr[18]
.sym 120070 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 120071 iomem_addr[19]
.sym 120072 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 120075 iomem_addr[7]
.sym 120076 soc.spimemio.rd_addr[7]
.sym 120078 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 120079 soc.spimemio.rd_valid_SB_LUT4_I3_I1[1]
.sym 120080 soc.spimemio.rd_valid
.sym 120082 iomem_addr[17]
.sym 120083 soc.spimemio.rd_addr[17]
.sym 120084 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 120085 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 120086 iomem_addr[22]
.sym 120087 iomem_addr[17]
.sym 120088 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 120090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 120091 iomem_addr[17]
.sym 120092 soc.spimemio.rd_inc
.sym 120093 iomem_addr[16]
.sym 120094 soc.spimemio.rd_addr[16]
.sym 120095 soc.spimemio.rd_addr[12]
.sym 120096 iomem_addr[12]
.sym 120098 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 120099 soc.spimemio.rd_valid_SB_LUT4_I3_O[1]
.sym 120100 soc.spimemio.rd_valid_SB_LUT4_I3_O[2]
.sym 120101 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 120102 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 120103 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 120104 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 120105 soc.spimemio.rd_valid_SB_LUT4_I3_I1[0]
.sym 120106 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 120107 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 120108 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 120109 iomem_addr[21]
.sym 120110 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 120111 iomem_addr[23]
.sym 120112 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 120113 soc.spimemio.rd_addr[21]
.sym 120114 iomem_addr[21]
.sym 120115 iomem_addr[8]
.sym 120116 soc.spimemio.rd_addr[8]
.sym 120119 soc.spimemio.rd_addr[13]
.sym 120120 iomem_addr[13]
.sym 120121 iomem_addr[15]
.sym 120122 soc.spimemio.rd_addr[15]
.sym 120123 iomem_addr[13]
.sym 120124 soc.spimemio.rd_addr[13]
.sym 120125 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 120126 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 120127 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 120128 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 120130 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 120131 iomem_addr[21]
.sym 120132 soc.spimemio.rd_inc
.sym 120134 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 120135 iomem_addr[22]
.sym 120136 soc.spimemio.rd_inc
.sym 120138 iomem_addr[18]
.sym 120139 soc.spimemio.rd_addr[18]
.sym 120140 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 120141 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 120142 iomem_addr[14]
.sym 120143 soc.spimemio.rd_addr[14]
.sym 120144 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 120146 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 120147 iomem_addr[23]
.sym 120148 soc.spimemio.rd_inc
.sym 120149 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 120150 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 120151 iomem_addr[18]
.sym 120152 soc.spimemio.rd_addr[18]
.sym 120153 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 120154 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 120155 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 120156 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 120158 soc.spimemio.rd_addr[4]
.sym 120159 iomem_addr[4]
.sym 120160 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 120167 soc.spimemio.rd_addr[22]
.sym 120168 iomem_addr[22]
.sym 120171 iomem_addr[23]
.sym 120172 soc.spimemio.rd_addr[23]
.sym 120177 soc.spimemio.dout_data[3]
.sym 120181 soc.spimemio.rd_addr[21]
.sym 120182 iomem_addr[21]
.sym 120183 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 120184 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 120190 soc.spimemio.rd_valid_SB_LUT4_I2_I3[0]
.sym 120191 iomem_addr[14]
.sym 120192 soc.spimemio.rd_addr[14]
.sym 120193 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 120194 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 120195 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120196 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 120197 soc.spimemio.buffer[11]
.sym 120201 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 120202 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 120203 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120204 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 120205 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 120206 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 120207 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120208 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 120209 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 120210 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 120211 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120212 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 120225 soc.spimem_rdata[11]
.sym 120226 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120227 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120228 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120231 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120232 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120233 soc.spimem_rdata[19]
.sym 120234 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120235 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120236 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120238 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120239 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120240 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 120241 soc.spimem_rdata[22]
.sym 120242 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120243 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120244 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120245 soc.spimemio.buffer[19]
.sym 120249 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 120250 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 120251 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120252 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 120253 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 120254 flash_clk_SB_LUT4_I1_I2[3]
.sym 120255 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 120256 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 120257 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 120258 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 120259 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120260 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 120261 flash_io3_oe_SB_LUT4_I2_I1[0]
.sym 120262 flash_io3_oe_SB_LUT4_I2_I1[1]
.sym 120263 flash_io3_oe_SB_LUT4_I2_I1[2]
.sym 120264 flash_io3_oe_SB_LUT4_I2_I1[3]
.sym 120265 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 120266 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 120267 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 120268 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120269 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 120270 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 120271 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 120272 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 120273 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 120274 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 120275 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120276 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 120277 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 120278 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 120279 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 120280 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 120282 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120283 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120284 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 120285 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 120286 flash_clk_SB_LUT4_I1_I2[3]
.sym 120287 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[2]
.sym 120288 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 120289 soc.spimem_rdata[4]
.sym 120290 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120291 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120292 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120293 soc.spimem_rdata[3]
.sym 120294 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120295 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120296 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120297 soc.spimem_rdata[1]
.sym 120298 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120299 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120300 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120301 soc.spimemio.dout_data[6]
.sym 120305 soc.spimem_rdata[0]
.sym 120306 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120307 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 120308 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120309 soc.spimem_rdata[31]
.sym 120310 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120311 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120312 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 120313 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 120314 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 120315 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 120316 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 120317 soc.spimemio.dout_data[3]
.sym 120321 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 120322 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 120323 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 120324 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 120325 flash_clk_SB_LUT4_I1_O[0]
.sym 120326 flash_clk_SB_LUT4_I1_O[1]
.sym 120327 flash_clk_SB_LUT4_I1_O[2]
.sym 120328 flash_clk_SB_LUT4_I1_O[3]
.sym 120329 soc.spimemio.buffer[3]
.sym 120341 soc.spimemio.dout_data[2]
.sym 120345 soc.spimemio.buffer[4]
.sym 120349 soc.spimemio.dout_data[7]
.sym 120357 soc.spimemio.dout_data[7]
.sym 120365 soc.spimemio.dout_data[6]
.sym 120377 soc.spimemio.dout_data[4]
.sym 120381 soc.spimemio.dout_data[5]
.sym 120385 soc.spimemio.dout_data[7]
.sym 120401 soc.spimemio.dout_data[4]
.sym 120417 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 120421 soc.cpu.mem_rdata_q[29]
.sym 120422 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 120423 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 120424 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 120425 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 120429 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 120433 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 120434 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
.sym 120435 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 120436 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 120437 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 120438 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 120439 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120440 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120441 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120445 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120450 soc.cpu.mem_rdata_q[19]
.sym 120451 soc.mem_rdata[19]
.sym 120452 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120453 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 120454 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0_SB_LUT4_O_1_I1[1]
.sym 120455 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120456 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120457 soc.cpu.mem_rdata_q[17]
.sym 120458 soc.mem_rdata[17]
.sym 120459 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120460 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120461 soc.cpu.mem_rdata_q[19]
.sym 120462 soc.mem_rdata[19]
.sym 120463 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120464 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120466 soc.cpu.mem_rdata_q[16]
.sym 120467 soc.mem_rdata[16]
.sym 120468 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120469 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120470 soc.mem_rdata[21]
.sym 120471 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120472 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120473 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[0]
.sym 120474 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.sym 120475 soc.cpu.mem_16bit_buffer[3]
.sym 120476 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 120478 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120479 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I0[1]
.sym 120480 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120481 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 120482 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[1]
.sym 120483 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120484 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120486 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120487 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 120488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120489 soc.cpu.mem_rdata_q[16]
.sym 120490 soc.mem_rdata[16]
.sym 120491 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120492 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120494 soc.cpu.mem_rdata_q[19]
.sym 120495 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120496 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120498 soc.cpu.mem_rdata_q[16]
.sym 120499 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120500 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120501 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[0]
.sym 120502 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 120503 soc.cpu.mem_16bit_buffer[1]
.sym 120504 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 120506 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120507 soc.cpu.mem_rdata_latched[1]
.sym 120508 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 120509 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 120510 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 120511 soc.cpu.mem_16bit_buffer[5]
.sym 120512 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 120514 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 120515 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120516 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 120518 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 120519 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 120520 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120522 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 120523 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 120524 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120526 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 120527 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 120528 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120529 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 120530 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 120531 soc.cpu.mem_16bit_buffer[0]
.sym 120532 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O[3]
.sym 120534 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 120535 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 120536 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120538 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 120539 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 120540 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 120542 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 120543 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120544 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120546 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 120547 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120548 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120549 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120550 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 120551 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120552 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 120553 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120554 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 120555 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 120556 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 120559 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 120560 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120563 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 120564 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120566 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 120567 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 120568 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120569 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 120570 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 120571 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120572 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120574 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 120575 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120576 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120579 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120580 soc.cpu.compressed_instr_SB_DFFE_Q_D[0]
.sym 120581 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120582 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120583 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 120584 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 120585 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120586 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120587 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120591 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120592 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 120593 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 120594 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 120595 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 120597 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 120598 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 120599 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 120600 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120601 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 120602 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 120603 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120604 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 120605 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 120606 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120607 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 120608 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 120609 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 120610 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 120611 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120612 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 120615 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120616 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120619 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 120620 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120621 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 120622 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120623 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 120624 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 120625 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 120626 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 120627 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 120628 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 120631 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 120632 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120634 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120635 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 120636 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 120637 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 120638 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 120639 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120640 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120645 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 120646 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 120647 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 120648 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 120649 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 120650 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120651 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 120652 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 120653 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 120654 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 120655 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 120656 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120658 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 120659 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 120660 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120662 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120663 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 120664 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120669 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 120670 soc.cpu.compressed_instr_SB_DFFE_Q_D[2]
.sym 120671 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 120672 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 120674 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120675 soc.spimemio.xfer.count[1]
.sym 120676 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 120678 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120679 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120680 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120682 soc.spimemio.xfer.count[3]
.sym 120683 soc.spimemio.xfer.count[0]
.sym 120684 soc.spimemio.xfer.count[1]
.sym 120686 soc.spimemio.xfer.count[0]
.sym 120687 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 120688 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 120689 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 120690 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120691 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 120692 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120693 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 120694 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120695 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 120696 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120697 soc.spimemio.xfer_clk
.sym 120698 soc.spimemio.xfer.count[1]
.sym 120699 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120700 $PACKER_VCC_NET
.sym 120701 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120702 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 120703 soc.spimemio.xfer_clk
.sym 120704 soc.spimemio.xfer.count[2]
.sym 120706 soc.spimemio.xfer.count[0]
.sym 120707 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120709 soc.spimemio.xfer_clk
.sym 120710 soc.spimemio.xfer.count[1]
.sym 120711 $PACKER_VCC_NET
.sym 120712 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120713 soc.spimemio.xfer_clk
.sym 120714 soc.spimemio.xfer.count[2]
.sym 120715 $PACKER_VCC_NET
.sym 120716 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120717 soc.spimemio.xfer_clk
.sym 120718 soc.spimemio.xfer.count[3]
.sym 120719 $PACKER_VCC_NET
.sym 120720 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120722 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120723 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 120724 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 120726 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120727 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 120728 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 120729 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120730 soc.spimemio.xfer.count[0]
.sym 120731 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 120732 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120733 soc.spimemio.xfer_clk
.sym 120734 soc.spimemio.xfer.count[0]
.sym 120735 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120736 $PACKER_VCC_NET
.sym 120738 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 120739 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 120740 soc.spimemio.xfer_resetn
.sym 120743 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 120744 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120745 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120746 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120747 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 120748 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 120749 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120750 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120751 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120752 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 120755 soc.spimemio.xfer_clk
.sym 120756 soc.spimemio.xfer_csb
.sym 120758 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120759 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 120760 soc.spimemio.xfer_resetn
.sym 120761 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120762 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 120763 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120764 soc.spimemio.xfer_clk
.sym 120767 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 120768 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 120769 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120770 soc.spimemio.xfer.obuffer[0]
.sym 120771 soc.spimemio.xfer.obuffer[1]
.sym 120772 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120773 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 120774 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120775 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120776 soc.spimemio.xfer_clk
.sym 120779 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 120780 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 120782 soc.spimemio.din_data[2]
.sym 120783 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 120784 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120786 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120787 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 120788 soc.spimemio.xfer_resetn
.sym 120789 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120790 soc.spimemio.xfer.obuffer[0]
.sym 120791 soc.spimemio.din_data[1]
.sym 120792 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120796 soc.spimemio.xfer_resetn
.sym 120798 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[0]
.sym 120799 soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O[1]
.sym 120800 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120802 soc.spimemio.xfer.dummy_count[0]
.sym 120803 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120806 soc.spimemio.xfer.dummy_count[1]
.sym 120807 $PACKER_VCC_NET
.sym 120808 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 120810 soc.spimemio.xfer.dummy_count[2]
.sym 120811 $PACKER_VCC_NET
.sym 120812 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 120814 soc.spimemio.xfer.dummy_count[3]
.sym 120815 $PACKER_VCC_NET
.sym 120816 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 120817 soc.spimemio.din_data[1]
.sym 120818 soc.spimemio.din_rd
.sym 120819 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120820 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120821 soc.spimemio.din_rd
.sym 120822 soc.spimemio.din_data[0]
.sym 120823 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 120824 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120825 soc.spimemio.din_data[3]
.sym 120826 soc.spimemio.din_rd
.sym 120827 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 120828 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120829 soc.spimemio.din_data[2]
.sym 120830 soc.spimemio.din_rd
.sym 120831 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120832 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120837 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120841 soc.spimemio.xfer.fetch
.sym 120842 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 120843 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 120844 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 120851 soc.spimemio.xfer_resetn
.sym 120852 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120853 soc.spimemio.xfer.last_fetch
.sym 120854 soc.spimemio.xfer.fetch
.sym 120855 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 120856 soc.spimemio.xfer_resetn
.sym 120867 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120868 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 120870 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 120871 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120872 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 120873 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 120874 soc.spimemio.state[10]
.sym 120875 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 120876 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 120878 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 120879 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 120880 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 120881 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 120882 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 120883 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 120884 soc.spimemio.state[10]
.sym 120887 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120888 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O[1]
.sym 120889 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 120890 soc.spimemio.state[7]
.sym 120891 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 120892 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 120893 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 120894 soc.spimemio.state[7]
.sym 120895 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 120896 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 120901 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 120902 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120903 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120904 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120911 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120912 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120917 soc.spimemio_cfgreg_do[21]
.sym 120918 soc.spimemio_cfgreg_do[22]
.sym 120919 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 120920 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120923 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120924 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120926 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 120927 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120928 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 120933 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120934 iomem_addr[7]
.sym 120935 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120936 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120937 iomem_addr[6]
.sym 120938 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120939 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120940 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 120941 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 120942 iomem_addr[14]
.sym 120943 soc.spimemio_cfgreg_do[21]
.sym 120944 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120950 soc.spimemio_cfgreg_do[21]
.sym 120951 soc.spimemio_cfgreg_do[22]
.sym 120952 soc.spimemio.rd_wait_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120953 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120954 iomem_addr[5]
.sym 120955 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120956 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120957 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120958 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 120959 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120960 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120962 soc.spimemio.rd_addr[2]
.sym 120967 soc.spimemio.rd_addr[3]
.sym 120968 soc.spimemio.rd_addr[2]
.sym 120971 soc.spimemio.rd_addr[4]
.sym 120972 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 120975 soc.spimemio.rd_addr[5]
.sym 120976 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 120979 soc.spimemio.rd_addr[6]
.sym 120980 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 120983 soc.spimemio.rd_addr[7]
.sym 120984 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 120987 soc.spimemio.rd_addr[8]
.sym 120988 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 120991 soc.spimemio.rd_addr[9]
.sym 120992 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 120995 soc.spimemio.rd_addr[10]
.sym 120996 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 120999 soc.spimemio.rd_addr[11]
.sym 121000 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 121003 soc.spimemio.rd_addr[12]
.sym 121004 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 121007 soc.spimemio.rd_addr[13]
.sym 121008 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 121011 soc.spimemio.rd_addr[14]
.sym 121012 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 121015 soc.spimemio.rd_addr[15]
.sym 121016 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 121019 soc.spimemio.rd_addr[16]
.sym 121020 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 121023 soc.spimemio.rd_addr[17]
.sym 121024 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 121027 soc.spimemio.rd_addr[18]
.sym 121028 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 121031 soc.spimemio.rd_addr[19]
.sym 121032 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 121035 soc.spimemio.rd_addr[20]
.sym 121036 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 121039 soc.spimemio.rd_addr[21]
.sym 121040 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 121043 soc.spimemio.rd_addr[22]
.sym 121044 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 121047 soc.spimemio.rd_addr[23]
.sym 121048 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 121052 $nextpnr_ICESTORM_LC_49$I3
.sym 121054 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 121055 iomem_addr[9]
.sym 121056 soc.spimemio.rd_inc
.sym 121058 iomem_addr[15]
.sym 121059 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 121060 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 121062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 121063 iomem_addr[14]
.sym 121064 soc.spimemio.rd_inc
.sym 121066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 121067 iomem_addr[15]
.sym 121068 soc.spimemio.rd_inc
.sym 121070 iomem_addr[13]
.sym 121071 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 121072 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 121074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 121075 iomem_addr[18]
.sym 121076 soc.spimemio.rd_inc
.sym 121079 iomem_addr[9]
.sym 121080 soc.spimemio.rd_addr[9]
.sym 121082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 121083 iomem_addr[13]
.sym 121084 soc.spimemio.rd_inc
.sym 121086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 121087 iomem_addr[19]
.sym 121088 soc.spimemio.rd_inc
.sym 121090 soc.simpleuart.send_bitcnt[0]
.sym 121094 soc.simpleuart.send_bitcnt[1]
.sym 121095 $PACKER_VCC_NET
.sym 121098 $PACKER_VCC_NET
.sym 121100 $nextpnr_ICESTORM_LC_46$I3
.sym 121102 soc.simpleuart.send_bitcnt[2]
.sym 121103 $PACKER_VCC_NET
.sym 121105 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 121106 soc.simpleuart.send_bitcnt[3]
.sym 121107 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 121108 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 121109 soc.simpleuart.send_bitcnt[0]
.sym 121110 soc.simpleuart.send_bitcnt[1]
.sym 121111 soc.simpleuart.send_bitcnt[2]
.sym 121112 soc.simpleuart.send_bitcnt[3]
.sym 121115 iomem_addr[19]
.sym 121116 soc.spimemio.rd_addr[19]
.sym 121117 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 121118 soc.simpleuart.send_bitcnt[2]
.sym 121119 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 121120 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121146 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 121147 soc.simpleuart.send_bitcnt[0]
.sym 121148 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 121149 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 121150 soc.simpleuart.send_bitcnt[1]
.sym 121151 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[2]
.sym 121152 soc.simpleuart.send_bitcnt[0]
.sym 121165 soc.spimemio.dout_data[1]
.sym 121186 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121187 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121188 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 121190 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121191 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121192 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121193 soc.spimemio.buffer[9]
.sym 121197 soc.spimemio.buffer[22]
.sym 121201 soc.spimem_rdata[18]
.sym 121202 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121203 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121204 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121205 soc.spimemio.buffer[18]
.sym 121210 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121211 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121212 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 121213 soc.spimem_rdata[9]
.sym 121214 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121215 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121216 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121217 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 121218 flash_clk_SB_LUT4_I1_I2[3]
.sym 121219 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 121220 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 121221 soc.spimemio.dout_data[6]
.sym 121225 soc.spimemio.dout_data[7]
.sym 121229 soc.spimem_rdata[17]
.sym 121230 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121231 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121232 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121234 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121235 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121236 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 121237 soc.spimem_rdata[20]
.sym 121238 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121239 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121240 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121241 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 121242 flash_clk_SB_LUT4_I1_I2[3]
.sym 121243 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 121244 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 121245 iomem_ready_SB_LUT4_I3_O[0]
.sym 121246 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121247 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121248 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121250 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121251 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121252 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 121253 soc.spimem_rdata[10]
.sym 121254 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121255 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121256 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121257 soc.spimem_rdata[16]
.sym 121258 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121259 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121260 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 121261 soc.spimemio.dout_data[0]
.sym 121266 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121267 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121268 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 121270 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121271 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 121272 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 121293 soc.spimemio.buffer[1]
.sym 121297 soc.spimemio.buffer[10]
.sym 121301 soc.spimemio.buffer[0]
.sym 121309 soc.spimemio.buffer[16]
.sym 121317 soc.spimemio.dout_data[2]
.sym 121373 soc.mem_rdata[20]
.sym 121393 soc.mem_rdata[19]
.sym 121410 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 121411 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 121412 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 121413 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 121415 soc.cpu.mem_rdata_q[29]
.sym 121416 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 121417 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121418 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 121419 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 121420 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 121421 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121422 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 121423 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 121424 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 121425 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]
.sym 121426 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121427 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 121428 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121429 soc.cpu.mem_rdata_latched[1]
.sym 121433 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 121434 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 121435 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 121436 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 121437 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 121438 soc.cpu.mem_rdata_q[16]
.sym 121439 soc.cpu.mem_rdata_q[17]
.sym 121440 soc.cpu.mem_rdata_q[18]
.sym 121442 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 121443 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I0[1]
.sym 121444 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121445 soc.mem_rdata[17]
.sym 121450 soc.cpu.mem_rdata_q[17]
.sym 121451 soc.mem_rdata[17]
.sym 121452 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121457 soc.mem_rdata[21]
.sym 121462 soc.cpu.mem_rdata_q[17]
.sym 121463 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121464 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121486 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 121487 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 121488 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121489 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 121494 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121495 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121496 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121498 soc.cpu.mem_rdata_q[29]
.sym 121499 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 121500 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121505 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121506 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121507 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121508 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121510 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121511 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121512 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 121513 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121514 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121515 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 121516 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121519 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 121520 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121521 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 121522 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121523 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121524 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121525 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 121526 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121527 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 121528 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 121529 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121530 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 121531 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 121532 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121533 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121534 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121535 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121536 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 121539 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 121540 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121542 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121543 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 121544 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121545 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 121546 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 121547 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 121548 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 121551 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 121552 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 121555 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121556 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121558 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 121559 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 121560 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 121563 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121564 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121565 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 121566 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121567 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121568 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121570 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 121571 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 121572 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121575 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121576 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 121577 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121578 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121579 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 121580 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 121581 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121582 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121583 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 121584 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[3]
.sym 121587 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I0_O[0]
.sym 121588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 121591 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121592 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121593 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 121594 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 121595 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 121596 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3[3]
.sym 121598 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 121599 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121600 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121606 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121607 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 121608 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 121631 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 121632 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 121789 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 121817 soc.spimemio.xfer.fetch
.sym 122149 soc.spimemio.dout_data[5]
.sym 122165 soc.spimemio.dout_data[4]
.sym 122173 soc.spimemio.dout_data[2]
.sym 122177 soc.spimemio.buffer[20]
.sym 122181 soc.spimemio.buffer[17]
.sym 122197 soc.spimemio.buffer[21]
.sym 122213 soc.spimemio.dout_data[1]
.sym 122233 soc.spimemio.dout_data[0]
.sym 122245 soc.spimemio.dout_data[0]
.sym 122253 soc.spimemio.dout_data[5]
.sym 122265 soc.spimemio.dout_data[1]
.sym 122601 soc.memory.rdata_0[5]
.sym 122602 soc.memory.rdata_1[5]
.sym 122603 iomem_addr[16]
.sym 122604 flash_clk_SB_LUT4_I1_I2[3]
.sym 122609 soc.memory.rdata_0[9]
.sym 122610 soc.memory.rdata_1[9]
.sym 122611 iomem_addr[16]
.sym 122612 flash_clk_SB_LUT4_I1_I2[3]
.sym 122613 soc.memory.rdata_0[14]
.sym 122614 soc.memory.rdata_1[14]
.sym 122615 iomem_addr[16]
.sym 122616 flash_clk_SB_LUT4_I1_I2[3]
.sym 122617 soc.memory.rdata_0[8]
.sym 122618 soc.memory.rdata_1[8]
.sym 122619 iomem_addr[16]
.sym 122620 flash_clk_SB_LUT4_I1_I2[3]
.sym 122621 soc.memory.rdata_0[3]
.sym 122622 soc.memory.rdata_1[3]
.sym 122623 iomem_addr[16]
.sym 122624 flash_clk_SB_LUT4_I1_I2[3]
.sym 123553 soc.memory.rdata_0[7]
.sym 123554 soc.memory.rdata_1[7]
.sym 123555 iomem_addr[16]
.sym 123556 flash_clk_SB_LUT4_I1_I2[3]
.sym 123559 soc.memory.wen[0]
.sym 123560 soc.memory.wen[1]
.sym 123561 soc.memory.rdata_0[0]
.sym 123562 soc.memory.rdata_1[0]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I1_I2[3]
.sym 123565 soc.memory.rdata_0[6]
.sym 123566 soc.memory.rdata_1[6]
.sym 123567 iomem_addr[16]
.sym 123568 flash_clk_SB_LUT4_I1_I2[3]
.sym 123571 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123572 iomem_wstrb[0]
.sym 123573 soc.memory.rdata_0[15]
.sym 123574 soc.memory.rdata_1[15]
.sym 123575 iomem_addr[16]
.sym 123576 flash_clk_SB_LUT4_I1_I2[3]
.sym 123579 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123580 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 123581 soc.memory.rdata_0[13]
.sym 123582 soc.memory.rdata_1[13]
.sym 123583 iomem_addr[16]
.sym 123584 flash_clk_SB_LUT4_I1_I2[3]
.sym 123585 soc.memory.rdata_0[2]
.sym 123586 soc.memory.rdata_1[2]
.sym 123587 iomem_addr[16]
.sym 123588 flash_clk_SB_LUT4_I1_I2[3]
.sym 123589 soc.memory.rdata_0[4]
.sym 123590 soc.memory.rdata_1[4]
.sym 123591 iomem_addr[16]
.sym 123592 flash_clk_SB_LUT4_I1_I2[3]
.sym 123593 soc.memory.rdata_0[10]
.sym 123594 soc.memory.rdata_1[10]
.sym 123595 iomem_addr[16]
.sym 123596 flash_clk_SB_LUT4_I1_I2[3]
.sym 123597 soc.memory.rdata_0[12]
.sym 123598 soc.memory.rdata_1[12]
.sym 123599 iomem_addr[16]
.sym 123600 flash_clk_SB_LUT4_I1_I2[3]
.sym 123601 soc.memory.rdata_0[11]
.sym 123602 soc.memory.rdata_1[11]
.sym 123603 iomem_addr[16]
.sym 123604 flash_clk_SB_LUT4_I1_I2[3]
.sym 123613 soc.memory.rdata_0[1]
.sym 123614 soc.memory.rdata_1[1]
.sym 123615 iomem_addr[16]
.sym 123616 flash_clk_SB_LUT4_I1_I2[3]
