verilog work "master_with_seven_seg.v"
