m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
vAvalonRiscV_QSYS_tb
!s110 1621498453
!i10b 1
!s100 FJE0Ho<UM;REJ;WH9P3K;0
I]kL@z9L]i@RHhzanNXXPo2
VDg1SIo80bB@j0V0VzS_@n1
dF:/Datos/Doumentos/GitHub/avalonRiscV/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
w1621498410
8../../AvalonRiscV_QSYS_tb/simulation/AvalonRiscV_QSYS_tb.v
F../../AvalonRiscV_QSYS_tb/simulation/AvalonRiscV_QSYS_tb.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1621498453.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/AvalonRiscV_QSYS_tb.v|
!s90 -reportprogress|300|../../AvalonRiscV_QSYS_tb/simulation/AvalonRiscV_QSYS_tb.v|
!i113 1
tCvgOpt 0
n@avalon@risc@v_@q@s@y@s_tb
