ModuleName main
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b3
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 280 ,Y1: 184 ,X2: 424 ,Y2: 184
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 208 ,X2: 368 ,Y2: 208
Edge X1: 368 ,Y1: 200 ,X2: 368 ,Y2: 208
Edge X1: 368 ,Y1: 200 ,X2: 424 ,Y2: 200
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 248 ,X2: 424 ,Y2: 248
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 264 ,X2: 424 ,Y2: 264
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 888 ,Y1: 192 ,X2: 992 ,Y2: 192
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 200 ,X2: 824 ,Y2: 200
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 184 ,X2: 824 ,Y2: 184
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 336 ,Y1: 216 ,X2: 424 ,Y2: 216
Edge X1: 336 ,Y1: 216 ,X2: 336 ,Y2: 336
Edge X1: 272 ,Y1: 336 ,X2: 336 ,Y2: 336
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 376 ,Y1: 280 ,X2: 424 ,Y2: 280
Edge X1: 376 ,Y1: 280 ,X2: 376 ,Y2: 312
Edge X1: 272 ,Y1: 312 ,X2: 376 ,Y2: 312
End
Branches
End
End
Ports
Port Left: 280 Top: 184 ,Orientation: 0
Portname: Inpp ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 280 Top: 208 ,Orientation: 0
Portname: RW ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 336 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 312 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 288 Top: 248 ,Orientation: 0
Portname: RegistOne ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 288 Top: 264 ,Orientation: 0
Portname: RegistTwo ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 192 ,Orientation: 0
Portname: Piezo ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 824 Top: 176
Name: s1
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 448 Top: 176
Name: s2
LibraryName: (NoLibraryName)
IpName: record
SymbolParameters
End
End
Texts
End
Links
End
