<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Pony\dev_board\ryan_ad\gowin_3pa1030\gowin_ad_test\impl\gwsynthesis\gowin_ad_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Pony\dev_board\ryan_ad\gowin_3pa1030\gowin_ad_test\src\gowin_ad_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 15 10:04:04 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>981</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1071</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50M_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>clk_50M_ibuf/I</td>
<td>clk_50M</td>
<td>u_pll/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>159.046(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>20.000(MHz)</td>
<td>210.261(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_50M!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>43.713</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0/CE</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>0.030</td>
<td>6.008</td>
</tr>
<tr>
<td>2</td>
<td>43.994</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.306</td>
<td>4.614</td>
</tr>
<tr>
<td>3</td>
<td>44.002</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.306</td>
<td>4.606</td>
</tr>
<tr>
<td>4</td>
<td>44.046</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.306</td>
<td>4.562</td>
</tr>
<tr>
<td>5</td>
<td>44.094</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.299</td>
<td>4.521</td>
</tr>
<tr>
<td>6</td>
<td>44.134</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.310</td>
<td>4.272</td>
</tr>
<tr>
<td>7</td>
<td>44.147</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_0_s0/CE</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>0.030</td>
<td>5.573</td>
</tr>
<tr>
<td>8</td>
<td>44.147</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CE</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>0.030</td>
<td>5.573</td>
</tr>
<tr>
<td>9</td>
<td>44.173</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.295</td>
<td>4.446</td>
</tr>
<tr>
<td>10</td>
<td>44.189</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_5_s0/CE</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>-0.000</td>
<td>5.562</td>
</tr>
<tr>
<td>11</td>
<td>44.189</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_8_s0/CE</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>-0.000</td>
<td>5.562</td>
</tr>
<tr>
<td>12</td>
<td>44.210</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.302</td>
<td>4.402</td>
</tr>
<tr>
<td>13</td>
<td>44.317</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.306</td>
<td>4.291</td>
</tr>
<tr>
<td>14</td>
<td>44.324</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>50.000</td>
<td>1.299</td>
<td>4.291</td>
</tr>
<tr>
<td>15</td>
<td>23.187</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.027</td>
<td>1.591</td>
</tr>
<tr>
<td>16</td>
<td>23.187</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.027</td>
<td>1.591</td>
</tr>
<tr>
<td>17</td>
<td>23.187</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.027</td>
<td>1.591</td>
</tr>
<tr>
<td>18</td>
<td>23.187</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.027</td>
<td>1.591</td>
</tr>
<tr>
<td>19</td>
<td>23.303</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.012</td>
<td>1.460</td>
</tr>
<tr>
<td>20</td>
<td>23.303</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.012</td>
<td>1.460</td>
</tr>
<tr>
<td>21</td>
<td>23.311</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.020</td>
<td>1.460</td>
</tr>
<tr>
<td>22</td>
<td>23.311</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.020</td>
<td>1.460</td>
</tr>
<tr>
<td>23</td>
<td>23.311</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.020</td>
<td>1.460</td>
</tr>
<tr>
<td>24</td>
<td>23.904</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/data_register_45_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.014</td>
<td>1.059</td>
</tr>
<tr>
<td>25</td>
<td>24.248</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>-0.012</td>
<td>0.713</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.663</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.115</td>
<td>0.488</td>
</tr>
<tr>
<td>2</td>
<td>0.027</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[5]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.148</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[6]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.358</td>
</tr>
<tr>
<td>4</td>
<td>0.179</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[8]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.379</td>
</tr>
<tr>
<td>5</td>
<td>0.179</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_16_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[7]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.379</td>
</tr>
<tr>
<td>6</td>
<td>0.195</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.415</td>
</tr>
<tr>
<td>7</td>
<td>0.266</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADA[13]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.347</td>
</tr>
<tr>
<td>8</td>
<td>0.266</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADA[12]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.347</td>
</tr>
<tr>
<td>9</td>
<td>0.299</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.299</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.299</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.299</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.299</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.302</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.302</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.302</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.302</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.305</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>19</td>
<td>0.305</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.305</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>21</td>
<td>0.305</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>22</td>
<td>0.308</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_19_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.523</td>
</tr>
<tr>
<td>23</td>
<td>0.308</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.523</td>
</tr>
<tr>
<td>24</td>
<td>0.308</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.523</td>
</tr>
<tr>
<td>25</td>
<td>0.308</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.523</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>22.752</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.003</td>
<td>1.973</td>
</tr>
<tr>
<td>2</td>
<td>22.752</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.003</td>
<td>1.973</td>
</tr>
<tr>
<td>3</td>
<td>22.754</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.005</td>
<td>1.973</td>
</tr>
<tr>
<td>4</td>
<td>22.754</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.005</td>
<td>1.973</td>
</tr>
<tr>
<td>5</td>
<td>22.754</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.005</td>
<td>1.973</td>
</tr>
<tr>
<td>6</td>
<td>22.754</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.005</td>
<td>1.973</td>
</tr>
<tr>
<td>7</td>
<td>22.924</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.007</td>
<td>1.805</td>
</tr>
<tr>
<td>8</td>
<td>22.924</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.007</td>
<td>1.805</td>
</tr>
<tr>
<td>9</td>
<td>22.924</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.007</td>
<td>1.805</td>
</tr>
<tr>
<td>10</td>
<td>22.924</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.007</td>
<td>1.805</td>
</tr>
<tr>
<td>11</td>
<td>22.932</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.015</td>
<td>1.805</td>
</tr>
<tr>
<td>12</td>
<td>22.932</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.015</td>
<td>1.805</td>
</tr>
<tr>
<td>13</td>
<td>22.932</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.015</td>
<td>1.805</td>
</tr>
<tr>
<td>14</td>
<td>22.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.013</td>
<td>1.776</td>
</tr>
<tr>
<td>15</td>
<td>22.959</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.013</td>
<td>1.776</td>
</tr>
<tr>
<td>16</td>
<td>23.102</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.009</td>
<td>1.629</td>
</tr>
<tr>
<td>17</td>
<td>23.102</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.009</td>
<td>1.629</td>
</tr>
<tr>
<td>18</td>
<td>23.102</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.009</td>
<td>1.629</td>
</tr>
<tr>
<td>19</td>
<td>23.110</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.017</td>
<td>1.629</td>
</tr>
<tr>
<td>20</td>
<td>23.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>1.587</td>
</tr>
<tr>
<td>21</td>
<td>23.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>1.587</td>
</tr>
<tr>
<td>22</td>
<td>23.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>1.587</td>
</tr>
<tr>
<td>23</td>
<td>23.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>0.000</td>
<td>1.587</td>
</tr>
<tr>
<td>24</td>
<td>23.305</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.002</td>
<td>1.419</td>
</tr>
<tr>
<td>25</td>
<td>23.305</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>25.000</td>
<td>-0.002</td>
<td>1.419</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-25.000</td>
<td>-1.088</td>
<td>0.618</td>
</tr>
<tr>
<td>2</td>
<td>25.033</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-25.000</td>
<td>-1.092</td>
<td>1.009</td>
</tr>
<tr>
<td>3</td>
<td>25.033</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-25.000</td>
<td>-1.092</td>
<td>1.009</td>
</tr>
<tr>
<td>4</td>
<td>25.506</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.003</td>
<td>0.352</td>
</tr>
<tr>
<td>5</td>
<td>25.506</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.003</td>
<td>0.352</td>
</tr>
<tr>
<td>6</td>
<td>25.792</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.618</td>
</tr>
<tr>
<td>7</td>
<td>25.792</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.618</td>
</tr>
<tr>
<td>8</td>
<td>25.792</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.618</td>
</tr>
<tr>
<td>9</td>
<td>25.792</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.618</td>
</tr>
<tr>
<td>10</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.622</td>
</tr>
<tr>
<td>11</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.027</td>
<td>0.618</td>
</tr>
<tr>
<td>12</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.027</td>
<td>0.618</td>
</tr>
<tr>
<td>13</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.622</td>
</tr>
<tr>
<td>14</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.027</td>
<td>0.618</td>
</tr>
<tr>
<td>15</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.027</td>
<td>0.618</td>
</tr>
<tr>
<td>16</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.027</td>
<td>0.618</td>
</tr>
<tr>
<td>17</td>
<td>25.796</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.027</td>
<td>0.618</td>
</tr>
<tr>
<td>18</td>
<td>25.890</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.020</td>
<td>0.718</td>
</tr>
<tr>
<td>19</td>
<td>25.890</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.020</td>
<td>0.718</td>
</tr>
<tr>
<td>20</td>
<td>25.891</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.022</td>
<td>0.718</td>
</tr>
<tr>
<td>21</td>
<td>25.892</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.024</td>
<td>0.716</td>
</tr>
<tr>
<td>22</td>
<td>25.892</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.024</td>
<td>0.716</td>
</tr>
<tr>
<td>23</td>
<td>25.893</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.719</td>
</tr>
<tr>
<td>24</td>
<td>25.893</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.719</td>
</tr>
<tr>
<td>25</td>
<td>25.893</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-25.000</td>
<td>0.023</td>
<td>0.719</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>23.284</td>
<td>24.146</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>tck_pad_i</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>23.288</td>
<td>24.150</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>tck_pad_i</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>23.288</td>
<td>24.150</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>tck_pad_i</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>23.430</td>
<td>24.292</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>tck_pad_i</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>23.433</td>
<td>24.295</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>tck_pad_i</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>23.433</td>
<td>24.295</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>tck_pad_i</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>23.481</td>
<td>24.343</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>8</td>
<td>23.481</td>
<td>24.343</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>23.483</td>
<td>24.345</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>23.483</td>
<td>24.345</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>43.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.352</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/n20_s1/I0</td>
</tr>
<tr>
<td>3.881</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C60[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n20_s1/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/op_reg_en_s4/I3</td>
</tr>
<tr>
<td>5.166</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/op_reg_en_s4/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/I2</td>
</tr>
<tr>
<td>5.568</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/F</td>
</tr>
<tr>
<td>7.717</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s1/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C57[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s1/F</td>
</tr>
<tr>
<td>8.140</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s0/I2</td>
</tr>
<tr>
<td>8.472</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C57[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s0/F</td>
</tr>
<tr>
<td>9.054</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.016</td>
<td>1.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0/CLK</td>
</tr>
<tr>
<td>52.767</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.933, 32.171%; route: 3.770, 62.736%; tC2Q: 0.306, 5.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.924%; route: 1.842, 61.076%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>43.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.216</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n279_s1/I2</td>
</tr>
<tr>
<td>7.637</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n279_s1/F</td>
</tr>
<tr>
<td>7.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>51.682</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>51.631</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.580, 34.244%; route: 2.728, 59.124%; tC2Q: 0.306, 6.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.216</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s1/I2</td>
</tr>
<tr>
<td>7.629</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s1/F</td>
</tr>
<tr>
<td>7.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>51.682</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>51.631</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 34.129%; route: 2.728, 59.227%; tC2Q: 0.306, 6.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.216</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n281_s1/I3</td>
</tr>
<tr>
<td>7.585</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n281_s1/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>51.682</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>51.631</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 33.494%; route: 2.728, 59.798%; tC2Q: 0.306, 6.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.212</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s1/I3</td>
</tr>
<tr>
<td>7.544</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s1/F</td>
</tr>
<tr>
<td>7.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.724</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>51.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>51.638</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.491, 32.979%; route: 2.724, 60.252%; tC2Q: 0.306, 6.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>6.764</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C63[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>7.295</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C63[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.713</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C63[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>51.678</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>51.429</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C63[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.310</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.580, 36.985%; route: 2.386, 55.852%; tC2Q: 0.306, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.352</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/n20_s1/I0</td>
</tr>
<tr>
<td>3.881</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C60[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n20_s1/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/op_reg_en_s4/I3</td>
</tr>
<tr>
<td>5.166</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/op_reg_en_s4/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/I2</td>
</tr>
<tr>
<td>5.568</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/F</td>
</tr>
<tr>
<td>7.717</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s1/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C57[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s1/F</td>
</tr>
<tr>
<td>8.140</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n189_s5/I3</td>
</tr>
<tr>
<td>8.509</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C57[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n189_s5/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.016</td>
<td>1.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_0_s0/CLK</td>
</tr>
<tr>
<td>52.767</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.970, 35.346%; route: 3.297, 59.164%; tC2Q: 0.306, 5.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.924%; route: 1.842, 61.076%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.352</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/n20_s1/I0</td>
</tr>
<tr>
<td>3.881</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C60[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n20_s1/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/op_reg_en_s4/I3</td>
</tr>
<tr>
<td>5.166</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/op_reg_en_s4/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/I2</td>
</tr>
<tr>
<td>5.568</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/F</td>
</tr>
<tr>
<td>7.717</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s1/I3</td>
</tr>
<tr>
<td>8.134</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C57[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n190_s1/F</td>
</tr>
<tr>
<td>8.140</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n192_s0/I3</td>
</tr>
<tr>
<td>8.509</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C57[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n192_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.016</td>
<td>1.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>52.767</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.970, 35.346%; route: 3.297, 59.164%; tC2Q: 0.306, 5.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.924%; route: 1.842, 61.076%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.056</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n284_s3/I2</td>
</tr>
<tr>
<td>7.469</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C65[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n284_s3/F</td>
</tr>
<tr>
<td>7.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C65[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.728</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>51.693</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td>51.642</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 35.358%; route: 2.568, 57.760%; tC2Q: 0.306, 6.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.352</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/n20_s1/I0</td>
</tr>
<tr>
<td>3.881</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C60[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n20_s1/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/op_reg_en_s4/I3</td>
</tr>
<tr>
<td>5.166</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/op_reg_en_s4/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/I2</td>
</tr>
<tr>
<td>5.568</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/F</td>
</tr>
<tr>
<td>8.608</td>
<td>3.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_register_select_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_5_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.184, 21.285%; route: 4.072, 73.213%; tC2Q: 0.306, 5.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.534%; route: 1.872, 61.466%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.352</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.464</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/n20_s1/I0</td>
</tr>
<tr>
<td>3.881</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R24C60[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n20_s1/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/op_reg_en_s4/I3</td>
</tr>
<tr>
<td>5.166</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/op_reg_en_s4/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/I2</td>
</tr>
<tr>
<td>5.568</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/regsel_ld_en_s7/F</td>
</tr>
<tr>
<td>8.608</td>
<td>3.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_register_select_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_8_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_register_select_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.184, 21.285%; route: 4.072, 73.213%; tC2Q: 0.306, 5.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.534%; route: 1.872, 61.466%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.056</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n277_s1/I2</td>
</tr>
<tr>
<td>7.425</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n277_s1/F</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.721</td>
<td>1.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>51.686</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>51.635</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 34.711%; route: 2.568, 58.337%; tC2Q: 0.306, 6.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.135, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.056</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n283_s1/I2</td>
</tr>
<tr>
<td>7.314</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n283_s1/F</td>
</tr>
<tr>
<td>7.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>51.682</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>51.631</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 31.904%; route: 2.616, 60.965%; tC2Q: 0.306, 7.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>44.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.023</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/I1</td>
</tr>
<tr>
<td>4.562</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s13/F</td>
</tr>
<tr>
<td>4.672</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/I3</td>
</tr>
<tr>
<td>5.093</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s8/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I1</td>
</tr>
<tr>
<td>6.048</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.056</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/I3</td>
</tr>
<tr>
<td>7.314</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/F</td>
</tr>
<tr>
<td>7.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.724</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>51.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>51.638</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 38.827%; route: 1.849, 61.173%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 31.904%; route: 2.616, 60.965%; tC2Q: 0.306, 7.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.019</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C62[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>28.366</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R24C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>28.494</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s1/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s1/F</td>
</tr>
<tr>
<td>28.917</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s0/I0</td>
</tr>
<tr>
<td>29.330</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C61[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s0/F</td>
</tr>
<tr>
<td>29.610</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.172%; route: 1.836, 60.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 52.420%; route: 0.410, 25.770%; tC2Q: 0.347, 21.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.019</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C62[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>28.366</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R24C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>28.494</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s1/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s1/F</td>
</tr>
<tr>
<td>28.917</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s0/I0</td>
</tr>
<tr>
<td>29.330</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C61[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s0/F</td>
</tr>
<tr>
<td>29.610</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.172%; route: 1.836, 60.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 52.420%; route: 0.410, 25.770%; tC2Q: 0.347, 21.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.019</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C62[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>28.366</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R24C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>28.494</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s1/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s1/F</td>
</tr>
<tr>
<td>28.917</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s0/I0</td>
</tr>
<tr>
<td>29.330</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C61[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s0/F</td>
</tr>
<tr>
<td>29.610</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.172%; route: 1.836, 60.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 52.420%; route: 0.410, 25.770%; tC2Q: 0.347, 21.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.019</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C62[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>28.366</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R24C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>28.494</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s1/I2</td>
</tr>
<tr>
<td>28.915</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s1/F</td>
</tr>
<tr>
<td>28.917</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/n31_s0/I0</td>
</tr>
<tr>
<td>29.330</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C61[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n31_s0/F</td>
</tr>
<tr>
<td>29.610</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.172%; route: 1.836, 60.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.834, 52.420%; route: 0.410, 25.770%; tC2Q: 0.347, 21.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C61[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
</tr>
<tr>
<td>28.485</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n52_s0/I0</td>
</tr>
<tr>
<td>28.902</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C61[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n52_s0/F</td>
</tr>
<tr>
<td>29.486</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.038</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>52.789</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C61[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 28.562%; route: 0.696, 47.671%; tC2Q: 0.347, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.635%; route: 1.864, 61.365%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C61[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
</tr>
<tr>
<td>28.485</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n52_s0/I0</td>
</tr>
<tr>
<td>28.902</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C61[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n52_s0/F</td>
</tr>
<tr>
<td>29.486</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.038</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>52.789</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C61[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 28.562%; route: 0.696, 47.671%; tC2Q: 0.347, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.635%; route: 1.864, 61.365%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C61[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
</tr>
<tr>
<td>28.485</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n52_s0/I0</td>
</tr>
<tr>
<td>28.902</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C61[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n52_s0/F</td>
</tr>
<tr>
<td>29.486</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 28.562%; route: 0.696, 47.671%; tC2Q: 0.347, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C61[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
</tr>
<tr>
<td>28.485</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n52_s0/I0</td>
</tr>
<tr>
<td>28.902</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C61[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n52_s0/F</td>
</tr>
<tr>
<td>29.486</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[2][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[2][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 28.562%; route: 0.696, 47.671%; tC2Q: 0.347, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C61[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_0_s0/Q</td>
</tr>
<tr>
<td>28.485</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n52_s0/I0</td>
</tr>
<tr>
<td>28.902</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C61[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n52_s0/F</td>
</tr>
<tr>
<td>29.486</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.046</td>
<td>1.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C60[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>52.797</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C60[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 28.562%; route: 0.696, 47.671%; tC2Q: 0.347, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.540%; route: 1.872, 61.460%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/data_register_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C63[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
</tr>
<tr>
<td>29.085</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C55[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/data_register_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.040</td>
<td>1.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/data_register_45_s0/CLK</td>
</tr>
<tr>
<td>52.989</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/data_register_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 67.233%; tC2Q: 0.347, 32.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.610%; route: 1.867, 61.390%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.026</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C63[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/CLK</td>
</tr>
<tr>
<td>28.373</td>
<td>0.347</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
</tr>
<tr>
<td>28.739</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.038</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>52.987</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C61[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 39.075%; route: 1.844, 60.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 51.332%; tC2Q: 0.347, 48.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 38.635%; route: 1.864, 61.365%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>1.275</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1594_s1/I0</td>
</tr>
<tr>
<td>1.523</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1594_s1/F</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.151</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>2.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>2.187</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 50.820%; route: 0.096, 19.672%; tC2Q: 0.144, 29.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.018%; route: 0.989, 45.982%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C65[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_14_s0/Q</td>
</tr>
<tr>
<td>1.283</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_15_s0/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.214, 59.777%; tC2Q: 0.144, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.056</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 62.005%; tC2Q: 0.144, 37.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.056</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_16_s0/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C65[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_16_s0/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.470, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 62.005%; tC2Q: 0.144, 37.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.032</td>
<td>0.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.252</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 65.301%; tC2Q: 0.144, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.062</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.143</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.475, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.062</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C65[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.143</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.475, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.061</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/Q</td>
</tr>
<tr>
<td>1.208</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s2/I1</td>
</tr>
<tr>
<td>1.361</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s2/F</td>
</tr>
<tr>
<td>1.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.061</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.475, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.475, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.061</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
</tr>
<tr>
<td>1.208</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n190_s0/I2</td>
</tr>
<tr>
<td>1.361</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n190_s0/F</td>
</tr>
<tr>
<td>1.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.061</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.475, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.475, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0/CLK</td>
</tr>
<tr>
<td>2.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C55[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_6_s0/Q</td>
</tr>
<tr>
<td>2.294</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_6_s0/I2</td>
</tr>
<tr>
<td>2.447</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_6_s0/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0/CLK</td>
</tr>
<tr>
<td>2.148</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 54.119%; route: 0.985, 45.881%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.119%; route: 0.985, 45.881%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.148</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_2_s0/Q</td>
</tr>
<tr>
<td>2.295</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_2_s0/I2</td>
</tr>
<tr>
<td>2.448</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_2_s0/F</td>
</tr>
<tr>
<td>2.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.148</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 54.088%; route: 0.986, 45.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.088%; route: 0.986, 45.912%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0/CLK</td>
</tr>
<tr>
<td>2.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_10_s0/Q</td>
</tr>
<tr>
<td>2.294</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_10_s0/I2</td>
</tr>
<tr>
<td>2.447</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_10_s0/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0/CLK</td>
</tr>
<tr>
<td>2.148</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 54.119%; route: 0.985, 45.881%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.119%; route: 0.985, 45.881%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.058</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/Q</td>
</tr>
<tr>
<td>1.208</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s1/I1</td>
</tr>
<tr>
<td>1.361</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s1/F</td>
</tr>
<tr>
<td>1.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.058</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.063</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n191_s0/I1</td>
</tr>
<tr>
<td>1.366</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n191_s0/F</td>
</tr>
<tr>
<td>1.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.063</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.177</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/CLK</td>
</tr>
<tr>
<td>2.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R20C59[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_4_s1/Q</td>
</tr>
<tr>
<td>2.327</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n504_s2/I2</td>
</tr>
<tr>
<td>2.480</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n504_s2/F</td>
</tr>
<tr>
<td>2.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.177</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 53.379%; route: 1.015, 46.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 53.379%; route: 1.015, 46.621%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0/I1</td>
</tr>
<tr>
<td>2.450</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0/F</td>
</tr>
<tr>
<td>2.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.148</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 54.119%; route: 0.985, 45.881%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.119%; route: 0.985, 45.881%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n276_s1/I1</td>
</tr>
<tr>
<td>1.348</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n276_s1/F</td>
</tr>
<tr>
<td>1.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.456, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.456, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1617_s1/I0</td>
</tr>
<tr>
<td>1.345</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1617_s1/F</td>
</tr>
<tr>
<td>1.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.143</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_4_s0/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_4_s0/I1</td>
</tr>
<tr>
<td>2.449</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_4_s0/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.143</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 54.220%; route: 0.981, 45.780%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.220%; route: 0.981, 45.780%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.143</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_5_s0/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_5_s0/I2</td>
</tr>
<tr>
<td>2.449</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_5_s0/F</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.143</td>
<td>0.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 54.220%; route: 0.981, 45.780%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.220%; route: 0.981, 45.780%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_19_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C65[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_19_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.379, 72.467%; tC2Q: 0.144, 27.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.379, 72.467%; tC2Q: 0.144, 27.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.252</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.379, 72.467%; tC2Q: 0.144, 27.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.252</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.379, 72.467%; tC2Q: 0.144, 27.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.715</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>51.437</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.619, 82.058%; tC2Q: 0.354, 17.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.128, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C64[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.715</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>51.437</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C64[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.619, 82.058%; tC2Q: 0.354, 17.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.128, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>51.439</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.619, 82.058%; tC2Q: 0.354, 17.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>51.439</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.619, 82.058%; tC2Q: 0.354, 17.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>51.439</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.619, 82.058%; tC2Q: 0.354, 17.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.717</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>51.439</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.619, 82.058%; tC2Q: 0.354, 17.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.719</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>51.441</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.719</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>51.441</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.719</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>51.441</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.719</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>51.441</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.132, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.726</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>51.448</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.726</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>51.448</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.517</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.726</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>51.448</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 80.388%; tC2Q: 0.354, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.488</td>
<td>1.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.724</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>51.446</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 80.068%; tC2Q: 0.354, 19.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.488</td>
<td>1.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.724</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>51.446</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 80.068%; tC2Q: 0.354, 19.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.341</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.721</td>
<td>1.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>51.443</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 78.269%; tC2Q: 0.354, 21.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.135, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.341</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.721</td>
<td>1.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>51.443</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 78.269%; tC2Q: 0.354, 21.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.135, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.341</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.721</td>
<td>1.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>51.443</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 78.269%; tC2Q: 0.354, 21.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.135, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.341</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C65[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.728</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>51.450</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 78.269%; tC2Q: 0.354, 21.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.299</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C63[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.711</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>51.433</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.233, 77.694%; tC2Q: 0.354, 22.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.299</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.711</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>51.433</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.233, 77.694%; tC2Q: 0.354, 22.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.299</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.711</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>51.433</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.233, 77.694%; tC2Q: 0.354, 22.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.299</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.711</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>51.433</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.233, 77.694%; tC2Q: 0.354, 22.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.435</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.131</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.713</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C63[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>51.435</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C63[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.065, 75.053%; tC2Q: 0.354, 24.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.435</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.712</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>27.066</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.131</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.713</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>51.435</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.065, 75.053%; tC2Q: 0.354, 24.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.127, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.151</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>2.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>2.035</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 54.018%; route: 0.989, 45.982%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.071</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.155</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>2.039</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 84.341%; tC2Q: 0.158, 15.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 53.918%; route: 0.993, 46.082%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.071</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>220</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.155</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>2.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>2.039</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 84.341%; tC2Q: 0.158, 15.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 53.918%; route: 0.993, 46.082%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.414</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>0.908</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 55.114%; tC2Q: 0.158, 44.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.414</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>0.908</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 55.114%; tC2Q: 0.158, 44.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.684</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 74.598%; tC2Q: 0.158, 25.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>0.884</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>0.884</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.684</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 74.598%; tC2Q: 0.158, 25.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>0.884</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>0.884</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>0.884</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C64[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.681</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.035</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>0.884</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 74.444%; tC2Q: 0.158, 25.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.781</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 78.002%; tC2Q: 0.158, 21.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.456, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.781</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 78.002%; tC2Q: 0.158, 21.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.456, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.781</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.041</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>0.890</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 78.002%; tC2Q: 0.158, 21.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.779</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.038</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>0.887</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 77.941%; tC2Q: 0.158, 22.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.779</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.038</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.887</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 77.941%; tC2Q: 0.158, 22.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.781</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 78.025%; tC2Q: 0.158, 21.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.781</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 78.025%; tC2Q: 0.158, 21.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.062</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.220</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R20C63[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.781</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.039</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>0.888</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 78.025%; tC2Q: 0.158, 21.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.453, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tck_pad_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>28.007</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.153</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tck_pad_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>27.999</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.149</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tck_pad_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>27.999</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.149</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.430</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.292</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tck_pad_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.019</td>
<td>1.845</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.165</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>27.311</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.295</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tck_pad_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.012</td>
<td>1.838</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.165</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>27.307</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.295</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tck_pad_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.012</td>
<td>1.838</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.165</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>27.307</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.481</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.698</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.481</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.698</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>50.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>51.041</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.701</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.046</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.701</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>25.586</td>
<td>0.586</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>26.046</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>220</td>
<td>control0[0]</td>
<td>43.712</td>
<td>1.880</td>
</tr>
<tr>
<td>103</td>
<td>ad_clk2_d</td>
<td>45.244</td>
<td>1.225</td>
</tr>
<tr>
<td>51</td>
<td>rst_ao</td>
<td>22.752</td>
<td>1.712</td>
</tr>
<tr>
<td>46</td>
<td>n20_3</td>
<td>46.921</td>
<td>1.166</td>
</tr>
<tr>
<td>39</td>
<td>op_reg_en</td>
<td>44.719</td>
<td>0.705</td>
</tr>
<tr>
<td>32</td>
<td>crc_28_7</td>
<td>45.898</td>
<td>0.768</td>
</tr>
<tr>
<td>28</td>
<td>n619_4</td>
<td>45.633</td>
<td>1.146</td>
</tr>
<tr>
<td>26</td>
<td>data_out_shift_reg_23_7</td>
<td>45.633</td>
<td>1.334</td>
</tr>
<tr>
<td>23</td>
<td>n619_5</td>
<td>45.930</td>
<td>1.183</td>
</tr>
<tr>
<td>22</td>
<td>internal_register_select[0]</td>
<td>46.484</td>
<td>1.172</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C64</td>
<td>41.67%</td>
</tr>
<tr>
<td>R16C60</td>
<td>40.28%</td>
</tr>
<tr>
<td>R16C58</td>
<td>40.28%</td>
</tr>
<tr>
<td>R18C64</td>
<td>40.28%</td>
</tr>
<tr>
<td>R16C59</td>
<td>37.50%</td>
</tr>
<tr>
<td>R17C59</td>
<td>36.11%</td>
</tr>
<tr>
<td>R10C65</td>
<td>36.11%</td>
</tr>
<tr>
<td>R17C60</td>
<td>34.72%</td>
</tr>
<tr>
<td>R21C65</td>
<td>34.72%</td>
</tr>
<tr>
<td>R20C63</td>
<td>34.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
