{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584098792725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584098792726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:56:32 2020 " "Processing started: Fri Mar 13 16:56:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584098792726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584098792726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584098792726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1584098793230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE_0-rtl " "Found design unit 1: DE_0-rtl" {  } { { "DE_0/synthesis/DE_0.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793652 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE_0 " "Found entity 1: DE_0" {  } { { "DE_0/synthesis/DE_0.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793656 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793659 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793662 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793667 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793670 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_width_adapter-rtl " "Found design unit 1: de_0_width_adapter-rtl" {  } { { "DE_0/synthesis/de_0_width_adapter.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793673 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_width_adapter " "Found entity 1: de_0_width_adapter" {  } { { "DE_0/synthesis/de_0_width_adapter.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_width_adapter_001-rtl " "Found design unit 1: de_0_width_adapter_001-rtl" {  } { { "DE_0/synthesis/de_0_width_adapter_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793676 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_width_adapter_001 " "Found entity 1: de_0_width_adapter_001" {  } { { "DE_0/synthesis/de_0_width_adapter_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_data_master_translator-rtl " "Found design unit 1: de_0_nios2_data_master_translator-rtl" {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793679 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_data_master_translator " "Found entity 1: de_0_nios2_data_master_translator" {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_instruction_master_translator-rtl " "Found design unit 1: de_0_nios2_instruction_master_translator-rtl" {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793682 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_instruction_master_translator " "Found entity 1: de_0_nios2_instruction_master_translator" {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_nios2_jtag_debug_module_translator-rtl " "Found design unit 1: de_0_nios2_jtag_debug_module_translator-rtl" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793685 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_nios2_jtag_debug_module_translator " "Found entity 1: de_0_nios2_jtag_debug_module_translator" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: de_0_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793688 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: de_0_jtag_uart_avalon_jtag_slave_translator" {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_onchip_memory_s1_translator-rtl " "Found design unit 1: de_0_onchip_memory_s1_translator-rtl" {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793691 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_onchip_memory_s1_translator " "Found entity 1: de_0_onchip_memory_s1_translator" {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_led_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_led_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_led_s1_translator-rtl " "Found design unit 1: de_0_led_s1_translator-rtl" {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793694 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_led_s1_translator " "Found entity 1: de_0_led_s1_translator" {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sdram_controller_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sdram_controller_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sdram_controller_s1_translator-rtl " "Found design unit 1: de_0_sdram_controller_s1_translator-rtl" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793697 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sdram_controller_s1_translator " "Found entity 1: de_0_sdram_controller_s1_translator" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_sysid_control_slave_translator-rtl " "Found design unit 1: de_0_sysid_control_slave_translator-rtl" {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793700 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_sysid_control_slave_translator " "Found entity 1: de_0_sysid_control_slave_translator" {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_rst_controller-rtl " "Found design unit 1: de_0_rst_controller-rtl" {  } { { "DE_0/synthesis/de_0_rst_controller.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793703 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_rst_controller " "Found entity 1: de_0_rst_controller" {  } { { "DE_0/synthesis/de_0_rst_controller.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_rst_controller_001-rtl " "Found design unit 1: de_0_rst_controller_001-rtl" {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793705 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_rst_controller_001 " "Found entity 1: de_0_rst_controller_001" {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_irq_mapper " "Found entity 1: DE_0_irq_mapper" {  } { { "DE_0/synthesis/submodules/DE_0_irq_mapper.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE_0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793721 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_mux_001 " "Found entity 1: DE_0_rsp_xbar_mux_001" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_mux " "Found entity 1: DE_0_rsp_xbar_mux" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_demux_002 " "Found entity 1: DE_0_rsp_xbar_demux_002" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_demux_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_rsp_xbar_demux " "Found entity 1: DE_0_rsp_xbar_demux" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_demux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_cmd_xbar_mux " "Found entity 1: DE_0_cmd_xbar_mux" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_cmd_xbar_demux_001 " "Found entity 1: DE_0_cmd_xbar_demux_001" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_demux_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_cmd_xbar_demux " "Found entity 1: DE_0_cmd_xbar_demux" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_demux.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE_0/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de_0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_id_router_004.sv(48) " "Verilog HDL Declaration information at DE_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_id_router_004.sv(49) " "Verilog HDL Declaration information at DE_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_id_router_004_default_decode " "Found entity 1: DE_0_id_router_004_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793756 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_id_router_004 " "Found entity 2: DE_0_id_router_004" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_id_router_002.sv(48) " "Verilog HDL Declaration information at DE_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_id_router_002.sv(49) " "Verilog HDL Declaration information at DE_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_id_router_002_default_decode " "Found entity 1: DE_0_id_router_002_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793758 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_id_router_002 " "Found entity 2: DE_0_id_router_002" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_id_router.sv(48) " "Verilog HDL Declaration information at DE_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_id_router.sv(49) " "Verilog HDL Declaration information at DE_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_id_router_default_decode " "Found entity 1: DE_0_id_router_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793761 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_id_router " "Found entity 2: DE_0_id_router" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_addr_router_001_default_decode " "Found entity 1: DE_0_addr_router_001_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793765 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_addr_router_001 " "Found entity 2: DE_0_addr_router_001" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE_0_addr_router.sv(48) " "Verilog HDL Declaration information at DE_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE_0_addr_router.sv(49) " "Verilog HDL Declaration information at DE_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584098793767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_addr_router_default_decode " "Found entity 1: DE_0_addr_router_default_decode" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793768 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_addr_router " "Found entity 2: DE_0_addr_router" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE_0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_sysid " "Found entity 1: DE_0_sysid" {  } { { "DE_0/synthesis/submodules/DE_0_sysid.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file de_0/synthesis/submodules/de_0_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_sdram_controller_input_efifo_module " "Found entity 1: DE_0_sdram_controller_input_efifo_module" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793791 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_sdram_controller " "Found entity 2: DE_0_sdram_controller" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_led " "Found entity 1: DE_0_led" {  } { { "DE_0/synthesis/submodules/DE_0_led.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_onchip_memory " "Found entity 1: DE_0_onchip_memory" {  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de_0/synthesis/submodules/de_0_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_jtag_uart_sim_scfifo_w " "Found entity 1: DE_0_jtag_uart_sim_scfifo_w" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793801 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_jtag_uart_scfifo_w " "Found entity 2: DE_0_jtag_uart_scfifo_w" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793801 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE_0_jtag_uart_sim_scfifo_r " "Found entity 3: DE_0_jtag_uart_sim_scfifo_r" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793801 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE_0_jtag_uart_scfifo_r " "Found entity 4: DE_0_jtag_uart_scfifo_r" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793801 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE_0_jtag_uart " "Found entity 5: DE_0_jtag_uart" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2.v 21 21 " "Found 21 design units, including 21 entities, in source file de_0/synthesis/submodules/de_0_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_register_bank_a_module " "Found entity 1: DE_0_nios2_register_bank_a_module" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_nios2_register_bank_b_module " "Found entity 2: DE_0_nios2_register_bank_b_module" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE_0_nios2_nios2_oci_debug " "Found entity 3: DE_0_nios2_nios2_oci_debug" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE_0_nios2_ociram_sp_ram_module " "Found entity 4: DE_0_nios2_ociram_sp_ram_module" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE_0_nios2_nios2_ocimem " "Found entity 5: DE_0_nios2_nios2_ocimem" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE_0_nios2_nios2_avalon_reg " "Found entity 6: DE_0_nios2_nios2_avalon_reg" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE_0_nios2_nios2_oci_break " "Found entity 7: DE_0_nios2_nios2_oci_break" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE_0_nios2_nios2_oci_xbrk " "Found entity 8: DE_0_nios2_nios2_oci_xbrk" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE_0_nios2_nios2_oci_dbrk " "Found entity 9: DE_0_nios2_nios2_oci_dbrk" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE_0_nios2_nios2_oci_itrace " "Found entity 10: DE_0_nios2_nios2_oci_itrace" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE_0_nios2_nios2_oci_td_mode " "Found entity 11: DE_0_nios2_nios2_oci_td_mode" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE_0_nios2_nios2_oci_dtrace " "Found entity 12: DE_0_nios2_nios2_oci_dtrace" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE_0_nios2_nios2_oci_compute_tm_count " "Found entity 13: DE_0_nios2_nios2_oci_compute_tm_count" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE_0_nios2_nios2_oci_fifowp_inc " "Found entity 14: DE_0_nios2_nios2_oci_fifowp_inc" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE_0_nios2_nios2_oci_fifocount_inc " "Found entity 15: DE_0_nios2_nios2_oci_fifocount_inc" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE_0_nios2_nios2_oci_fifo " "Found entity 16: DE_0_nios2_nios2_oci_fifo" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE_0_nios2_nios2_oci_pib " "Found entity 17: DE_0_nios2_nios2_oci_pib" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE_0_nios2_nios2_oci_im " "Found entity 18: DE_0_nios2_nios2_oci_im" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE_0_nios2_nios2_performance_monitors " "Found entity 19: DE_0_nios2_nios2_performance_monitors" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE_0_nios2_nios2_oci " "Found entity 20: DE_0_nios2_nios2_oci" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE_0_nios2 " "Found entity 21: DE_0_nios2" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_jtag_debug_module_sysclk " "Found entity 1: DE_0_nios2_jtag_debug_module_sysclk" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_sysclk.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_jtag_debug_module_tck " "Found entity 1: DE_0_nios2_jtag_debug_module_tck" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_tck.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_jtag_debug_module_wrapper " "Found entity 1: DE_0_nios2_jtag_debug_module_wrapper" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_oci_test_bench " "Found entity 1: DE_0_nios2_oci_test_bench" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_oci_test_bench.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/de_0_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_nios2_test_bench " "Found entity 1: DE_0_nios2_test_bench" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_test_bench.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_clk/sram_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_clk/sram_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_clk-SYN " "Found design unit 1: sram_clk-SYN" {  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793833 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_clk " "Found entity 1: sram_clk" {  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_de0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_DE0-bdf_type " "Found design unit 1: sdram_DE0-bdf_type" {  } { { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793836 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_DE0 " "Found entity 1: sdram_DE0" {  } { { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/de_0_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de_0/synthesis/submodules/de_0_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_0_pll_dffpipe_l2c " "Found entity 1: DE_0_pll_dffpipe_l2c" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793840 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE_0_pll_stdsync_sv6 " "Found entity 2: DE_0_pll_stdsync_sv6" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793840 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE_0_pll_altpll_3842 " "Found entity 3: DE_0_pll_altpll_3842" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793840 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE_0_pll " "Found entity 4: DE_0_pll" {  } { { "DE_0/synthesis/submodules/DE_0_pll.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de_0/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE_0/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_rst_controller_002-rtl " "Found design unit 1: de_0_rst_controller_002-rtl" {  } { { "DE_0/synthesis/de_0_rst_controller_002.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_002.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793851 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_rst_controller_002 " "Found entity 1: de_0_rst_controller_002" {  } { { "DE_0/synthesis/de_0_rst_controller_002.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793854 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_0/synthesis/de_0_pll_pll_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de_0/synthesis/de_0_pll_pll_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_0_pll_pll_slave_translator-rtl " "Found design unit 1: de_0_pll_pll_slave_translator-rtl" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793857 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_0_pll_pll_slave_translator " "Found entity 1: de_0_pll_pll_slave_translator" {  } { { "DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_pll_pll_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098793857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098793857 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(316) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793887 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(326) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793887 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(336) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793887 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_sdram_controller.v(680) " "Verilog HDL or VHDL warning at DE_0_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(1567) " "Verilog HDL or VHDL warning at DE_0_nios2.v(1567): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793892 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(1569) " "Verilog HDL or VHDL warning at DE_0_nios2.v(1569): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793893 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(1725) " "Verilog HDL or VHDL warning at DE_0_nios2.v(1725): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793893 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE_0_nios2.v(2553) " "Verilog HDL or VHDL warning at DE_0_nios2.v(2553): conditional expression evaluates to a constant" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584098793896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_DE0 " "Elaborating entity \"sdram_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584098794027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_clk sram_clk:b2v_inst " "Elaborating entity \"sram_clk\" for hierarchy \"sram_clk:b2v_inst\"" {  } { { "sdram_DE0.vhd" "b2v_inst" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sram_clk:b2v_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sram_clk:b2v_inst\|altpll:altpll_component\"" {  } { { "sram_clk/sram_clk.vhd" "altpll_component" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_clk:b2v_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sram_clk:b2v_inst\|altpll:altpll_component\"" {  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098794082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_clk:b2v_inst\|altpll:altpll_component " "Instantiated megafunction \"sram_clk:b2v_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sram_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sram_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794083 ""}  } { { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098794083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sram_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sram_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_clk_altpll " "Found entity 1: sram_clk_altpll" {  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098794148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098794148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_clk_altpll sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated " "Elaborating entity \"sram_clk_altpll\" for hierarchy \"sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0 DE_0:b2v_u0 " "Elaborating entity \"DE_0\" for hierarchy \"DE_0:b2v_u0\"" {  } { { "sdram_DE0.vhd" "b2v_u0" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2 DE_0:b2v_u0\|DE_0_nios2:nios2 " "Elaborating entity \"DE_0_nios2\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_test_bench DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench " "Elaborating entity \"DE_0_nios2_test_bench\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_test_bench:the_DE_0_nios2_test_bench\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_test_bench" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_register_bank_a_module DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a " "Elaborating entity \"DE_0_nios2_register_bank_a_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_register_bank_a" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"DE_0_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794316 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098794316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsf1 " "Found entity 1: altsyncram_jsf1" {  } { { "db/altsyncram_jsf1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_jsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098794527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098794527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsf1 DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jsf1:auto_generated " "Elaborating entity \"altsyncram_jsf1\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_a_module:DE_0_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_register_bank_b_module DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b " "Elaborating entity \"DE_0_nios2_register_bank_b_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_register_bank_b" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098794583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"DE_0_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794584 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098794584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksf1 " "Found entity 1: altsyncram_ksf1" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_ksf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098794645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098794645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksf1 DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ksf1:auto_generated " "Elaborating entity \"altsyncram_ksf1\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_register_bank_b_module:DE_0_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ksf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci " "Elaborating entity \"DE_0_nios2_nios2_oci\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_debug DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug " "Elaborating entity \"DE_0_nios2_nios2_oci_debug\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_debug" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altera_std_synchronizer" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098794741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794741 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098794741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_ocimem DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem " "Elaborating entity \"DE_0_nios2_nios2_ocimem\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_ocimem" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_ociram_sp_ram_module DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram " "Elaborating entity \"DE_0_nios2_ociram_sp_ram_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_ociram_sp_ram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE_0_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794757 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098794757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n971 " "Found entity 1: altsyncram_n971" {  } { { "db/altsyncram_n971.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_n971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098794817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098794817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n971 DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n971:auto_generated " "Elaborating entity \"altsyncram_n971\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_ocimem:the_DE_0_nios2_nios2_ocimem\|DE_0_nios2_ociram_sp_ram_module:DE_0_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n971:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_avalon_reg DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg " "Elaborating entity \"DE_0_nios2_nios2_avalon_reg\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_avalon_reg:the_DE_0_nios2_nios2_avalon_reg\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_avalon_reg" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_break DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_break:the_DE_0_nios2_nios2_oci_break " "Elaborating entity \"DE_0_nios2_nios2_oci_break\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_break:the_DE_0_nios2_nios2_oci_break\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_break" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_xbrk DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_xbrk:the_DE_0_nios2_nios2_oci_xbrk " "Elaborating entity \"DE_0_nios2_nios2_oci_xbrk\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_xbrk:the_DE_0_nios2_nios2_oci_xbrk\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_xbrk" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_dbrk DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dbrk:the_DE_0_nios2_nios2_oci_dbrk " "Elaborating entity \"DE_0_nios2_nios2_oci_dbrk\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dbrk:the_DE_0_nios2_nios2_oci_dbrk\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_dbrk" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_itrace DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_itrace:the_DE_0_nios2_nios2_oci_itrace " "Elaborating entity \"DE_0_nios2_nios2_oci_itrace\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_itrace:the_DE_0_nios2_nios2_oci_itrace\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_itrace" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_dtrace DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace " "Elaborating entity \"DE_0_nios2_nios2_oci_dtrace\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_dtrace" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_td_mode DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace\|DE_0_nios2_nios2_oci_td_mode:DE_0_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE_0_nios2_nios2_oci_td_mode\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_dtrace:the_DE_0_nios2_nios2_oci_dtrace\|DE_0_nios2_nios2_oci_td_mode:DE_0_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_fifo DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo " "Elaborating entity \"DE_0_nios2_nios2_oci_fifo\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_compute_tm_count DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_compute_tm_count:DE_0_nios2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE_0_nios2_nios2_oci_compute_tm_count\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_compute_tm_count:DE_0_nios2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_compute_tm_count_tm_count" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_fifowp_inc DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifowp_inc:DE_0_nios2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE_0_nios2_nios2_oci_fifowp_inc\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifowp_inc:DE_0_nios2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_fifowp_inc_fifowp" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_fifocount_inc DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifocount_inc:DE_0_nios2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE_0_nios2_nios2_oci_fifocount_inc\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_nios2_oci_fifocount_inc:DE_0_nios2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "DE_0_nios2_nios2_oci_fifocount_inc_fifocount" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_oci_test_bench DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_oci_test_bench:the_DE_0_nios2_oci_test_bench " "Elaborating entity \"DE_0_nios2_oci_test_bench\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_fifo:the_DE_0_nios2_nios2_oci_fifo\|DE_0_nios2_oci_test_bench:the_DE_0_nios2_oci_test_bench\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_oci_test_bench" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_pib DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_pib:the_DE_0_nios2_nios2_oci_pib " "Elaborating entity \"DE_0_nios2_nios2_oci_pib\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_pib:the_DE_0_nios2_nios2_oci_pib\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_pib" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_nios2_oci_im DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_im:the_DE_0_nios2_nios2_oci_im " "Elaborating entity \"DE_0_nios2_nios2_oci_im\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_im:the_DE_0_nios2_nios2_oci_im\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_nios2_oci_im" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_jtag_debug_module_wrapper DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper " "Elaborating entity \"DE_0_nios2_jtag_debug_module_wrapper\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "the_DE_0_nios2_jtag_debug_module_wrapper" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_jtag_debug_module_tck DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_tck:the_DE_0_nios2_jtag_debug_module_tck " "Elaborating entity \"DE_0_nios2_jtag_debug_module_tck\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_tck:the_DE_0_nios2_jtag_debug_module_tck\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "the_DE_0_nios2_jtag_debug_module_tck" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_nios2_jtag_debug_module_sysclk DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk " "Elaborating entity \"DE_0_nios2_jtag_debug_module_sysclk\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|DE_0_nios2_jtag_debug_module_sysclk:the_DE_0_nios2_jtag_debug_module_sysclk\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "the_DE_0_nios2_jtag_debug_module_sysclk" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "DE_0_nios2_jtag_debug_module_phy" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\"" {  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794969 ""}  } { { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098794969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_jtag_debug_module_wrapper:the_DE_0_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE_0_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_jtag_uart DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart " "Elaborating entity \"DE_0_jtag_uart\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\"" {  } { { "DE_0/synthesis/DE_0.vhd" "jtag_uart" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_jtag_uart_scfifo_w DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w " "Elaborating entity \"DE_0_jtag_uart_scfifo_w\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "the_DE_0_jtag_uart_scfifo_w" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098794979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "wfifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795034 ""}  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098795034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "D:/QuartusProject/sdram_2/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "D:/QuartusProject/sdram_2/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusProject/sdram_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "D:/QuartusProject/sdram_2/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusProject/sdram_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "D:/QuartusProject/sdram_2/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "D:/QuartusProject/sdram_2/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "D:/QuartusProject/sdram_2/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_w:the_DE_0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "D:/QuartusProject/sdram_2/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_jtag_uart_scfifo_r DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r " "Elaborating entity \"DE_0_jtag_uart_scfifo_r\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|DE_0_jtag_uart_scfifo_r:the_DE_0_jtag_uart_scfifo_r\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "the_DE_0_jtag_uart_scfifo_r" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "DE_0_jtag_uart_alt_jtag_atlantic" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098795546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE_0_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795547 ""}  } { { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098795547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_onchip_memory DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory " "Elaborating entity \"DE_0_onchip_memory\" for hierarchy \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\"" {  } { { "DE_0/synthesis/DE_0.vhd" "onchip_memory" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "the_altsyncram" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE_0_onchip_memory.hex " "Parameter \"init_file\" = \"DE_0_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5750 " "Parameter \"maximum_depth\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5750 " "Parameter \"numwords_a\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795574 ""}  } { { "DE_0/synthesis/submodules/DE_0_onchip_memory.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584098795574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5fc1 " "Found entity 1: altsyncram_5fc1" {  } { { "db/altsyncram_5fc1.tdf" "" { Text "D:/QuartusProject/sdram_2/db/altsyncram_5fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584098795636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584098795636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5fc1 DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5fc1:auto_generated " "Elaborating entity \"altsyncram_5fc1\" for hierarchy \"DE_0:b2v_u0\|DE_0_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5fc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_led DE_0:b2v_u0\|DE_0_led:led " "Elaborating entity \"DE_0_led\" for hierarchy \"DE_0:b2v_u0\|DE_0_led:led\"" {  } { { "DE_0/synthesis/DE_0.vhd" "led" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_sdram_controller DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller " "Elaborating entity \"DE_0_sdram_controller\" for hierarchy \"DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_sdram_controller_input_efifo_module DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module " "Elaborating entity \"DE_0_sdram_controller_input_efifo_module\" for hierarchy \"DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|DE_0_sdram_controller_input_efifo_module:the_DE_0_sdram_controller_input_efifo_module\"" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "the_DE_0_sdram_controller_input_efifo_module" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_sysid DE_0:b2v_u0\|DE_0_sysid:sysid " "Elaborating entity \"DE_0_sysid\" for hierarchy \"DE_0:b2v_u0\|DE_0_sysid:sysid\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sysid" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_data_master_translator DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator " "Elaborating entity \"de_0_nios2_data_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_data_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795719 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de_0_nios2_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795720 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de_0_nios2_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795720 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de_0_nios2_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795720 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de_0_nios2_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795720 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de_0_nios2_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_nios2_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795720 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_data_master_translator:nios2_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_data_master_translator:nios2_data_master_translator\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "DE_0/synthesis/de_0_nios2_data_master_translator.vhd" "nios2_data_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_instruction_master_translator DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator " "Elaborating entity \"de_0_nios2_instruction_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_instruction_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795725 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de_0_nios2_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795727 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de_0_nios2_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795727 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de_0_nios2_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795727 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de_0_nios2_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795727 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de_0_nios2_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_nios2_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795727 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_instruction_master_translator:nios2_instruction_master_translator\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" "nios2_instruction_master_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_jtag_debug_module_translator DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"de_0_nios2_jtag_debug_module_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_jtag_debug_module_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795732 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_nios2_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795733 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_nios2_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_nios2_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de_0_nios2_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_nios2_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_nios2_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_nios2_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_nios2_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_nios2_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_nios2_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_nios2_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795734 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator:nios2_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" "nios2_jtag_debug_module_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_jtag_uart_avalon_jtag_slave_translator DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"de_0_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795740 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de_0_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795741 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795742 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795742 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795742 "|sdram_DE0|DE_0:b2v_u0|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_onchip_memory_s1_translator DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"de_0_onchip_memory_s1_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "onchip_memory_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795747 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795748 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795748 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795748 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de_0_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795749 "|sdram_DE0|DE_0:b2v_u0|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_led_s1_translator DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator " "Elaborating entity \"de_0_led_s1_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "led_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795754 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_led_s1_translator.vhd(56) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795755 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_led_s1_translator.vhd(57) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795755 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_led_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795755 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de_0_led_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_led_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_led_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_led_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_led_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de_0_led_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_led_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_led_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_led_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_led_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_led_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795756 "|sdram_DE0|DE_0:b2v_u0|de_0_led_s1_translator:led_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_led_s1_translator:led_s1_translator\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "DE_0/synthesis/de_0_led_s1_translator.vhd" "led_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_led_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator " "Elaborating entity \"de_0_sdram_controller_s1_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795761 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_sdram_controller_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795762 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_sdram_controller_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_sdram_controller_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_sdram_controller_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_sdram_controller_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_sdram_controller_s1_translator.vhd(65) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_sdram_controller_s1_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_sdram_controller_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_sdram_controller_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_sdram_controller_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_sdram_controller_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795763 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" "sdram_controller_s1_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sysid_control_slave_translator DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"de_0_sysid_control_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sysid_control_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795768 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de_0_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795769 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de_0_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795769 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de_0_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795769 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de_0_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de_0_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de_0_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de_0_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de_0_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de_0_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de_0_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write de_0_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de_0_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata de_0_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de_0_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de_0_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de_0_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de_0_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795770 "|sdram_DE0|DE_0:b2v_u0|de_0_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE_0:b2v_u0\|de_0_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE_0:b2v_u0\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_data_master_translator_avalon_universal_master_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE_0:b2v_u0\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795790 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/DE_0.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795806 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795807 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795807 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795808 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795808 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795808 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795808 "|sdram_DE0|DE_0:b2v_u0|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795844 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795856 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795876 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795876 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795876 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795876 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795876 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795876 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE_0/synthesis/DE_0.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795886 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795887 "|sdram_DE0|DE_0:b2v_u0|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router DE_0:b2v_u0\|DE_0_addr_router:addr_router " "Elaborating entity \"DE_0_addr_router\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router:addr_router\"" {  } { { "DE_0/synthesis/DE_0.vhd" "addr_router" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router_default_decode DE_0:b2v_u0\|DE_0_addr_router:addr_router\|DE_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE_0_addr_router_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router:addr_router\|DE_0_addr_router_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router_001 DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001 " "Elaborating entity \"DE_0_addr_router_001\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "addr_router_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_addr_router_001_default_decode DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001\|DE_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE_0_addr_router_001_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_addr_router_001:addr_router_001\|DE_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_addr_router_001.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router DE_0:b2v_u0\|DE_0_id_router:id_router " "Elaborating entity \"DE_0_id_router\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router:id_router\"" {  } { { "DE_0/synthesis/DE_0.vhd" "id_router" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_default_decode DE_0:b2v_u0\|DE_0_id_router:id_router\|DE_0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE_0_id_router_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router:id_router\|DE_0_id_router_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_id_router.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_002 DE_0:b2v_u0\|DE_0_id_router_002:id_router_002 " "Elaborating entity \"DE_0_id_router_002\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_002:id_router_002\"" {  } { { "DE_0/synthesis/DE_0.vhd" "id_router_002" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_002_default_decode DE_0:b2v_u0\|DE_0_id_router_002:id_router_002\|DE_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE_0_id_router_002_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_002:id_router_002\|DE_0_id_router_002_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_002.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_004 DE_0:b2v_u0\|DE_0_id_router_004:id_router_004 " "Elaborating entity \"DE_0_id_router_004\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_004:id_router_004\"" {  } { { "DE_0/synthesis/DE_0.vhd" "id_router_004" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_id_router_004_default_decode DE_0:b2v_u0\|DE_0_id_router_004:id_router_004\|DE_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"DE_0_id_router_004_default_decode\" for hierarchy \"DE_0:b2v_u0\|DE_0_id_router_004:id_router_004\|DE_0_id_router_004_default_decode:the_default_decode\"" {  } { { "DE_0/synthesis/submodules/DE_0_id_router_004.sv" "the_default_decode" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE_0/synthesis/DE_0.vhd" "burst_adapter" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE_0:b2v_u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_rst_controller DE_0:b2v_u0\|de_0_rst_controller:rst_controller " "Elaborating entity \"de_0_rst_controller\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller:rst_controller\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rst_controller" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "DE_0/synthesis/de_0_rst_controller.vhd" "rst_controller" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE_0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_rst_controller_001 DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001 " "Elaborating entity \"de_0_rst_controller_001\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rst_controller_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795956 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de_0_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at de_0_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584098795956 "|sdram_DE0|DE_0:b2v_u0|de_0_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE_0:b2v_u0\|de_0_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "DE_0/synthesis/de_0_rst_controller_001.vhd" "rst_controller_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_cmd_xbar_demux DE_0:b2v_u0\|DE_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE_0_cmd_xbar_demux\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "cmd_xbar_demux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_cmd_xbar_demux_001 DE_0:b2v_u0\|DE_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE_0_cmd_xbar_demux_001\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "cmd_xbar_demux_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_cmd_xbar_mux DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE_0_cmd_xbar_mux\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "cmd_xbar_mux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" "arb" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE_0:b2v_u0\|DE_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_demux DE_0:b2v_u0\|DE_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE_0_rsp_xbar_demux\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_demux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098795996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_demux_002 DE_0:b2v_u0\|DE_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE_0_rsp_xbar_demux_002\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_demux_002" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_mux DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE_0_rsp_xbar_mux\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_mux" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" "arb" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_rsp_xbar_mux_001 DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE_0_rsp_xbar_mux_001\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "rsp_xbar_mux_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE_0:b2v_u0\|DE_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_width_adapter DE_0:b2v_u0\|de_0_width_adapter:width_adapter " "Elaborating entity \"de_0_width_adapter\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter:width_adapter\"" {  } { { "DE_0/synthesis/DE_0.vhd" "width_adapter" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE_0:b2v_u0\|de_0_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE_0/synthesis/de_0_width_adapter.vhd" "width_adapter" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_0_width_adapter_001 DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001 " "Elaborating entity \"de_0_width_adapter_001\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001\"" {  } { { "DE_0/synthesis/DE_0.vhd" "width_adapter_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE_0:b2v_u0\|de_0_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE_0/synthesis/de_0_width_adapter_001.vhd" "width_adapter_001" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796050 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1584098796064 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584098796064 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584098796064 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584098796064 "|sdram_DE0|DE_0:b2v_u0|de_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE_0_irq_mapper DE_0:b2v_u0\|DE_0_irq_mapper:irq_mapper " "Elaborating entity \"DE_0_irq_mapper\" for hierarchy \"DE_0:b2v_u0\|DE_0_irq_mapper:irq_mapper\"" {  } { { "DE_0/synthesis/DE_0.vhd" "irq_mapper" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/DE_0.vhd" 4565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584098796071 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796679 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796679 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796679 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796679 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796680 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796680 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796697 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796697 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796697 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796697 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796706 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796707 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796707 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796714 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796714 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796714 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796714 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796715 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/de_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584098796715 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"DE_0:b2v_u0\|de_0_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1584098798274 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1584098798274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1584098799955 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 440 -1 0 } } { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 354 -1 0 } } { "DE_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3167 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 4133 -1 0 } } { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 348 -1 0 } } { "DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3740 -1 0 } } { "DE_0/synthesis/submodules/DE_0_jtag_uart.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_jtag_uart.v" 393 -1 0 } } { "DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584098800080 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584098800080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584098800942 "|sdram_DE0|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584098800942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098801192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "276 " "276 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1584098802304 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584098802379 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584098802379 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584098802440 "|sdram_DE0|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584098802440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098802542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/sdram_2/output_files/sdram.map.smsg " "Generated suppressed messages file D:/QuartusProject/sdram_2/output_files/sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584098803083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584098803641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584098803641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2976 " "Implemented 2976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584098803910 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584098803910 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1584098803910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2777 " "Implemented 2777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584098803910 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584098803910 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1584098803910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584098803910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584098803980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:56:43 2020 " "Processing ended: Fri Mar 13 16:56:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584098803980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584098803980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584098803980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584098803980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584098805457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584098805458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:56:45 2020 " "Processing started: Fri Mar 13 16:56:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584098805458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1584098805458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram -c sdram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1584098805458 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1584098805587 ""}
{ "Info" "0" "" "Project  = sdram" {  } {  } 0 0 "Project  = sdram" 0 0 "Fitter" 0 0 1584098805588 ""}
{ "Info" "0" "" "Revision = sdram" {  } {  } 0 0 "Revision = sdram" 0 0 "Fitter" 0 0 1584098805588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1584098805714 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"sdram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1584098805738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584098805787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584098805787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584098805787 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1584098805834 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3166 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1584098805834 ""}  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1584098805834 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1584098805894 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1584098805905 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584098806121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584098806121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584098806121 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1584098806121 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8409 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584098806128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8411 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584098806128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8413 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584098806128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8415 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584098806128 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8417 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584098806128 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1584098806128 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1584098806129 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1584098806138 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1584098807175 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1584098807175 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE_0/synthesis/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'DE_0/synthesis/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1584098807201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE_0/synthesis/submodules/DE_0_nios2.sdc " "Synopsys Design Constraints File file not found: 'DE_0/synthesis/submodules/DE_0_nios2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1584098807202 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram.out.sdc " "Reading SDC File: 'sdram.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1584098807202 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1584098807203 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reserved_tck " "Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1584098807212 "|sdram_DE0|altera_reserved_tck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807236 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807236 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1584098807236 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1584098807237 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1584098807237 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1584098807237 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 altera_reserved_tck " "  20.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1584098807237 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1584098807237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584098807386 ""}  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_clk:b2v_inst|altpll:altpll_component|sram_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584098807386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""}  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sram_clk:b2v_inst|altpll:altpll_component|sram_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584098807387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584098807387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3991 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 4014 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE_0:b2v_u0\|de_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE_0/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 4051 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_nios2:nios2\|W_rf_wren " "Destination node DE_0:b2v_u0\|DE_0_nios2:nios2\|W_rf_wren" {  } { { "DE_0/synthesis/submodules/DE_0_nios2.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_nios2.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_nios2:nios2|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 3088 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node DE_0:b2v_u0\|DE_0_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "DE_0/synthesis/submodules/DE_0_sdram_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/DE_0_sdram_controller.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node DE_0:b2v_u0\|DE_0_nios2:nios2\|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci\|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|DE_0_nios2:nios2|DE_0_nios2_nios2_oci:the_DE_0_nios2_nios2_oci|DE_0_nios2_nios2_oci_debug:the_DE_0_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 5802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807387 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1584098807387 ""}  } { { "DE_0/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/sdram_2/DE_0/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE_0:b2v_u0|de_0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584098807387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584098807388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807388 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1584098807388 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8092 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584098807388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584098807389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 8346 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1584098807389 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1584098807389 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 0 { 0 ""} 0 7985 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584098807389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1584098807854 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584098807859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584098807859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584098807863 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1584098808252 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1584098808252 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1584098808252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584098808254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1584098808258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1584098808258 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1584098808262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1584098808735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1584098808740 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1584098808740 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1584098808740 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1584098808740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1584098808740 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|pll1 clk\[1\] c1~output " "PLL \"sram_clk:b2v_inst\|altpll:altpll_component\|sram_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"c1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sram_clk_altpll.v" "" { Text "D:/QuartusProject/sdram_2/db/sram_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sram_clk/sram_clk.vhd" "" { Text "D:/QuartusProject/sdram_2/sram_clk/sram_clk.vhd" 141 0 0 } } { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 75 0 0 } } { "sdram_DE0.vhd" "" { Text "D:/QuartusProject/sdram_2/sdram_DE0.vhd" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1584098808815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584098808859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1584098809560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584098810126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1584098810147 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1584098811005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584098811005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1584098811581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "D:/QuartusProject/sdram_2/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1584098812963 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1584098812963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584098813390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1584098813392 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1584098813392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1584098813392 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1584098813474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584098813507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584098813913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584098813942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584098814402 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584098815107 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1584098815788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/sdram_2/output_files/sdram.fit.smsg " "Generated suppressed messages file D:/QuartusProject/sdram_2/output_files/sdram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1584098816063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5461 " "Peak virtual memory: 5461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584098816867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:56:56 2020 " "Processing ended: Fri Mar 13 16:56:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584098816867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584098816867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584098816867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1584098816867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1584098818052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584098818053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:56:57 2020 " "Processing started: Fri Mar 13 16:56:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584098818053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1584098818053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram -c sdram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1584098818053 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1584098818990 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1584098819009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584098819334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:56:59 2020 " "Processing ended: Fri Mar 13 16:56:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584098819334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584098819334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584098819334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1584098819334 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1584098819929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1584098820634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584098820635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:57:00 2020 " "Processing started: Fri Mar 13 16:57:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584098820635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584098820635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram -c sdram " "Command: quartus_sta sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584098820635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1584098820777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1584098821082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584098821083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584098821127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584098821128 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1584098821450 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1584098821450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE_0/synthesis/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'DE_0/synthesis/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1584098821473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE_0/synthesis/submodules/DE_0_nios2.sdc " "Synopsys Design Constraints File file not found: 'DE_0/synthesis/submodules/DE_0_nios2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1584098821473 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram.out.sdc " "Reading SDC File: 'sdram.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1584098821473 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1584098821474 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reserved_tck " "Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1584098821482 "|sdram_DE0|altera_reserved_tck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821592 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821592 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821592 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1584098821593 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1584098821593 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1584098821594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1584098821611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.260 " "Worst-case setup slack is 10.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.260         0.000 altera_reserved_tck  " "   10.260         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098821656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 altera_reserved_tck  " "    0.314         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098821665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.614 " "Worst-case recovery slack is 16.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.614         0.000 altera_reserved_tck  " "   16.614         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098821670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889         0.000 altera_reserved_tck  " "    0.889         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098821675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.560 " "Worst-case minimum pulse width slack is 9.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560         0.000 altera_reserved_tck  " "    9.560         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098821678 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.378 ns " "Worst Case Available Settling Time: 38.378 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098821790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1584098821796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1584098821822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1584098822279 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reserved_tck " "Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1584098822425 "|sdram_DE0|altera_reserved_tck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822430 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822430 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822430 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1584098822430 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1584098822430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.325 " "Worst-case setup slack is 11.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.325         0.000 altera_reserved_tck  " "   11.325         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 altera_reserved_tck  " "    0.304         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.975 " "Worst-case recovery slack is 16.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.975         0.000 altera_reserved_tck  " "   16.975         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.801 " "Worst-case removal slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801         0.000 altera_reserved_tck  " "    0.801         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.523 " "Worst-case minimum pulse width slack is 9.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.523         0.000 altera_reserved_tck  " "    9.523         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822483 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.562 ns " "Worst Case Available Settling Time: 38.562 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822585 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1584098822592 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reserved_tck " "Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1584098822756 "|sdram_DE0|altera_reserved_tck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822761 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822761 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822761 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1584098822761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1584098822761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.141 " "Worst-case setup slack is 14.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.141         0.000 altera_reserved_tck  " "   14.141         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 altera_reserved_tck  " "    0.156         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.036 " "Worst-case recovery slack is 18.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.036         0.000 altera_reserved_tck  " "   18.036         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486         0.000 altera_reserved_tck  " "    0.486         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.331 " "Worst-case minimum pulse width slack is 9.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.331         0.000 altera_reserved_tck  " "    9.331         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584098822804 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.115 ns " "Worst Case Available Settling Time: 39.115 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1584098822954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1584098823138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1584098823138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584098823277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:57:03 2020 " "Processing ended: Fri Mar 13 16:57:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584098823277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584098823277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584098823277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584098823277 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 184 s " "Quartus II Full Compilation was successful. 0 errors, 184 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584098824019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584098842828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584098842828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:57:22 2020 " "Processing started: Fri Mar 13 16:57:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584098842828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584098842828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp sdram -c sdram --netlist_type=sgate " "Command: quartus_rpp sdram -c sdram --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584098842828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4510 " "Peak virtual memory: 4510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584098844107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:57:24 2020 " "Processing ended: Fri Mar 13 16:57:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584098844107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584098844107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584098844107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584098844107 ""}
