Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Aug  9 13:43:39 2022
| Host         : f763bbc2df5e running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file tutorial_wrapper_timing_summary_routed.rpt -pb tutorial_wrapper_timing_summary_routed.pb -rpx tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.748        0.000                      0                14801        0.020        0.000                      0                14801        3.750        0.000                       0                  5625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.126        0.000                      0                 2578        0.043        0.000                      0                 2578        3.750        0.000                       0                   743  
clk_fpga_1          0.748        0.000                      0                12127        0.020        0.000                      0                12127        3.750        0.000                       0                  4882  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          4.490        0.000                      0                  241        0.048        0.000                      0                  241  
clk_fpga_0    clk_fpga_1          1.358        0.000                      0                   84        0.024        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               6.541        0.000                      0                   96        0.533        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[13]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.227ns  (logic 0.583ns (9.363%)  route 5.644ns (90.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.377    14.189    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/clkA
    SLICE_X16Y42         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/out_data_reg[9]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg/RSTP
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.466ns  (logic 0.583ns (9.016%)  route 5.883ns (90.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 17.847 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.616    14.428    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg_0
    DSP48_X1Y16          DSP48E1                                      r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668    17.847    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/lopt
    DSP48_X1Y16          DSP48E1                                      r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    18.076    
                         clock uncertainty           -0.154    17.922    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347    17.575    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.205ns  (logic 0.583ns (9.396%)  route 5.622ns (90.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.355    14.167    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_valid_reg_1
    SLICE_X18Y41         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/clkA
    SLICE_X18Y41         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X18Y41         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        6.205ns  (logic 0.583ns (9.396%)  route 5.622ns (90.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 17.758 - 15.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.267     9.688    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/temp_i_1/O
                         net (fo=326, routed)         4.355    14.167    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_valid_reg_1
    SLICE_X18Y41         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.579    17.758    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/clkA
    SLICE_X18Y41         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230    17.988    
                         clock uncertainty           -0.154    17.834    
    SLICE_X18Y41         FDRE (Setup_fdre_C_R)       -0.519    17.315    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  3.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/out_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.396ns  (logic 0.167ns (42.207%)  route 0.229ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 6.197 - 5.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 5.895 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.559     5.895    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/clkA
    SLICE_X34Y52         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/out_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.167     6.062 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/out_data_reg[14]/Q
                         net (fo=1, routed)           0.229     6.290    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/Q[14]
    SLICE_X32Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.831     6.197    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/clkA
    SLICE_X32Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.030     6.167    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.080     6.247    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.247    
                         arrival time                           6.290    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.670%)  route 0.242ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X37Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.146     6.039 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/Q
                         net (fo=29, routed)          0.242     6.280    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/ADDRD0
    SLICE_X36Y50         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.906    
    SLICE_X36Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/out_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.167ns (40.082%)  route 0.250ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 6.196 - 5.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 5.895 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.559     5.895    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/clkA
    SLICE_X34Y52         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/out_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.167     6.062 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/out_data_reg[11]/Q
                         net (fo=1, routed)           0.250     6.311    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/Q[11]
    SLICE_X32Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.830     6.196    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/clkA
    SLICE_X32Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.030     6.166    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.080     6.246    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/internal_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.246    
                         arrival time                           6.311    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[1].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[3].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y18   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[3].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y23   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y24   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[1].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y16   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y20   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y46  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y46  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y49  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y50  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.008ns  (logic 1.124ns (28.047%)  route 2.884ns (71.953%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 7.935 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.641     7.935    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X38Y68         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.524     8.459 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_reg/Q
                         net (fo=2, routed)           0.851     9.310    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_reg_n_0
    SLICE_X38Y68         LUT2 (Prop_lut2_I1_O)        0.148     9.458 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TVALID_INST_0/O
                         net (fo=2, routed)           0.728    10.186    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X46Y75         LUT5 (Prop_lut5_I1_O)        0.328    10.514 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.584    11.098    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.222 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=2, routed)           0.720    11.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X39Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X39Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)       -0.061    12.691    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 2.713ns (31.501%)  route 5.899ns (68.499%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.774     3.068    tutorial_i/processing_system7_0/inst/S_AXI_ACP_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIACPACLK_SAXIACPWREADY)
                                                      1.387     4.455 r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPWREADY
                         net (fo=3, routed)           1.621     6.076    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.228 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.460     6.688    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.326     7.014 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.292     7.305    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.429 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.577     8.006    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.130 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.552     8.682    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.806 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2/O
                         net (fo=8, routed)           1.159     9.965    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2_n_0
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.150    10.115 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.608    10.724    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.326    11.050 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.630    11.680    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.510    12.689    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X27Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.594    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 2.713ns (31.501%)  route 5.899ns (68.499%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.774     3.068    tutorial_i/processing_system7_0/inst/S_AXI_ACP_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIACPACLK_SAXIACPWREADY)
                                                      1.387     4.455 r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPWREADY
                         net (fo=3, routed)           1.621     6.076    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.228 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.460     6.688    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.326     7.014 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.292     7.305    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.429 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.577     8.006    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.130 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.552     8.682    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.806 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2/O
                         net (fo=8, routed)           1.159     9.965    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2_n_0
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.150    10.115 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.608    10.724    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.326    11.050 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.630    11.680    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.510    12.689    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X27Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.594    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 2.713ns (31.501%)  route 5.899ns (68.499%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.774     3.068    tutorial_i/processing_system7_0/inst/S_AXI_ACP_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIACPACLK_SAXIACPWREADY)
                                                      1.387     4.455 r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPWREADY
                         net (fo=3, routed)           1.621     6.076    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.228 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.460     6.688    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.326     7.014 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.292     7.305    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.429 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.577     8.006    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.130 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.552     8.682    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.806 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2/O
                         net (fo=8, routed)           1.159     9.965    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2_n_0
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.150    10.115 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.608    10.724    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.326    11.050 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.630    11.680    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.510    12.689    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X27Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.594    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 2.713ns (31.501%)  route 5.899ns (68.499%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.774     3.068    tutorial_i/processing_system7_0/inst/S_AXI_ACP_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIACPACLK_SAXIACPWREADY)
                                                      1.387     4.455 r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPWREADY
                         net (fo=3, routed)           1.621     6.076    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.228 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.460     6.688    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.326     7.014 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.292     7.305    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.429 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.577     8.006    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.130 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.552     8.682    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.806 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2/O
                         net (fo=8, routed)           1.159     9.965    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2_n_0
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.150    10.115 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.608    10.724    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.326    11.050 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.630    11.680    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.510    12.689    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X27Y80         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X27Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.594    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.456ns (12.797%)  route 3.107ns (87.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.634     2.928    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X39Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=106, routed)         3.107     6.491    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X34Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.497     7.676    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X34Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.791    
                         clock uncertainty           -0.154     7.637    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.164     7.473    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.456ns (12.797%)  route 3.107ns (87.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.634     2.928    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X39Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=106, routed)         3.107     6.491    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X34Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.497     7.676    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X34Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.791    
                         clock uncertainty           -0.154     7.637    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.164     7.473    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][2]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.456ns (12.797%)  route 3.107ns (87.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.634     2.928    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X39Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=106, routed)         3.107     6.491    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X34Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.497     7.676    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X34Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.791    
                         clock uncertainty           -0.154     7.637    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.164     7.473    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_read_addr_D_reg[1][3]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 2.713ns (31.871%)  route 5.799ns (68.129%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.774     3.068    tutorial_i/processing_system7_0/inst/S_AXI_ACP_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIACPACLK_SAXIACPWREADY)
                                                      1.387     4.455 r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPWREADY
                         net (fo=3, routed)           1.621     6.076    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.228 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.460     6.688    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.326     7.014 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.292     7.305    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.429 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.577     8.006    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.130 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.552     8.682    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.806 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2/O
                         net (fo=8, routed)           1.159     9.965    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2_n_0
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.150    10.115 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.608    10.724    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.326    11.050 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.530    11.580    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.514    12.693    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X28Y79         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y79         FDRE (Setup_fdre_C_CE)      -0.205    12.563    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 2.713ns (31.871%)  route 5.799ns (68.129%))
  Logic Levels:           7  (LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.774     3.068    tutorial_i/processing_system7_0/inst/S_AXI_ACP_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIACPACLK_SAXIACPWREADY)
                                                      1.387     4.455 r  tutorial_i/processing_system7_0/inst/PS7_i/SAXIACPWREADY
                         net (fo=3, routed)           1.621     6.076    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.152     6.228 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.460     6.688    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.326     7.014 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.292     7.305    tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.429 r  tutorial_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.577     8.006    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.130 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.552     8.682    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124     8.806 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2/O
                         net (fo=8, routed)           1.159     9.965    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2_n_0
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.150    10.115 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.608    10.724    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.326    11.050 r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.530    11.580    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.514    12.693    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X28Y79         FDRE                                         r  tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y79         FDRE (Setup_fdre_C_CE)      -0.205    12.563    tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.112    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X50Y79         RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.092    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.154    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.132    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.543     0.879    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.154    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.809     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X50Y79         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.892    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.132    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y88    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y90    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y90    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y88    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y80    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y80    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y80    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.579ns  (logic 0.707ns (15.439%)  route 3.872ns (84.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 17.704 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.603    11.822    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.946 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.626    12.572    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.525    17.704    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.704    
                         clock uncertainty           -0.215    17.489    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.426    17.063    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.579ns  (logic 0.707ns (15.439%)  route 3.872ns (84.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 17.704 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.603    11.822    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.946 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.626    12.572    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.525    17.704    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.704    
                         clock uncertainty           -0.215    17.489    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.426    17.063    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.579ns  (logic 0.707ns (15.439%)  route 3.872ns (84.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 17.704 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.603    11.822    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.946 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.626    12.572    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.525    17.704    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.704    
                         clock uncertainty           -0.215    17.489    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.426    17.063    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.579ns  (logic 0.707ns (15.439%)  route 3.872ns (84.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 17.704 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.603    11.822    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.946 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.626    12.572    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.525    17.704    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X28Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.704    
                         clock uncertainty           -0.215    17.489    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.426    17.063    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.384ns  (logic 0.707ns (16.126%)  route 3.677ns (83.874%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 17.751 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.412    11.632    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.622    12.377    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.572    17.751    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.751    
                         clock uncertainty           -0.215    17.536    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.426    17.110    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.384ns  (logic 0.707ns (16.126%)  route 3.677ns (83.874%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 17.751 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.412    11.632    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.622    12.377    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.572    17.751    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.751    
                         clock uncertainty           -0.215    17.536    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.426    17.110    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.384ns  (logic 0.707ns (16.126%)  route 3.677ns (83.874%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 17.751 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.412    11.632    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.622    12.377    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.572    17.751    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.751    
                         clock uncertainty           -0.215    17.536    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.426    17.110    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][2]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.384ns  (logic 0.707ns (16.126%)  route 3.677ns (83.874%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 17.751 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.412    11.632    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.622    12.377    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.572    17.751    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X31Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.751    
                         clock uncertainty           -0.215    17.536    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.426    17.110    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][3]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.167ns  (logic 0.707ns (16.966%)  route 3.460ns (83.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 17.751 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.236    11.455    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.581    12.160    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.572    17.751    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X28Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.751    
                         clock uncertainty           -0.215    17.536    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.426    17.110    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.167ns  (logic 0.707ns (16.966%)  route 3.460ns (83.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 17.751 - 15.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 7.993 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.699     7.993    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X29Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.459     8.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=8, routed)           1.644    10.096    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.220 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3/O
                         net (fo=4, routed)           1.236    11.455    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_3_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.581    12.160    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.572    17.751    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/clkA
    SLICE_X28Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.751    
                         clock uncertainty           -0.215    17.536    
    SLICE_X28Y48         FDRE (Setup_fdre_C_R)       -0.426    17.110    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.391ns (60.581%)  route 0.254ns (39.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 6.195 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y52         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.284 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.254     6.538    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/ram_A[0].reg_banked_data_A_reg[0][7][3]
    SLICE_X36Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.829     6.195    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X36Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.195    
                         clock uncertainty            0.215     6.410    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.080     6.490    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.490    
                         arrival time                           6.538    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.639ns  (logic 0.389ns (60.862%)  route 0.250ns (39.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 6.196 - 5.000 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 5.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.562     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y44         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.286 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.250     6.537    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/ram_B[2].reg_banked_data_B_reg[2][7][5]
    SLICE_X35Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.830     6.196    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/clkA
    SLICE_X35Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.196    
                         clock uncertainty            0.215     6.411    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.073     6.484    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           6.537    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.659ns  (logic 0.481ns (72.952%)  route 0.178ns (27.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 6.197 - 5.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 5.899 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.563     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/WCLK
    SLICE_X36Y48         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.379 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.178     6.558    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/ram_A[3].reg_banked_data_A_reg[3][7][7]
    SLICE_X35Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.831     6.197    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X35Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.197    
                         clock uncertainty            0.215     6.412    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.085     6.497    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.497    
                         arrival time                           6.558    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.481ns (74.624%)  route 0.164ns (25.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 6.195 - 5.000 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 5.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.562     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y43         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.378 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.164     6.542    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB0[1]
    SLICE_X36Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.829     6.195    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/clkA
    SLICE_X36Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.195    
                         clock uncertainty            0.215     6.410    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.068     6.478    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.478    
                         arrival time                           6.542    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.594ns  (logic 0.393ns (66.129%)  route 0.201ns (33.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 6.197 - 5.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 5.899 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.563     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X36Y47         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.292 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMC/O
                         net (fo=2, routed)           0.201     6.493    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/ram_A[3].reg_banked_data_A_reg[3][7][4]
    SLICE_X35Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.831     6.197    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X35Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.197    
                         clock uncertainty            0.215     6.412    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.014     6.426    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.426    
                         arrival time                           6.493    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.670ns  (logic 0.481ns (71.833%)  route 0.189ns (28.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 6.196 - 5.000 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 5.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.562     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y44         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.378 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.189     6.567    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB0[7]
    SLICE_X35Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.830     6.196    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/clkA
    SLICE_X35Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.196    
                         clock uncertainty            0.215     6.411    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.085     6.496    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.496    
                         arrival time                           6.567    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.575ns  (logic 0.397ns (69.039%)  route 0.178ns (30.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 6.197 - 5.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 5.899 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.563     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X36Y47         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.295 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_15_0_5/RAMB/O
                         net (fo=2, routed)           0.178     6.474    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/ram_A[3].reg_banked_data_A_reg[3][7][2]
    SLICE_X35Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.831     6.197    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/clkA
    SLICE_X35Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.197    
                         clock uncertainty            0.215     6.412    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)        -0.019     6.393    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.393    
                         arrival time                           6.474    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.612ns  (logic 0.393ns (64.214%)  route 0.219ns (35.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 6.196 - 5.000 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 5.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.562     5.898    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y43         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.291 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=2, routed)           0.219     6.510    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB0[4]
    SLICE_X35Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.830     6.196    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/clkA
    SLICE_X35Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.196    
                         clock uncertainty            0.215     6.411    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.014     6.425    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[0].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.510    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.646ns  (logic 0.393ns (60.859%)  route 0.253ns (39.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 6.195 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y52         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.286 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC/O
                         net (fo=2, routed)           0.253     6.538    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/ram_A[0].reg_banked_data_A_reg[0][7][4]
    SLICE_X36Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.829     6.195    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X36Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.195    
                         clock uncertainty            0.215     6.410    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.012     6.422    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.422    
                         arrival time                           6.538    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.692ns  (logic 0.389ns (56.186%)  route 0.303ns (43.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 6.196 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y52         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.282 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.303     6.585    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/ram_A[0].reg_banked_data_A_reg[0][7][5]
    SLICE_X35Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.830     6.196    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/clkA
    SLICE_X35Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.196    
                         clock uncertainty            0.215     6.411    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.054     6.465    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.465    
                         arrival time                           6.585    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.028ns  (logic 0.707ns (23.349%)  route 2.321ns (76.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.406     9.827    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.951 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.433    10.384    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.508 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.482    10.990    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X43Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.465    12.644    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X43Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.215    12.429    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.081    12.348    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.942ns  (logic 0.707ns (24.028%)  route 2.235ns (75.972%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.255     9.676    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axis_mm2s_tready
    SLICE_X44Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.800 f  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_m_valid_dup_i_2/O
                         net (fo=1, routed)           0.447    10.247    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_set
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    10.371 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.533    10.904    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X43Y75         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.067    12.359    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.922ns  (logic 0.707ns (24.192%)  route 2.215ns (75.808%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.255     9.676    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axis_mm2s_tready
    SLICE_X44Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.800 f  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_m_valid_dup_i_2/O
                         net (fo=1, routed)           0.447    10.247    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_set
    SLICE_X43Y76         LUT5 (Prop_lut5_I0_O)        0.124    10.371 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.513    10.884    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X43Y75         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.081    12.345    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.707ns (24.480%)  route 2.181ns (75.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.406     9.827    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.951 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.433    10.384    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.508 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.342    10.850    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X43Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.465    12.644    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X43Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.215    12.429    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.067    12.362    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.631ns  (logic 0.583ns (22.161%)  route 2.048ns (77.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.467     9.888    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.012 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.581    10.593    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X39Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X39Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.221    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.631ns  (logic 0.583ns (22.161%)  route 2.048ns (77.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.467     9.888    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.012 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.581    10.593    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X39Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X39Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.221    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.583ns (23.879%)  route 1.858ns (76.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.467     9.888    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.012 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.392    10.403    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X38Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X38Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X38Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.257    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.583ns (23.879%)  route 1.858ns (76.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.467     9.888    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.012 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.392    10.403    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X38Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X38Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X38Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.257    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.384ns  (logic 0.583ns (24.454%)  route 1.801ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.467     9.888    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.012 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.334    10.346    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X36Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X36Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X36Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.257    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.384ns  (logic 0.583ns (24.454%)  route 1.801ns (75.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 7.962 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         1.668     7.962    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/clkA
    SLICE_X48Y48         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.459     8.421 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=49, routed)          1.467     9.888    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.012 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.334    10.346    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X36Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X36Y74         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X36Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.257    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.554ns  (logic 0.495ns (89.351%)  route 0.059ns (10.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 6.210 - 5.000 ) 
    Source Clock Delay      (SCD):    0.912ns = ( 5.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.576     5.912    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X30Y56         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495     6.407 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.059     6.466    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB0__3[6]
    SLICE_X31Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.844     6.210    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X31Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.210    
                         clock uncertainty            0.215     6.425    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.017     6.442    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.442    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.391ns (62.538%)  route 0.234ns (37.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X26Y48         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.318 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.234     6.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB0__2[9]
    SLICE_X29Y51         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.845     6.211    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X29Y51         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.211    
                         clock uncertainty            0.215     6.426    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.085     6.511    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.511    
                         arrival time                           6.553    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.619ns  (logic 0.391ns (63.169%)  route 0.228ns (36.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X26Y49         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.318 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.228     6.546    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB0__2[15]
    SLICE_X28Y51         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.845     6.211    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/CLK
    SLICE_X28Y51         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.211    
                         clock uncertainty            0.215     6.426    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.077     6.503    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           6.546    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.618ns  (logic 0.391ns (63.256%)  route 0.227ns (36.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 6.192 - 5.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 5.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.565     5.900    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X34Y49         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.291 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.227     6.519    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__0[9]
    SLICE_X34Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.826     6.192    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X34Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.215     6.407    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.068     6.475    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.475    
                         arrival time                           6.519    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.569ns  (logic 0.393ns (69.117%)  route 0.176ns (30.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 6.225 - 5.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 5.925 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.590     5.925    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y46         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.319 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.176     6.494    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB0__1[4]
    SLICE_X31Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.859     6.225    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X31Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.225    
                         clock uncertainty            0.215     6.440    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.009     6.449    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.449    
                         arrival time                           6.494    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.551ns  (logic 0.393ns (71.301%)  route 0.158ns (28.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 6.210 - 5.000 ) 
    Source Clock Delay      (SCD):    0.912ns = ( 5.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.576     5.912    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X30Y56         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.305 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.158     6.463    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB0__3[10]
    SLICE_X29Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.844     6.210    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X29Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.210    
                         clock uncertainty            0.215     6.425    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)        -0.015     6.410    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.410    
                         arrival time                           6.463    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.481ns (74.552%)  route 0.164ns (25.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.557     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X36Y50         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.374 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.164     6.538    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__0[13]
    SLICE_X37Y51         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X37Y51         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.191    
                         clock uncertainty            0.215     6.406    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.073     6.479    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.479    
                         arrival time                           6.538    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.560ns  (logic 0.397ns (70.886%)  route 0.163ns (29.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 6.210 - 5.000 ) 
    Source Clock Delay      (SCD):    0.911ns = ( 5.911 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.575     5.911    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X30Y57         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.308 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.163     6.471    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB0__3[14]
    SLICE_X31Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.844     6.210    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X31Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.210    
                         clock uncertainty            0.215     6.425    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)        -0.019     6.406    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.406    
                         arrival time                           6.471    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.579ns  (logic 0.397ns (68.612%)  route 0.182ns (31.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 5.925 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.590     5.925    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y46         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.322 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.182     6.504    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB0__1[2]
    SLICE_X30Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.845     6.211    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X30Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.211    
                         clock uncertainty            0.215     6.426    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)        -0.006     6.420    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.420    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.644ns  (logic 0.389ns (60.393%)  route 0.255ns (39.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.211 - 5.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 5.925 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=742, routed)         0.590     5.925    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y46         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.314 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.255     6.570    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB0__1[5]
    SLICE_X30Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.845     6.211    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X30Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.211    
                         clock uncertainty            0.215     6.426    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.057     6.483    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.483    
                         arrival time                           6.570    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.718ns (24.582%)  route 2.203ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.635     2.929    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.419     3.348 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.984     4.332    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299     4.631 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.219     5.850    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y76         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y76         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X38Y76         FDPE (Recov_fdpe_C_PRE)     -0.361    12.391    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.718ns (24.582%)  route 2.203ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.635     2.929    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.419     3.348 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.984     4.332    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299     4.631 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.219     5.850    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y76         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y76         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X38Y76         FDPE (Recov_fdpe_C_PRE)     -0.361    12.391    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.718ns (24.582%)  route 2.203ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.635     2.929    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.419     3.348 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.984     4.332    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299     4.631 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.219     5.850    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y76         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y76         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X38Y76         FDPE (Recov_fdpe_C_PRE)     -0.361    12.391    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.718ns (24.582%)  route 2.203ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.635     2.929    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.419     3.348 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.984     4.332    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299     4.631 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.219     5.850    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y76         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y76         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X39Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    12.393    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.718ns (24.582%)  route 2.203ns (75.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.635     2.929    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.419     3.348 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.984     4.332    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299     4.631 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.219     5.850    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y76         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y76         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X38Y76         FDPE (Recov_fdpe_C_PRE)     -0.319    12.433    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.718ns (25.489%)  route 2.099ns (74.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.635     2.929    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.419     3.348 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.984     4.332    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.299     4.631 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.115     5.746    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X36Y76         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.464    12.643    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y76         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X36Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.433    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.697     2.991    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y78         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.664     4.173    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X54Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.297 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.036     5.333    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.455    12.634    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.304    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.697     2.991    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y78         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.664     4.173    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X54Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.297 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.036     5.333    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.455    12.634    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.304    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.697     2.991    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y78         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.664     4.173    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X54Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.297 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.036     5.333    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.455    12.634    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.304    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.697     2.991    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y78         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518     3.509 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.664     4.173    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X54Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.297 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.036     5.333    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        1.455    12.634    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.304    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  6.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.269%)  route 0.253ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.135     1.362    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y78         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.812     1.178    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y78         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.896    
    SLICE_X46Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.829    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.269%)  route 0.253ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.135     1.362    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y78         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.812     1.178    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y78         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.896    
    SLICE_X46Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.825    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.269%)  route 0.253ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.135     1.362    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X46Y78         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.812     1.178    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X46Y78         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.896    
    SLICE_X46Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.825    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.269%)  route 0.253ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.135     1.362    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X46Y78         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.812     1.178    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X46Y78         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.282     0.896    
    SLICE_X46Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.825    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.269%)  route 0.253ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.135     1.362    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X47Y78         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.812     1.178    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X47Y78         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.896    
    SLICE_X47Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     0.801    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.269%)  route 0.253ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.135     1.362    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X47Y78         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.812     1.178    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X47Y78         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.282     0.896    
    SLICE_X47Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     0.801    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.956%)  route 0.314ns (58.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.423    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.813     1.179    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X46Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.956%)  route 0.314ns (58.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.423    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.813     1.179    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X46Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.956%)  route 0.314ns (58.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.423    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X46Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.813     1.179    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X46Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.956%)  route 0.314ns (58.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.546     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y77         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDPE (Prop_fdpe_C_Q)         0.128     1.010 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.128    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.099     1.227 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.423    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X46Y79         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4883, routed)        0.813     1.179    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y79         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X46Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.593    





