$date
  Thu Nov 20 14:59:13 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_transceiverfsm $end
$var reg 1 ! baudclk $end
$var reg 1 " gclock $end
$var reg 1 # greset $end
$var reg 8 $ tdrdata[7:0] $end
$var reg 1 % tdre $end
$var reg 1 & loadflag $end
$var reg 1 ' shiftflag $end
$var reg 1 ( o_tx $end
$var reg 3 ) statedebug[2:0] $end
$var reg 1 * stop_baud_clock $end
$var reg 1 + stop_sys_clock $end
$scope module uut $end
$var reg 1 , baudclk $end
$var reg 1 - gclock $end
$var reg 1 . greset $end
$var reg 8 / tdrdata[7:0] $end
$var reg 1 0 tdre $end
$var reg 1 1 loadflag $end
$var reg 1 2 shiftflag $end
$var reg 1 3 o_tx $end
$var reg 3 4 statedebug[2:0] $end
$var reg 1 5 resetcount $end
$var reg 1 6 shiften $end
$var reg 1 7 loaden $end
$var reg 1 8 txout $end
$var reg 1 9 c8flag $end
$var reg 1 : tsrf $end
$var reg 1 ; txd $end
$var reg 8 < tsrdata[7:0] $end
$var reg 4 = eight[3:0] $end
$var reg 4 > datacount[3:0] $end
$var reg 1 ? tsrenable $end
$var reg 1 @ shiften_delayed $end
$var reg 3 A internalstate[2:0] $end
$var reg 1 B startbit $end
$var reg 1 C isstartstate $end
$var reg 1 D txbitmuxed $end
$scope module delayshift $end
$var reg 1 E i_resetbar $end
$var reg 1 F i_d $end
$var reg 1 G i_enable $end
$var reg 1 H i_clock $end
$var reg 1 I o_q $end
$var reg 1 J o_qbar $end
$var reg 1 K int_q $end
$upscope $end
$scope module fsm $end
$var reg 1 L tdre $end
$var reg 1 M tsrf $end
$var reg 1 N txd $end
$var reg 1 O c8 $end
$var reg 1 P g_clock $end
$var reg 1 Q g_reset $end
$var reg 1 R resetcount $end
$var reg 1 S shiften $end
$var reg 1 T loaden $end
$var reg 1 U txout $end
$var reg 3 V stateout[2:0] $end
$var reg 1 W w $end
$var reg 1 X y2 $end
$var reg 1 Y y1 $end
$var reg 1 Z y0 $end
$var reg 1 [ n_w $end
$var reg 1 \ n_y2 $end
$var reg 1 ] n_y1 $end
$var reg 1 ^ n_y0 $end
$var reg 1 _ sa $end
$var reg 1 ` sb $end
$var reg 1 a sc $end
$var reg 1 b sd $end
$var reg 1 c se $end
$var reg 1 d i_d0 $end
$var reg 1 e i_d1 $end
$var reg 1 f i_d2 $end
$var reg 1 g resetcountsignal $end
$scope module dff_y2 $end
$var reg 1 h i_resetbar $end
$var reg 1 i i_d $end
$var reg 1 j i_enable $end
$var reg 1 k i_clock $end
$var reg 1 l o_q $end
$var reg 1 m o_qbar $end
$var reg 1 n int_q $end
$upscope $end
$scope module dff_y1 $end
$var reg 1 o i_resetbar $end
$var reg 1 p i_d $end
$var reg 1 q i_enable $end
$var reg 1 r i_clock $end
$var reg 1 s o_q $end
$var reg 1 t o_qbar $end
$var reg 1 u int_q $end
$upscope $end
$scope module dff_y0 $end
$var reg 1 v i_resetbar $end
$var reg 1 w i_d $end
$var reg 1 x i_enable $end
$var reg 1 y i_clock $end
$var reg 1 z o_q $end
$var reg 1 { o_qbar $end
$var reg 1 | int_q $end
$upscope $end
$scope module dff_resetcount $end
$var reg 1 } i_resetbar $end
$var reg 1 !" i_d $end
$var reg 1 "" i_enable $end
$var reg 1 #" i_clock $end
$var reg 1 $" o_q $end
$var reg 1 %" o_qbar $end
$var reg 1 &" int_q $end
$upscope $end
$upscope $end
$scope module startbitmux $end
$var reg 1 '" s $end
$var reg 1 (" x0 $end
$var reg 1 )" x1 $end
$var reg 1 *" y $end
$var reg 1 +" not_s $end
$var reg 1 ," selx0 $end
$var reg 1 -" selx1 $end
$upscope $end
$scope module txmux $end
$var reg 1 ." s $end
$var reg 1 /" x0 $end
$var reg 1 0" x1 $end
$var reg 1 1" y $end
$var reg 1 2" not_s $end
$var reg 1 3" selx0 $end
$var reg 1 4" selx1 $end
$upscope $end
$scope module tsr $end
$var reg 1 5" i_resetbar $end
$var reg 1 6" i_load $end
$var reg 1 7" i_enable $end
$var reg 1 8" i_clock $end
$var reg 8 9" i_loadvalue[7:0] $end
$var reg 1 :" i_shiftin $end
$var reg 8 ;" o_value[7:0] $end
$var reg 1 <" o_shiftout $end
$var reg 8 =" int_value[7:0] $end
$var reg 8 >" int_notvalue[7:0] $end
$var reg 8 ?" int_muxout[7:0] $end
$scope module mux_msb $end
$var reg 1 @" s $end
$var reg 1 A" x0 $end
$var reg 1 B" x1 $end
$var reg 1 C" y $end
$var reg 1 D" not_s $end
$var reg 1 E" selx0 $end
$var reg 1 F" selx1 $end
$upscope $end
$scope module ff_msb $end
$var reg 1 G" i_resetbar $end
$var reg 1 H" i_d $end
$var reg 1 I" i_enable $end
$var reg 1 J" i_clock $end
$var reg 1 K" o_q $end
$var reg 1 L" o_qbar $end
$var reg 1 M" int_q $end
$upscope $end
$scope module gen_shift(0) $end
$scope module mux_bit $end
$var reg 1 N" s $end
$var reg 1 O" x0 $end
$var reg 1 P" x1 $end
$var reg 1 Q" y $end
$var reg 1 R" not_s $end
$var reg 1 S" selx0 $end
$var reg 1 T" selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 U" i_resetbar $end
$var reg 1 V" i_d $end
$var reg 1 W" i_enable $end
$var reg 1 X" i_clock $end
$var reg 1 Y" o_q $end
$var reg 1 Z" o_qbar $end
$var reg 1 [" int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(1) $end
$scope module mux_bit $end
$var reg 1 \" s $end
$var reg 1 ]" x0 $end
$var reg 1 ^" x1 $end
$var reg 1 _" y $end
$var reg 1 `" not_s $end
$var reg 1 a" selx0 $end
$var reg 1 b" selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 c" i_resetbar $end
$var reg 1 d" i_d $end
$var reg 1 e" i_enable $end
$var reg 1 f" i_clock $end
$var reg 1 g" o_q $end
$var reg 1 h" o_qbar $end
$var reg 1 i" int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(2) $end
$scope module mux_bit $end
$var reg 1 j" s $end
$var reg 1 k" x0 $end
$var reg 1 l" x1 $end
$var reg 1 m" y $end
$var reg 1 n" not_s $end
$var reg 1 o" selx0 $end
$var reg 1 p" selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 q" i_resetbar $end
$var reg 1 r" i_d $end
$var reg 1 s" i_enable $end
$var reg 1 t" i_clock $end
$var reg 1 u" o_q $end
$var reg 1 v" o_qbar $end
$var reg 1 w" int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(3) $end
$scope module mux_bit $end
$var reg 1 x" s $end
$var reg 1 y" x0 $end
$var reg 1 z" x1 $end
$var reg 1 {" y $end
$var reg 1 |" not_s $end
$var reg 1 }" selx0 $end
$var reg 1 !# selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 "# i_resetbar $end
$var reg 1 ## i_d $end
$var reg 1 $# i_enable $end
$var reg 1 %# i_clock $end
$var reg 1 &# o_q $end
$var reg 1 '# o_qbar $end
$var reg 1 (# int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(4) $end
$scope module mux_bit $end
$var reg 1 )# s $end
$var reg 1 *# x0 $end
$var reg 1 +# x1 $end
$var reg 1 ,# y $end
$var reg 1 -# not_s $end
$var reg 1 .# selx0 $end
$var reg 1 /# selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 0# i_resetbar $end
$var reg 1 1# i_d $end
$var reg 1 2# i_enable $end
$var reg 1 3# i_clock $end
$var reg 1 4# o_q $end
$var reg 1 5# o_qbar $end
$var reg 1 6# int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(5) $end
$scope module mux_bit $end
$var reg 1 7# s $end
$var reg 1 8# x0 $end
$var reg 1 9# x1 $end
$var reg 1 :# y $end
$var reg 1 ;# not_s $end
$var reg 1 <# selx0 $end
$var reg 1 =# selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 ># i_resetbar $end
$var reg 1 ?# i_d $end
$var reg 1 @# i_enable $end
$var reg 1 A# i_clock $end
$var reg 1 B# o_q $end
$var reg 1 C# o_qbar $end
$var reg 1 D# int_q $end
$upscope $end
$upscope $end
$scope module gen_shift(6) $end
$scope module mux_bit $end
$var reg 1 E# s $end
$var reg 1 F# x0 $end
$var reg 1 G# x1 $end
$var reg 1 H# y $end
$var reg 1 I# not_s $end
$var reg 1 J# selx0 $end
$var reg 1 K# selx1 $end
$upscope $end
$scope module ff_bit $end
$var reg 1 L# i_resetbar $end
$var reg 1 M# i_d $end
$var reg 1 N# i_enable $end
$var reg 1 O# i_clock $end
$var reg 1 P# o_q $end
$var reg 1 Q# o_qbar $end
$var reg 1 R# int_q $end
$upscope $end
$upscope $end
$upscope $end
$scope module datacounter $end
$var reg 1 S# i_resetbar $end
$var reg 1 T# i_resetcount $end
$var reg 1 U# i_load $end
$var reg 1 V# i_clock $end
$var reg 4 W# o_value[3:0] $end
$var reg 4 X# int_q[3:0] $end
$var reg 4 Y# int_qbar[3:0] $end
$var reg 4 Z# int_d[3:0] $end
$var reg 4 [# int_countval[3:0] $end
$var reg 4 \# int_carry[3:0] $end
$var reg 1 ]# int_zero $end
$scope module gen_increment(1) $end
$upscope $end
$scope module gen_increment(2) $end
$upscope $end
$scope module gen_increment(3) $end
$upscope $end
$scope module gen_mux(0) $end
$scope module mux $end
$var reg 1 ^# s $end
$var reg 1 _# x0 $end
$var reg 1 `# x1 $end
$var reg 1 a# y $end
$var reg 1 b# not_s $end
$var reg 1 c# selx0 $end
$var reg 1 d# selx1 $end
$upscope $end
$upscope $end
$scope module gen_mux(1) $end
$scope module mux $end
$var reg 1 e# s $end
$var reg 1 f# x0 $end
$var reg 1 g# x1 $end
$var reg 1 h# y $end
$var reg 1 i# not_s $end
$var reg 1 j# selx0 $end
$var reg 1 k# selx1 $end
$upscope $end
$upscope $end
$scope module gen_mux(2) $end
$scope module mux $end
$var reg 1 l# s $end
$var reg 1 m# x0 $end
$var reg 1 n# x1 $end
$var reg 1 o# y $end
$var reg 1 p# not_s $end
$var reg 1 q# selx0 $end
$var reg 1 r# selx1 $end
$upscope $end
$upscope $end
$scope module gen_mux(3) $end
$scope module mux $end
$var reg 1 s# s $end
$var reg 1 t# x0 $end
$var reg 1 u# x1 $end
$var reg 1 v# y $end
$var reg 1 w# not_s $end
$var reg 1 x# selx0 $end
$var reg 1 y# selx1 $end
$upscope $end
$upscope $end
$scope module counterff(0) $end
$scope module bff $end
$var reg 1 z# i_resetbar $end
$var reg 1 {# i_d $end
$var reg 1 |# i_enable $end
$var reg 1 }# i_clock $end
$var reg 1 !$ o_q $end
$var reg 1 "$ o_qbar $end
$var reg 1 #$ int_q $end
$upscope $end
$upscope $end
$scope module counterff(1) $end
$scope module bff $end
$var reg 1 $$ i_resetbar $end
$var reg 1 %$ i_d $end
$var reg 1 &$ i_enable $end
$var reg 1 '$ i_clock $end
$var reg 1 ($ o_q $end
$var reg 1 )$ o_qbar $end
$var reg 1 *$ int_q $end
$upscope $end
$upscope $end
$scope module counterff(2) $end
$scope module bff $end
$var reg 1 +$ i_resetbar $end
$var reg 1 ,$ i_d $end
$var reg 1 -$ i_enable $end
$var reg 1 .$ i_clock $end
$var reg 1 /$ o_q $end
$var reg 1 0$ o_qbar $end
$var reg 1 1$ int_q $end
$upscope $end
$upscope $end
$scope module counterff(3) $end
$scope module bff $end
$var reg 1 2$ i_resetbar $end
$var reg 1 3$ i_d $end
$var reg 1 4$ i_enable $end
$var reg 1 5$ i_clock $end
$var reg 1 6$ o_q $end
$var reg 1 7$ o_qbar $end
$var reg 1 8$ int_q $end
$upscope $end
$upscope $end
$upscope $end
$scope module datacomparator $end
$var reg 4 9$ i_ai[3:0] $end
$var reg 4 :$ i_bi[3:0] $end
$var reg 1 ;$ o_gt $end
$var reg 1 <$ o_lt $end
$var reg 1 =$ o_eq $end
$var reg 4 >$ n_lt[3:0] $end
$var reg 4 ?$ n_gt[3:0] $end
$scope module msbcomparator $end
$var reg 1 @$ i_gtprevious $end
$var reg 1 A$ i_ltprevious $end
$var reg 1 B$ i_ai $end
$var reg 1 C$ i_bi $end
$var reg 1 D$ o_gt $end
$var reg 1 E$ o_lt $end
$var reg 1 F$ int_gt1 $end
$var reg 1 G$ int_gt2 $end
$var reg 1 H$ int_lt1 $end
$var reg 1 I$ int_lt2 $end
$var reg 1 J$ int_gt $end
$var reg 1 K$ int_lt $end
$upscope $end
$scope module loop_comp(0) $end
$scope module n_comp $end
$var reg 1 L$ i_gtprevious $end
$var reg 1 M$ i_ltprevious $end
$var reg 1 N$ i_ai $end
$var reg 1 O$ i_bi $end
$var reg 1 P$ o_gt $end
$var reg 1 Q$ o_lt $end
$var reg 1 R$ int_gt1 $end
$var reg 1 S$ int_gt2 $end
$var reg 1 T$ int_lt1 $end
$var reg 1 U$ int_lt2 $end
$var reg 1 V$ int_gt $end
$var reg 1 W$ int_lt $end
$upscope $end
$upscope $end
$scope module loop_comp(1) $end
$scope module n_comp $end
$var reg 1 X$ i_gtprevious $end
$var reg 1 Y$ i_ltprevious $end
$var reg 1 Z$ i_ai $end
$var reg 1 [$ i_bi $end
$var reg 1 \$ o_gt $end
$var reg 1 ]$ o_lt $end
$var reg 1 ^$ int_gt1 $end
$var reg 1 _$ int_gt2 $end
$var reg 1 `$ int_lt1 $end
$var reg 1 a$ int_lt2 $end
$var reg 1 b$ int_gt $end
$var reg 1 c$ int_lt $end
$upscope $end
$upscope $end
$scope module loop_comp(2) $end
$scope module n_comp $end
$var reg 1 d$ i_gtprevious $end
$var reg 1 e$ i_ltprevious $end
$var reg 1 f$ i_ai $end
$var reg 1 g$ i_bi $end
$var reg 1 h$ o_gt $end
$var reg 1 i$ o_lt $end
$var reg 1 j$ int_gt1 $end
$var reg 1 k$ int_gt2 $end
$var reg 1 l$ int_lt1 $end
$var reg 1 m$ int_lt2 $end
$var reg 1 n$ int_gt $end
$var reg 1 o$ int_lt $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
b10101100 $
1%
0&
0'
1(
b000 )
0*
0+
0,
0-
0.
b10101100 /
10
01
02
13
b000 4
05
06
07
18
09
0:
0;
b00000000 <
b0111 =
b0000 >
0?
0@
b000 A
0B
0C
0D
0E
0F
1G
0H
0I
1J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
b000 V
0W
0X
0Y
0Z
1[
1\
1]
1^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
1m
0n
0o
0p
1q
0r
0s
1t
0u
0v
0w
1x
0y
0z
1{
0|
0}
0!"
1""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
1."
0/"
10"
11"
02"
03"
14"
05"
06"
07"
08"
b10101100 9"
0:"
b00000000 ;"
0<"
b00000000 ="
b11111111 >"
b00000000 ?"
0@"
0A"
1B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
1l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
1z"
0{"
1|"
0}"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
15#
06#
07#
08#
19#
0:#
1;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
1I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
b0000 W#
b0000 X#
b1111 Y#
b0001 Z#
b0001 [#
b0000 \#
0]#
0^#
1_#
0`#
1a#
1b#
1c#
0d#
0e#
0f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
1w#
0x#
0y#
0z#
1{#
0|#
0}#
0!$
1"$
0#$
0$$
0%$
0&$
0'$
0($
1)$
0*$
0+$
0,$
0-$
0.$
0/$
10$
01$
02$
03$
04$
05$
06$
17$
08$
b0000 9$
b0111 :$
0;$
1<$
0=$
b0111 >$
b0000 ?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
1M$
0N$
1O$
0P$
1Q$
0R$
0S$
0T$
1U$
0V$
1W$
0X$
1Y$
0Z$
1[$
0\$
1]$
0^$
0_$
0`$
1a$
0b$
1c$
0d$
0e$
0f$
1g$
0h$
1i$
0j$
0k$
1l$
0m$
0n$
1o$
#2500000
1"
1-
#5000000
0"
0-
#7500000
1"
1-
#10000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#12500000
1"
1-
#15000000
0"
0-
#17500000
1"
1-
#20000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#22500000
1"
1-
#25000000
0"
0-
#27500000
1"
1-
#30000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#32500000
1"
1-
#35000000
0"
0-
#37500000
1"
1-
#40000000
0!
0"
1#
0,
0-
1.
1E
0H
0P
1Q
1h
0k
1o
0r
1v
0y
1}
0#"
15"
08"
1G"
0J"
1U"
0X"
1c"
0f"
1q"
0t"
1"#
0%#
10#
03#
1>#
0A#
1L#
0O#
1S#
0V#
1z#
0}#
1$$
0'$
1+$
0.$
12$
05$
#42500000
1"
1-
#45000000
0"
0-
#47500000
1"
1-
#50000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#52500000
1"
1-
#55000000
0"
0-
#57500000
1"
1-
#60000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#62500000
1"
1-
#65000000
0"
0-
#67500000
1"
1-
#70000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#72500000
1"
1-
#75000000
0"
0-
#77500000
1"
1-
#80000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#82500000
1"
1-
#85000000
0"
0-
#87500000
1"
1-
#90000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#92500000
1"
1-
#95000000
0"
0-
#97500000
1"
1-
#100000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#101000000
0%
00
0L
1W
0[
1d
1w
#102500000
1"
1-
#105000000
0"
0-
#107500000
1"
1-
#110000000
1!
0"
1&
b001 )
1,
0-
11
b001 4
17
1:
1?
b001 A
1H
1M
1P
1T
b001 V
1W
1Z
0[
0^
0_
1`
0d
1e
1g
1k
1p
1r
0w
1y
1z
0{
1|
1!"
1#"
16"
17"
18"
b10101100 ?"
1@"
1C"
0D"
1F"
1H"
1I"
1J"
1N"
0R"
1W"
1X"
1\"
0`"
1e"
1f"
1j"
1m"
0n"
1p"
1r"
1s"
1t"
1x"
1{"
0|"
1!#
1##
1$#
1%#
1)#
0-#
12#
13#
17#
1:#
0;#
1=#
1?#
1@#
1A#
1E#
0I#
1N#
1O#
1V#
1}#
1'$
1.$
15$
#112500000
1"
1-
#115000000
0"
0-
#117500000
1"
1-
#120000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#121000000
#122000000
#122500000
1"
1-
#125000000
0"
0-
#127500000
1"
1-
#130000000
1!
0"
0&
0(
b010 )
1,
0-
01
03
b010 4
15
07
08
0:
b10101100 <
0?
b010 A
1C
1H
0M
1P
1R
0T
0U
b010 V
1Y
0Z
0]
1^
0`
1a
1d
0g
1k
1r
1s
0t
1u
1w
1y
0z
1{
0|
0!"
1#"
1$"
0%"
1&"
1'"
0+"
0."
01"
12"
04"
06"
07"
18"
b10101100 ;"
b10101100 ="
b01010011 >"
b01010110 ?"
0@"
0C"
1D"
0F"
0H"
0I"
1J"
1K"
0L"
1M"
0N"
1R"
0W"
1X"
0\"
1]"
1_"
1`"
1a"
1d"
0e"
1f"
0j"
1k"
1m"
1n"
1o"
0p"
1r"
0s"
1t"
1u"
0v"
1w"
0x"
0{"
1|"
0!#
0##
0$#
1%#
1&#
0'#
1(#
0)#
1*#
1,#
1-#
1.#
11#
02#
13#
07#
0:#
1;#
0=#
0?#
0@#
1A#
1B#
0C#
1D#
0E#
1F#
1H#
1I#
1J#
1M#
0N#
1O#
1T#
1V#
b0000 Z#
1^#
0a#
0b#
0c#
1e#
0i#
1l#
0p#
1s#
0w#
0{#
1}#
1'$
1.$
15$
#132500000
1"
1-
#135000000
0"
0-
#137500000
1"
1-
#140000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#142000000
#142500000
1"
1-
#143000000
#145000000
0"
0-
#147500000
1"
1-
#150000000
1!
0"
1'
b011 )
1,
0-
12
b011 4
05
16
1?
b011 A
0C
1F
1H
1P
0R
1S
b011 V
0W
1Z
1[
0^
0a
1b
1d
1e
0f
0i
1k
1p
1r
1w
1y
1z
0{
1|
1#"
0$"
1%"
0&"
0'"
1+"
17"
18"
1I"
1J"
1W"
1X"
1e"
1f"
1s"
1t"
1$#
1%#
12#
13#
1@#
1A#
1N#
1O#
0T#
1U#
1V#
b0001 Z#
0^#
1a#
1b#
1c#
0e#
1i#
0l#
1p#
0s#
1w#
1{#
1|#
1}#
1&$
1'$
1-$
1.$
14$
15$
#152500000
1"
1-
#155000000
0"
0-
#157500000
1"
1-
#160000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#162500000
1"
1-
#163000000
#164000000
#165000000
0"
0-
#167500000
1"
1-
#170000000
1!
0"
1,
0-
b01010110 <
b0001 >
1@
1H
1I
0J
1K
1P
1k
1r
1y
1#"
18"
b01010110 ;"
b01010110 ="
b10101001 >"
b00101011 ?"
1J"
0K"
1L"
0M"
1O"
1Q"
1S"
1V"
1X"
1f"
1g"
0h"
1i"
0k"
0m"
0o"
0r"
1t"
1y"
1{"
1}"
1##
1%#
0&#
1'#
0(#
0*#
0,#
0.#
01#
13#
14#
05#
16#
18#
1:#
1<#
1?#
1A#
0B#
1C#
0D#
0F#
0H#
0J#
0M#
1O#
1P#
0Q#
1R#
1V#
b0001 W#
b0001 X#
b1110 Y#
b0010 Z#
b0010 [#
b0001 \#
0_#
0a#
0c#
1f#
1h#
1j#
0{#
1}#
1!$
0"$
1#$
1%$
1'$
1.$
15$
b0001 9$
1N$
#172500000
1"
1-
#175000000
0"
0-
#177500000
1"
1-
#180000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#182500000
1"
1-
#184000000
#185000000
0"
0-
#187500000
1"
1-
#190000000
1!
0"
1(
1,
0-
13
1;
b00101011 <
b0010 >
1D
1H
1N
1P
1k
1r
1y
1#"
1("
1*"
1,"
1/"
11"
13"
18"
b00101011 ;"
1<"
b00101011 ="
b11010100 >"
b00010101 ?"
1J"
1X"
1Y"
0Z"
1["
0]"
0_"
0a"
0d"
1f"
1k"
1m"
1o"
1r"
1t"
0u"
1v"
0w"
0y"
0{"
0}"
0##
1%#
1&#
0'#
1(#
1*#
1,#
1.#
11#
13#
04#
15#
06#
08#
0:#
0<#
0?#
1A#
1B#
0C#
1D#
1O#
0P#
1Q#
0R#
1V#
b0010 W#
b0010 X#
b1101 Y#
b0011 Z#
b0011 [#
b0000 \#
1_#
1a#
1c#
1f#
1h#
1j#
0m#
0o#
0q#
1{#
1}#
0!$
1"$
0#$
1%$
1'$
1($
0)$
1*$
0,$
1.$
15$
b0010 9$
0N$
1Z$
#192500000
1"
1-
#195000000
0"
0-
#197500000
1"
1-
#200000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#202500000
1"
1-
#205000000
0"
0-
#206000000
#207500000
1"
1-
#210000000
1!
0"
1,
0-
b00010101 <
b0011 >
1H
1P
1k
1r
1y
1#"
18"
b00010101 ;"
b00010101 ="
b11101010 >"
b00001010 ?"
1J"
0O"
0Q"
0S"
0V"
1X"
1]"
1_"
1a"
1d"
1f"
0g"
1h"
0i"
0k"
0m"
0o"
0r"
1t"
1u"
0v"
1w"
1y"
1{"
1}"
1##
1%#
0&#
1'#
0(#
0*#
0,#
0.#
01#
13#
14#
05#
16#
1A#
0B#
1C#
0D#
1O#
1V#
b0011 W#
b0011 X#
b1100 Y#
b0100 Z#
b0100 [#
b0011 \#
0_#
0a#
0c#
0f#
0h#
0j#
1m#
1o#
1q#
0{#
1}#
1!$
0"$
1#$
0%$
1'$
1,$
1.$
15$
b0011 9$
1N$
#212500000
1"
1-
#215000000
0"
0-
#217500000
1"
1-
#220000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#222500000
1"
1-
#225000000
0"
0-
#226000000
#227000000
#227500000
1"
1-
#230000000
1!
0"
0(
1,
0-
03
0;
b00001010 <
b0100 >
0D
1H
0N
1P
1k
1r
1y
1#"
0("
0*"
0,"
0/"
01"
03"
18"
b00001010 ;"
0<"
b00001010 ="
b11110101 >"
b00000101 ?"
1J"
1O"
1Q"
1S"
1V"
1X"
0Y"
1Z"
0["
0]"
0_"
0a"
0d"
1f"
1g"
0h"
1i"
1k"
1m"
1o"
1r"
1t"
0u"
1v"
0w"
0y"
0{"
0}"
0##
1%#
1&#
0'#
1(#
13#
04#
15#
06#
1A#
1O#
1V#
b0100 W#
b0100 X#
b1011 Y#
b0101 Z#
b0101 [#
b0000 \#
1_#
1a#
1c#
0f#
0h#
0j#
1m#
1o#
1q#
0t#
0v#
0x#
1{#
1}#
0!$
1"$
0#$
0%$
1'$
0($
1)$
0*$
1,$
1.$
1/$
00$
11$
03$
15$
b0100 9$
b0011 >$
0N$
0Y$
0Z$
1`$
0a$
1f$
0i$
0l$
0o$
#232500000
1"
1-
#235000000
0"
0-
#237500000
1"
1-
#240000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#242500000
1"
1-
#245000000
0"
0-
#247000000
#247500000
1"
1-
#248000000
#250000000
1!
0"
1(
1,
0-
13
1;
b00000101 <
b0101 >
1D
1H
1N
1P
1k
1r
1y
1#"
1("
1*"
1,"
1/"
11"
13"
18"
b00000101 ;"
1<"
b00000101 ="
b11111010 >"
b00000010 ?"
1J"
0O"
0Q"
0S"
0V"
1X"
1Y"
0Z"
1["
1]"
1_"
1a"
1d"
1f"
0g"
1h"
0i"
0k"
0m"
0o"
0r"
1t"
1u"
0v"
1w"
1%#
0&#
1'#
0(#
13#
1A#
1O#
1V#
b0101 W#
b0101 X#
b1010 Y#
b0110 Z#
b0110 [#
b0001 \#
0_#
0a#
0c#
1f#
1h#
1j#
0{#
1}#
1!$
0"$
1#$
1%$
1'$
1.$
15$
b0101 9$
1N$
#252500000
1"
1-
#255000000
0"
0-
#257500000
1"
1-
#260000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#262500000
1"
1-
#265000000
0"
0-
#267500000
1"
1-
#268000000
#269000000
#270000000
1!
0"
0(
1,
0-
03
0;
b00000010 <
b0110 >
0D
1H
0N
1P
1k
1r
1y
1#"
0("
0*"
0,"
0/"
01"
03"
18"
b00000010 ;"
0<"
b00000010 ="
b11111101 >"
b00000001 ?"
1J"
1O"
1Q"
1S"
1V"
1X"
0Y"
1Z"
0["
0]"
0_"
0a"
0d"
1f"
1g"
0h"
1i"
1t"
0u"
1v"
0w"
1%#
13#
1A#
1O#
1V#
b0110 W#
b0110 X#
b1001 Y#
b0111 Z#
b0111 [#
b0000 \#
1_#
1a#
1c#
1f#
1h#
1j#
1m#
1o#
1q#
0t#
0v#
0x#
1{#
1}#
0!$
1"$
0#$
1%$
1'$
1($
0)$
1*$
1,$
1.$
03$
15$
b0110 9$
b0001 >$
0M$
0N$
1T$
0U$
1Z$
0]$
0`$
0c$
#272500000
1"
1-
#275000000
0"
0-
#277500000
1"
1-
#280000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#282500000
1"
1-
#285000000
0"
0-
#287500000
1"
1-
#289000000
#290000000
1!
0"
1(
1,
0-
13
19
1;
b00000001 <
b0111 >
1D
1H
1N
1O
1P
1W
0[
0d
0e
1f
1i
1k
0p
1r
0w
1y
1#"
1("
1*"
1,"
1/"
11"
13"
18"
b00000001 ;"
1<"
b00000001 ="
b11111110 >"
b00000000 ?"
1J"
0O"
0Q"
0S"
0V"
1X"
1Y"
0Z"
1["
1f"
0g"
1h"
0i"
1t"
1%#
13#
1A#
1O#
1V#
b0111 W#
b0111 X#
b1000 Y#
b1000 Z#
b1000 [#
b0111 \#
0_#
0a#
0c#
0f#
0h#
0j#
0m#
0o#
0q#
1t#
1v#
1x#
0{#
1}#
1!$
0"$
1#$
0%$
1'$
0,$
1.$
13$
15$
b0111 9$
0<$
1=$
b0000 >$
1N$
0Q$
0T$
0W$
#292500000
1"
1-
#295000000
0"
0-
#297500000
1"
1-
#300000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#302500000
1"
1-
#305000000
0"
0-
#307500000
1"
1-
#310000000
1!
0"
0'
b100 )
1,
0-
02
b100 4
06
18
09
0;
b00000000 <
b1000 >
0?
b100 A
0D
0F
1H
0N
0O
1P
0S
1U
b100 V
0W
1X
0Y
0Z
1[
0\
1]
1^
0b
1c
1f
1i
1k
1l
0m
1n
1r
0s
1t
0u
1y
0z
1{
0|
1#"
0("
0*"
0,"
1."
0/"
02"
03"
14"
07"
18"
b00000000 ;"
0<"
b00000000 ="
b11111111 >"
0I"
1J"
0W"
1X"
0Y"
1Z"
0["
0e"
1f"
0s"
1t"
0$#
1%#
02#
13#
0@#
1A#
0N#
1O#
0U#
1V#
b1000 W#
b1000 X#
b0111 Y#
b1001 Z#
b1001 [#
b0000 \#
1_#
1a#
1c#
0f#
0h#
0j#
0m#
0o#
0q#
1t#
1v#
1x#
1{#
0|#
1}#
0!$
1"$
0#$
0%$
0&$
1'$
0($
1)$
0*$
0,$
0-$
1.$
0/$
10$
01$
13$
04$
15$
16$
07$
18$
b1000 9$
1;$
0<$
0=$
b0000 >$
b1111 ?$
1B$
1D$
1F$
1J$
1L$
0M$
0N$
1P$
0Q$
1S$
0T$
0U$
1V$
0W$
1X$
0Y$
0Z$
1\$
0]$
1_$
0`$
0a$
1b$
0c$
1d$
0f$
1h$
0i$
1k$
0l$
1n$
0o$
#311000000
#312500000
1"
1-
#315000000
0"
0-
#317500000
1"
1-
#320000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#322500000
1"
1-
#325000000
0"
0-
#327500000
1"
1-
#330000000
1!
0"
1,
0-
0@
1H
0I
1J
0K
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#331000000
#332000000
1%
10
1L
1W
0[
0f
0i
#332500000
1"
1-
#335000000
0"
0-
#337500000
1"
1-
#340000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#342500000
1"
1-
#345000000
0"
0-
#347500000
1"
1-
#350000000
1!
0"
b000 )
1,
0-
b000 4
b000 A
1H
1P
b000 V
0W
0X
1[
1\
1_
0c
0d
1k
0l
1m
0n
1r
0w
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#352000000
#352500000
1"
1-
#353000000
b01010011 $
0%
b01010011 /
00
0L
1W
0[
1d
1w
b01010011 9"
0B"
1P"
1^"
0l"
0z"
1+#
09#
1G#
#355000000
0"
0-
#357500000
1"
1-
#360000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#362500000
1"
1-
#365000000
0"
0-
#367500000
1"
1-
#370000000
1!
0"
1&
b001 )
1,
0-
11
b001 4
17
1:
1?
b001 A
1H
1M
1P
1T
b001 V
1W
1Z
0[
0^
0_
1`
0d
1e
1g
1k
1p
1r
0w
1y
1z
0{
1|
1!"
1#"
16"
17"
18"
b01010011 ?"
1@"
0D"
1I"
1J"
1N"
1Q"
0R"
1T"
1V"
1W"
1X"
1\"
1_"
0`"
1b"
1d"
1e"
1f"
1j"
0n"
1s"
1t"
1x"
0|"
1$#
1%#
1)#
1,#
0-#
1/#
11#
12#
13#
17#
0;#
1@#
1A#
1E#
1H#
0I#
1K#
1M#
1N#
1O#
1V#
1}#
1'$
1.$
15$
#372500000
1"
1-
#373000000
#374000000
#375000000
0"
0-
#377500000
1"
1-
#380000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#382500000
1"
1-
#385000000
0"
0-
#387500000
1"
1-
#390000000
1!
0"
0&
0(
b010 )
1,
0-
01
03
b010 4
15
07
08
0:
1;
b01010011 <
0?
b010 A
1C
0D
1H
0M
1N
1P
1R
0T
0U
b010 V
0W
1Y
0Z
1[
0]
1^
0`
1a
0d
0g
1k
1r
1s
0t
1u
0w
1y
0z
1{
0|
0!"
1#"
1$"
0%"
1&"
1'"
1("
0*"
0+"
0,"
0."
0/"
01"
12"
03"
04"
06"
07"
18"
b01010011 ;"
1<"
b01010011 ="
b10101100 >"
b00101001 ?"
0@"
1D"
0I"
1J"
0N"
1O"
1Q"
1R"
1S"
0T"
1V"
0W"
1X"
1Y"
0Z"
1["
0\"
0_"
1`"
0b"
0d"
0e"
1f"
1g"
0h"
1i"
0j"
1n"
0s"
1t"
0x"
1y"
1{"
1|"
1}"
1##
0$#
1%#
0)#
0,#
1-#
0/#
01#
02#
13#
14#
05#
16#
07#
18#
1:#
1;#
1<#
1?#
0@#
1A#
0E#
0H#
1I#
0K#
0M#
0N#
1O#
1P#
0Q#
1R#
1T#
1V#
b0000 Z#
1^#
0a#
0b#
0c#
1e#
0i#
1l#
0p#
1s#
0v#
0w#
0x#
0{#
1}#
1'$
1.$
03$
15$
#392500000
1"
1-
#394000000
#395000000
0"
0-
#397500000
1"
1-
#400000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#402500000
1"
1-
#405000000
0"
0-
#407500000
1"
1-
#410000000
1!
0"
1,
0-
05
1H
1P
0R
1k
1r
1y
1#"
0$"
1%"
0&"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
0T#
1V#
b1001 Z#
0^#
1a#
1b#
1c#
0e#
1i#
0l#
1p#
0s#
1v#
1w#
1x#
1{#
1}#
1'$
1.$
13$
15$
#412500000
1"
1-
#415000000
0"
0-
#416000000
#417500000
1"
1-
#420000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#422500000
1"
1-
#425000000
0"
0-
#427500000
1"
1-
#430000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#432500000
1"
1-
#435000000
0"
0-
#436000000
#437000000
#437500000
1"
1-
#440000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#442500000
1"
1-
#445000000
0"
0-
#447500000
1"
1-
#450000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#452500000
1"
1-
#455000000
0"
0-
#457000000
#457500000
1"
1-
#458000000
#460000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#462500000
1"
1-
#465000000
0"
0-
#467500000
1"
1-
#470000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#472500000
1"
1-
#475000000
0"
0-
#477500000
1"
1-
#478000000
#479000000
#480000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
#482500000
1"
1-
#485000000
0"
0-
#487500000
1"
1-
#490000000
1!
0"
1,
0-
1H
1P
1k
1r
1y
1#"
18"
1J"
1X"
1f"
1t"
1%#
13#
1A#
1O#
1V#
1}#
1'$
1.$
15$
#492500000
1"
1-
#495000000
0"
0-
#497500000
1"
1-
#499000000
#500000000
0!
0"
0,
0-
0H
0P
0k
0r
0y
0#"
08"
0J"
0X"
0f"
0t"
0%#
03#
0A#
0O#
0V#
0}#
0'$
0.$
05$
