Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-45-38/40-openroad-repairantennas/1-diodeinsertion/lowpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   lowpass
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     41829
Number of terminals:      263
Number of snets:          2
Number of nets:           22346

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 526.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 653876.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 93531.
[INFO DRT-0033] via shape region query size = 8610.
[INFO DRT-0033] met2 shape region query size = 5410.
[INFO DRT-0033] via2 shape region query size = 6888.
[INFO DRT-0033] met3 shape region query size = 5183.
[INFO DRT-0033] via3 shape region query size = 6888.
[INFO DRT-0033] met4 shape region query size = 1746.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2081 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 520 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 16619 groups.
#scanned instances     = 41829
#unique  instances     = 526
#stdCellGenAp          = 15509
#stdCellValidPlanarAp  = 63
#stdCellValidViaAp     = 11856
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 71338
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:16, elapsed time = 00:00:16, memory = 284.50 (MB), peak = 291.91 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     177464

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 61105.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51879.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 27749.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1187.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 531.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89385 vertical wires in 3 frboxes and 53066 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9367 vertical wires in 3 frboxes and 15439 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 556.95 (MB), peak = 556.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 556.95 (MB), peak = 556.95 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 850.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 1024.28 (MB).
    Completing 30% with 2406 violations.
    elapsed time = 00:00:16, memory = 1158.23 (MB).
    Completing 40% with 2406 violations.
    elapsed time = 00:00:23, memory = 1216.76 (MB).
    Completing 50% with 2406 violations.
    elapsed time = 00:00:32, memory = 1290.27 (MB).
    Completing 60% with 5315 violations.
    elapsed time = 00:00:43, memory = 1283.68 (MB).
    Completing 70% with 5315 violations.
    elapsed time = 00:00:53, memory = 1324.99 (MB).
    Completing 80% with 8232 violations.
    elapsed time = 00:01:07, memory = 1367.46 (MB).
    Completing 90% with 8232 violations.
    elapsed time = 00:01:17, memory = 1444.99 (MB).
    Completing 100% with 11256 violations.
    elapsed time = 00:01:28, memory = 1303.94 (MB).
[INFO DRT-0199]   Number of violations = 13679.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     32      0      0      0      0
Metal Spacing      197      0   2145    343     11      3
Min Hole             0      0     16      0      0      0
NS Metal             2      0      2      0      0      0
Recheck              4      0   1586    747     41     45
Short                0      1   7507    972      0     25
[INFO DRT-0267] cpu time = 00:15:44, elapsed time = 00:01:29, memory = 1488.19 (MB), peak = 1488.19 (MB)
Total wire length = 967587 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 417312 um.
Total wire length on LAYER met2 = 418098 um.
Total wire length on LAYER met3 = 53102 um.
Total wire length on LAYER met4 = 79074 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 166055.
Up-via summary (total 166055):.

-------------------------
 FR_MASTERSLICE         0
            li1     81198
           met1     82192
           met2      1635
           met3      1030
           met4         0
-------------------------
                   166055


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13679 violations.
    elapsed time = 00:00:03, memory = 1504.68 (MB).
    Completing 20% with 13679 violations.
    elapsed time = 00:00:10, memory = 1510.04 (MB).
    Completing 30% with 12715 violations.
    elapsed time = 00:00:17, memory = 1510.04 (MB).
    Completing 40% with 12715 violations.
    elapsed time = 00:00:24, memory = 1513.39 (MB).
    Completing 50% with 12715 violations.
    elapsed time = 00:00:32, memory = 1517.99 (MB).
    Completing 60% with 11676 violations.
    elapsed time = 00:00:41, memory = 1541.45 (MB).
    Completing 70% with 11676 violations.
    elapsed time = 00:00:50, memory = 1543.26 (MB).
    Completing 80% with 9774 violations.
    elapsed time = 00:01:02, memory = 1522.96 (MB).
    Completing 90% with 9774 violations.
    elapsed time = 00:01:13, memory = 1545.63 (MB).
    Completing 100% with 8334 violations.
    elapsed time = 00:01:26, memory = 1546.84 (MB).
[INFO DRT-0199]   Number of violations = 8334.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         21      0      0      0
Metal Spacing        0   1263    224     11
Short                0   6459    356      0
[INFO DRT-0267] cpu time = 00:15:03, elapsed time = 00:01:27, memory = 1514.30 (MB), peak = 1549.25 (MB)
Total wire length = 963763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 416180 um.
Total wire length on LAYER met2 = 415866 um.
Total wire length on LAYER met3 = 52814 um.
Total wire length on LAYER met4 = 78902 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165607.
Up-via summary (total 165607):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     81864
           met2      1606
           met3       998
           met4         0
-------------------------
                   165607


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8334 violations.
    elapsed time = 00:00:08, memory = 1514.30 (MB).
    Completing 20% with 8334 violations.
    elapsed time = 00:00:17, memory = 1518.75 (MB).
    Completing 30% with 8204 violations.
    elapsed time = 00:00:25, memory = 1534.08 (MB).
    Completing 40% with 8204 violations.
    elapsed time = 00:00:33, memory = 1560.35 (MB).
    Completing 50% with 8204 violations.
    elapsed time = 00:00:46, memory = 1536.52 (MB).
    Completing 60% with 8136 violations.
    elapsed time = 00:00:52, memory = 1536.52 (MB).
    Completing 70% with 8136 violations.
    elapsed time = 00:01:03, memory = 1562.55 (MB).
    Completing 80% with 8021 violations.
    elapsed time = 00:01:12, memory = 1497.63 (MB).
    Completing 90% with 8021 violations.
    elapsed time = 00:01:20, memory = 1497.77 (MB).
    Completing 100% with 7975 violations.
    elapsed time = 00:01:35, memory = 1534.50 (MB).
[INFO DRT-0199]   Number of violations = 7978.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         23      0      0      0      0
Metal Spacing        0   1108    198     16      0
Min Hole             0      2      0      0      0
Recheck              0      3      0      0      0
Short                0   6292    333      0      3
[INFO DRT-0267] cpu time = 00:16:14, elapsed time = 00:01:36, memory = 1534.50 (MB), peak = 1564.72 (MB)
Total wire length = 962656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 415581 um.
Total wire length on LAYER met2 = 415774 um.
Total wire length on LAYER met3 = 52817 um.
Total wire length on LAYER met4 = 78483 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165128.
Up-via summary (total 165128):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     81351
           met2      1632
           met3      1006
           met4         0
-------------------------
                   165128


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7978 violations.
    elapsed time = 00:00:05, memory = 1534.50 (MB).
    Completing 20% with 7978 violations.
    elapsed time = 00:00:13, memory = 1535.34 (MB).
    Completing 30% with 6566 violations.
    elapsed time = 00:00:28, memory = 1566.57 (MB).
    Completing 40% with 6566 violations.
    elapsed time = 00:00:35, memory = 1604.06 (MB).
    Completing 50% with 6566 violations.
    elapsed time = 00:00:46, memory = 1639.43 (MB).
    Completing 60% with 4757 violations.
    elapsed time = 00:01:03, memory = 1683.73 (MB).
    Completing 70% with 4757 violations.
    elapsed time = 00:01:12, memory = 1681.52 (MB).
    Completing 80% with 2865 violations.
    elapsed time = 00:01:26, memory = 1748.95 (MB).
    Completing 90% with 2865 violations.
    elapsed time = 00:01:35, memory = 1760.63 (MB).
    Completing 100% with 809 violations.
    elapsed time = 00:01:48, memory = 1711.68 (MB).
[INFO DRT-0199]   Number of violations = 813.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          4      0      1      0      0
Metal Spacing        0    243      0     36      0
Recheck              0      4      0      0      0
Short                0    511      0     12      2
[INFO DRT-0267] cpu time = 00:16:50, elapsed time = 00:01:49, memory = 1711.68 (MB), peak = 1787.80 (MB)
Total wire length = 962436 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 397034 um.
Total wire length on LAYER met2 = 417293 um.
Total wire length on LAYER met3 = 69282 um.
Total wire length on LAYER met4 = 78825 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169897.
Up-via summary (total 169897):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84111
           met2      3614
           met3      1033
           met4         0
-------------------------
                   169897


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 813 violations.
    elapsed time = 00:00:00, memory = 1711.68 (MB).
    Completing 20% with 813 violations.
    elapsed time = 00:00:00, memory = 1713.68 (MB).
    Completing 30% with 700 violations.
    elapsed time = 00:00:02, memory = 1713.68 (MB).
    Completing 40% with 700 violations.
    elapsed time = 00:00:03, memory = 1732.66 (MB).
    Completing 50% with 700 violations.
    elapsed time = 00:00:03, memory = 1737.50 (MB).
    Completing 60% with 550 violations.
    elapsed time = 00:00:06, memory = 1737.02 (MB).
    Completing 70% with 550 violations.
    elapsed time = 00:00:07, memory = 1741.75 (MB).
    Completing 80% with 274 violations.
    elapsed time = 00:00:11, memory = 1722.36 (MB).
    Completing 90% with 274 violations.
    elapsed time = 00:00:11, memory = 1742.36 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:16, memory = 1722.36 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing       12      1
Short               19      0
[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:00:16, memory = 1673.06 (MB), peak = 1787.80 (MB)
Total wire length = 962243 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396508 um.
Total wire length on LAYER met2 = 417220 um.
Total wire length on LAYER met3 = 69658 um.
Total wire length on LAYER met4 = 78855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169873.
Up-via summary (total 169873):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84076
           met2      3623
           met3      1035
           met4         0
-------------------------
                   169873


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 1673.06 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:04, memory = 1673.06 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:04, memory = 1673.06 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:07, memory = 1673.06 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:07, memory = 1644.43 (MB), peak = 1787.80 (MB)
Total wire length = 962236 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396468 um.
Total wire length on LAYER met2 = 417220 um.
Total wire length on LAYER met3 = 69692 um.
Total wire length on LAYER met4 = 78855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169872.
Up-via summary (total 169872):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84078
           met2      3620
           met3      1035
           met4         0
-------------------------
                   169872


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 1644.43 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 1644.43 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 1644.43 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 1644.43 (MB), peak = 1787.80 (MB)
Total wire length = 962233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396465 um.
Total wire length on LAYER met2 = 417217 um.
Total wire length on LAYER met3 = 69694 um.
Total wire length on LAYER met4 = 78855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169872.
Up-via summary (total 169872):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84078
           met2      3620
           met3      1035
           met4         0
-------------------------
                   169872


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1667.67 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 1644.43 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 1644.43 (MB), peak = 1787.80 (MB)
Total wire length = 962233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396465 um.
Total wire length on LAYER met2 = 417217 um.
Total wire length on LAYER met3 = 69694 um.
Total wire length on LAYER met4 = 78855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169872.
Up-via summary (total 169872):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84078
           met2      3620
           met3      1035
           met4         0
-------------------------
                   169872


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 1644.43 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 1644.43 (MB), peak = 1787.80 (MB)
Total wire length = 962233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396465 um.
Total wire length on LAYER met2 = 417217 um.
Total wire length on LAYER met3 = 69694 um.
Total wire length on LAYER met4 = 78855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169872.
Up-via summary (total 169872):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84078
           met2      3620
           met3      1035
           met4         0
-------------------------
                   169872


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1644.43 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 1644.43 (MB), peak = 1787.80 (MB)
Total wire length = 962233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396465 um.
Total wire length on LAYER met2 = 417217 um.
Total wire length on LAYER met3 = 69694 um.
Total wire length on LAYER met4 = 78855 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169872.
Up-via summary (total 169872):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84078
           met2      3620
           met3      1035
           met4         0
-------------------------
                   169872


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1644.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1644.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1644.43 (MB), peak = 1787.80 (MB)
Total wire length = 962228 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396439 um.
Total wire length on LAYER met2 = 417223 um.
Total wire length on LAYER met3 = 69714 um.
Total wire length on LAYER met4 = 78851 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169879.
Up-via summary (total 169879):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84076
           met2      3627
           met3      1037
           met4         0
-------------------------
                   169879


[INFO DRT-0198] Complete detail routing.
Total wire length = 962228 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 396439 um.
Total wire length on LAYER met2 = 417223 um.
Total wire length on LAYER met3 = 69714 um.
Total wire length on LAYER met4 = 78851 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169879.
Up-via summary (total 169879):.

-------------------------
 FR_MASTERSLICE         0
            li1     81139
           met1     84076
           met2      3627
           met3      1037
           met4         0
-------------------------
                   169879


[INFO DRT-0267] cpu time = 01:06:41, elapsed time = 00:07:05, memory = 1644.43 (MB), peak = 1787.80 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-45-38/42-openroad-detailedrouting/lowpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-45-38/42-openroad-detailedrouting/lowpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-45-38/42-openroad-detailedrouting/lowpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-45-38/42-openroad-detailedrouting/lowpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_18-45-38/42-openroad-detailedrouting/lowpass.sdc'…
