

================================================================
== Vitis HLS Report for 'rgb2yuv_1'
================================================================
* Date:           Mon Nov  1 17:17:28 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   240401|  14749441|  2.404 ms|  0.147 sec|  240401|  14749441|       no|
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+-------------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles)  |  Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |    max   |   Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+----------+-------------+-----------+-----------+------------+----------+
        |- RGB2YUV_LOOP_X   |   240400|  14749440|  1202 ~ 7682|          -|          -|  200 ~ 1920|        no|
        | + RGB2YUV_LOOP_Y  |     1200|      7680|            6|          -|          -|  200 ~ 1280|        no|
        +-------------------+---------+----------+-------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [yuv_filter.c:35]   --->   Operation 13 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [yuv_filter.c:35]   --->   Operation 14 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln49 = store i16 0, i16 %x" [yuv_filter.c:49]   --->   Operation 15 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [yuv_filter.c:49]   --->   Operation 16 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_5 = load i16 %x" [yuv_filter.c:54]   --->   Operation 17 'load' 'x_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln49 = icmp_eq  i16 %x_5, i16 %p_read_4" [yuv_filter.c:49]   --->   Operation 18 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%x_6 = add i16 %x_5, i16 1" [yuv_filter.c:49]   --->   Operation 19 'add' 'x_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split9, void %._crit_edge7.loopexit" [yuv_filter.c:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [yuv_filter.c:34]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [yuv_filter.c:34]   --->   Operation 22 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i16 %x_5" [yuv_filter.c:54]   --->   Operation 23 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln54, i10 0" [yuv_filter.c:54]   --->   Operation 24 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i16 %x_5" [yuv_filter.c:54]   --->   Operation 25 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln54_1, i8 0" [yuv_filter.c:54]   --->   Operation 26 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.25ns)   --->   "%add_ln54 = add i22 %tmp_cast, i22 %tmp_3_cast" [yuv_filter.c:54]   --->   Operation 27 'add' 'add_ln54' <Predicate = (!icmp_ln49)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [yuv_filter.c:52]   --->   Operation 28 'br' 'br_ln52' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %p_read_4" [yuv_filter.c:65]   --->   Operation 29 'insertvalue' 'mrv' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %p_read_3" [yuv_filter.c:65]   --->   Operation 30 'insertvalue' 'mrv_1' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln65 = ret i32 %mrv_1" [yuv_filter.c:65]   --->   Operation 31 'ret' 'ret_ln65' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%y_02 = phi i16 0, void %.split9, i16 %y, void %.split"   --->   Operation 32 'phi' 'y_02' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.42ns)   --->   "%icmp_ln52 = icmp_eq  i16 %y_02, i16 %p_read_3" [yuv_filter.c:52]   --->   Operation 33 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.07ns)   --->   "%y = add i16 %y_02, i16 1" [yuv_filter.c:52]   --->   Operation 34 'add' 'y' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split, void %._crit_edge.loopexit" [yuv_filter.c:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %y_02" [yuv_filter.c:54]   --->   Operation 36 'zext' 'zext_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.25ns)   --->   "%add_ln54_1 = add i22 %add_ln54, i22 %zext_ln54" [yuv_filter.c:54]   --->   Operation 37 'add' 'add_ln54_1' <Predicate = (!icmp_ln52)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i22 %add_ln54_1" [yuv_filter.c:54]   --->   Operation 38 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:54]   --->   Operation 39 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:56]   --->   Operation 40 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:54]   --->   Operation 41 'load' 'R' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:56]   --->   Operation 42 'load' 'B' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln49 = store i16 %x_6, i16 %x" [yuv_filter.c:49]   --->   Operation 43 'store' 'store_ln49' <Predicate = (icmp_ln52)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:55]   --->   Operation 45 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:54]   --->   Operation 46 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:55]   --->   Operation 47 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:56]   --->   Operation 48 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %R" [yuv_filter.c:57]   --->   Operation 49 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i8 %B" [yuv_filter.c:57]   --->   Operation 50 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 51 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [3/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 52 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [3/3] (1.05ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 53 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:55]   --->   Operation 54 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 55 [2/3] (1.05ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 55 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [2/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 56 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [2/3] (1.05ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 57 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %G" [yuv_filter.c:57]   --->   Operation 58 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %G" [yuv_filter.c:57]   --->   Operation 59 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 60 'mul' 'mul_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln57_3 = add i9 %zext_ln57_4, i9 128" [yuv_filter.c:57]   --->   Operation 61 'add' 'add_ln57_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i9 %add_ln57_3" [yuv_filter.c:57]   --->   Operation 62 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %zext_ln57_7, i13 %mul_ln57" [yuv_filter.c:57]   --->   Operation 63 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 64 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i15 %mul_ln58" [yuv_filter.c:58]   --->   Operation 65 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (4.17ns)   --->   "%mul_ln58_1 = mul i16 %zext_ln57_3, i16 65462" [yuv_filter.c:58]   --->   Operation 66 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [yuv_filter.c:58]   --->   Operation 67 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i15 %shl_ln1" [yuv_filter.c:58]   --->   Operation 68 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln58_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [yuv_filter.c:58]   --->   Operation 69 'bitconcatenate' 'shl_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %shl_ln58_1" [yuv_filter.c:58]   --->   Operation 70 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i12 %shl_ln58_1" [yuv_filter.c:58]   --->   Operation 71 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.94ns)   --->   "%sub_ln58 = sub i16 %zext_ln58, i16 %zext_ln58_2" [yuv_filter.c:58]   --->   Operation 72 'sub' 'sub_ln58' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i16 %sext_ln58, i16 %mul_ln58_1" [yuv_filter.c:58]   --->   Operation 73 'add' 'add_ln58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 74 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%zext_ln59 = zext i15 %mul_ln59" [yuv_filter.c:59]   --->   Operation 75 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (4.17ns)   --->   "%mul_ln59_1 = mul i16 %zext_ln57_3, i16 65442" [yuv_filter.c:59]   --->   Operation 76 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.54ns)   --->   "%sub_ln59 = sub i13 0, i13 %zext_ln58_1" [yuv_filter.c:59]   --->   Operation 77 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i13 %sub_ln59" [yuv_filter.c:59]   --->   Operation 78 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [yuv_filter.c:59]   --->   Operation 79 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i9 %shl_ln2" [yuv_filter.c:59]   --->   Operation 80 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59_1 = sub i14 %sext_ln59, i14 %zext_ln59_1" [yuv_filter.c:59]   --->   Operation 81 'sub' 'sub_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59 = add i16 %zext_ln59, i16 %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 82 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i14 %sub_ln59_1, i14 128" [yuv_filter.c:59]   --->   Operation 83 'add' 'add_ln59_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [yuv_filter.c:57]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i14 %shl_ln" [yuv_filter.c:57]   --->   Operation 85 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln57_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [yuv_filter.c:57]   --->   Operation 86 'bitconcatenate' 'shl_ln57_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %shl_ln57_1" [yuv_filter.c:57]   --->   Operation 87 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln57_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [yuv_filter.c:57]   --->   Operation 88 'bitconcatenate' 'shl_ln57_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i15 %shl_ln57_2" [yuv_filter.c:57]   --->   Operation 89 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.94ns)   --->   "%add_ln57 = add i16 %zext_ln57_2, i16 %zext_ln57_5" [yuv_filter.c:57]   --->   Operation 90 'add' 'add_ln57' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i16 %add_ln57, i16 %zext_ln57_1" [yuv_filter.c:57]   --->   Operation 91 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %zext_ln57_7, i13 %mul_ln57" [yuv_filter.c:57]   --->   Operation 92 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i13 %add_ln57_4" [yuv_filter.c:57]   --->   Operation 93 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln57_2 = add i16 %zext_ln57_8, i16 %add_ln57_1" [yuv_filter.c:57]   --->   Operation 94 'add' 'add_ln57_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln57_2, i32 8, i32 15" [yuv_filter.c:57]   --->   Operation 95 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i16 %sext_ln58, i16 %mul_ln58_1" [yuv_filter.c:58]   --->   Operation 96 'add' 'add_ln58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_1 = add i16 %sub_ln58, i16 128" [yuv_filter.c:58]   --->   Operation 97 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln58_2 = add i16 %add_ln58_1, i16 %add_ln58" [yuv_filter.c:58]   --->   Operation 98 'add' 'add_ln58_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln58_2, i32 8, i32 15" [yuv_filter.c:58]   --->   Operation 99 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59 = add i16 %zext_ln59, i16 %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 100 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i14 %add_ln59_1" [yuv_filter.c:59]   --->   Operation 101 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln59_2 = add i16 %sext_ln59_1, i16 %add_ln59" [yuv_filter.c:59]   --->   Operation 102 'add' 'add_ln59_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln59_2, i32 8, i32 15" [yuv_filter.c:59]   --->   Operation 103 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [yuv_filter.c:34]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [yuv_filter.c:34]   --->   Operation 105 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:60]   --->   Operation 106 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:61]   --->   Operation 107 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:62]   --->   Operation 108 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln, i8 16" [yuv_filter.c:57]   --->   Operation 109 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, i8 128" [yuv_filter.c:58]   --->   Operation 110 'xor' 'U' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, i8 128" [yuv_filter.c:59]   --->   Operation 111 'xor' 'V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln60 = store i8 %Y, i22 %out_channels_ch1_addr" [yuv_filter.c:60]   --->   Operation 112 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln61 = store i8 %U, i22 %out_channels_ch2_addr" [yuv_filter.c:61]   --->   Operation 113 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln62 = store i8 %V, i22 %out_channels_ch3_addr" [yuv_filter.c:62]   --->   Operation 114 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 011111111]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
p_read_3               (read             ) [ 001111111]
p_read_4               (read             ) [ 001111111]
store_ln49             (store            ) [ 000000000]
br_ln49                (br               ) [ 000000000]
x_5                    (load             ) [ 000000000]
icmp_ln49              (icmp             ) [ 001111111]
x_6                    (add              ) [ 000111111]
br_ln49                (br               ) [ 000000000]
speclooptripcount_ln34 (speclooptripcount) [ 000000000]
specloopname_ln34      (specloopname     ) [ 000000000]
trunc_ln54             (trunc            ) [ 000000000]
tmp_cast               (bitconcatenate   ) [ 000000000]
trunc_ln54_1           (trunc            ) [ 000000000]
tmp_3_cast             (bitconcatenate   ) [ 000000000]
add_ln54               (add              ) [ 000111111]
br_ln52                (br               ) [ 001111111]
mrv                    (insertvalue      ) [ 000000000]
mrv_1                  (insertvalue      ) [ 000000000]
ret_ln65               (ret              ) [ 000000000]
y_02                   (phi              ) [ 000100000]
icmp_ln52              (icmp             ) [ 001111111]
y                      (add              ) [ 001111111]
br_ln52                (br               ) [ 000000000]
zext_ln54              (zext             ) [ 000000000]
add_ln54_1             (add              ) [ 000000000]
zext_ln54_1            (zext             ) [ 000011111]
in_channels_ch1_addr   (getelementptr    ) [ 000010000]
in_channels_ch3_addr   (getelementptr    ) [ 000010000]
store_ln49             (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
in_channels_ch2_addr   (getelementptr    ) [ 000001000]
R                      (load             ) [ 000001110]
B                      (load             ) [ 000001100]
zext_ln57              (zext             ) [ 000001100]
zext_ln57_6            (zext             ) [ 000001100]
G                      (load             ) [ 000000110]
zext_ln57_3            (zext             ) [ 000000000]
zext_ln57_4            (zext             ) [ 000000000]
mul_ln57               (mul              ) [ 000000010]
add_ln57_3             (add              ) [ 000000000]
zext_ln57_7            (zext             ) [ 000000010]
mul_ln58               (mul              ) [ 000000000]
sext_ln58              (sext             ) [ 000000010]
mul_ln58_1             (mul              ) [ 000000010]
shl_ln1                (bitconcatenate   ) [ 000000000]
zext_ln58              (zext             ) [ 000000000]
shl_ln58_1             (bitconcatenate   ) [ 000000000]
zext_ln58_1            (zext             ) [ 000000000]
zext_ln58_2            (zext             ) [ 000000000]
sub_ln58               (sub              ) [ 000000010]
mul_ln59               (mul              ) [ 000000000]
zext_ln59              (zext             ) [ 000000010]
mul_ln59_1             (mul              ) [ 000000010]
sub_ln59               (sub              ) [ 000000000]
sext_ln59              (sext             ) [ 000000000]
shl_ln2                (bitconcatenate   ) [ 000000000]
zext_ln59_1            (zext             ) [ 000000000]
sub_ln59_1             (sub              ) [ 000000000]
add_ln59_1             (add              ) [ 000000010]
shl_ln                 (bitconcatenate   ) [ 000000000]
zext_ln57_1            (zext             ) [ 000000000]
shl_ln57_1             (bitconcatenate   ) [ 000000000]
zext_ln57_2            (zext             ) [ 000000000]
shl_ln57_2             (bitconcatenate   ) [ 000000000]
zext_ln57_5            (zext             ) [ 000000000]
add_ln57               (add              ) [ 000000000]
add_ln57_1             (add              ) [ 000000000]
add_ln57_4             (add              ) [ 000000000]
zext_ln57_8            (zext             ) [ 000000000]
add_ln57_2             (add              ) [ 000000000]
trunc_ln               (partselect       ) [ 000000001]
add_ln58               (add              ) [ 000000000]
add_ln58_1             (add              ) [ 000000000]
add_ln58_2             (add              ) [ 000000000]
trunc_ln5              (partselect       ) [ 000000001]
add_ln59               (add              ) [ 000000000]
sext_ln59_1            (sext             ) [ 000000000]
add_ln59_2             (add              ) [ 000000000]
trunc_ln6              (partselect       ) [ 000000001]
speclooptripcount_ln34 (speclooptripcount) [ 000000000]
specloopname_ln34      (specloopname     ) [ 000000000]
out_channels_ch1_addr  (getelementptr    ) [ 000000000]
out_channels_ch2_addr  (getelementptr    ) [ 000000000]
out_channels_ch3_addr  (getelementptr    ) [ 000000000]
Y                      (add              ) [ 000000000]
U                      (xor              ) [ 000000000]
V                      (xor              ) [ 000000000]
store_ln60             (store            ) [ 000000000]
store_ln61             (store            ) [ 000000000]
store_ln62             (store            ) [ 000000000]
br_ln0                 (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_3_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_4_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_channels_ch1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="22" slack="0"/>
<pin id="128" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_channels_ch3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="22" slack="0"/>
<pin id="135" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="22" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="22" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="in_channels_ch2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="22" slack="1"/>
<pin id="154" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="22" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="out_channels_ch1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="22" slack="5"/>
<pin id="167" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_channels_ch2_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="22" slack="5"/>
<pin id="174" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="out_channels_ch3_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="22" slack="5"/>
<pin id="181" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln60_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln61_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln62_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/8 "/>
</bind>
</comp>

<comp id="202" class="1005" name="y_02_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="1"/>
<pin id="204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_02 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="y_02_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_02/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln49_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_5_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln49_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln54_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln54_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_3_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="22" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln54_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="22" slack="0"/>
<pin id="259" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mrv_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mrv_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="1"/>
<pin id="270" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln52_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="2"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="y_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln54_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln54_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="22" slack="1"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln54_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln49_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="0" index="1" bw="16" slack="2"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln57_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln57_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln57_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln57_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln57_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_3/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln57_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_7/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mul_ln58_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58_1/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="2"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln58_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln58_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_1/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln58_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln58_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln58_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln59_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59_1/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln59_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="0"/>
<pin id="373" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln59_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="0"/>
<pin id="378" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="2"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln59_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln59_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="0" index="1" bw="9" slack="0"/>
<pin id="394" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_1/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln59_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_ln_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="3"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln57_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="shl_ln57_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="3"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_1/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln57_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln57_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_2/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln57_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln57_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="0" index="1" bw="15" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln57_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="14" slack="0"/>
<pin id="445" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln57_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="13" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_8/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln57_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="0"/>
<pin id="454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="0" index="3" bw="5" slack="0"/>
<pin id="462" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln58_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="0" index="1" bw="9" slack="0"/>
<pin id="470" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln58_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="0" index="3" bw="5" slack="0"/>
<pin id="482" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln59_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln59_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="5" slack="0"/>
<pin id="500" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="Y_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="0" index="1" bw="6" slack="0"/>
<pin id="508" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="U_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="V_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="0" index="2" bw="9" slack="0"/>
<pin id="527" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln57/4 add_ln57_4/6 "/>
</bind>
</comp>

<comp id="532" class="1007" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="0" index="2" bw="16" slack="0"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58/4 sext_ln58/6 add_ln58/6 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="0"/>
<pin id="544" dir="0" index="2" bw="16" slack="0"/>
<pin id="545" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59/4 zext_ln59/6 add_ln59/6 "/>
</bind>
</comp>

<comp id="550" class="1005" name="x_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="557" class="1005" name="p_read_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="1"/>
<pin id="559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="p_read_4_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="572" class="1005" name="x_6_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="1"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_6 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln54_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="22" slack="1"/>
<pin id="579" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="585" class="1005" name="y_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="590" class="1005" name="zext_ln54_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="in_channels_ch1_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="22" slack="1"/>
<pin id="600" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="in_channels_ch3_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="22" slack="1"/>
<pin id="605" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="in_channels_ch2_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="22" slack="1"/>
<pin id="610" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="R_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="3"/>
<pin id="615" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="619" class="1005" name="B_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="2"/>
<pin id="621" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="626" class="1005" name="zext_ln57_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="1"/>
<pin id="628" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="632" class="1005" name="zext_ln57_6_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="1"/>
<pin id="634" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57_6 "/>
</bind>
</comp>

<comp id="637" class="1005" name="G_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="644" class="1005" name="zext_ln57_7_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="13" slack="1"/>
<pin id="646" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57_7 "/>
</bind>
</comp>

<comp id="649" class="1005" name="mul_ln58_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="sub_ln58_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln58 "/>
</bind>
</comp>

<comp id="659" class="1005" name="mul_ln59_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln59_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="add_ln59_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="14" slack="1"/>
<pin id="666" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="trunc_ln_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="674" class="1005" name="trunc_ln5_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="679" class="1005" name="trunc_ln6_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="131" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="163" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="170" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="177" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="218" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="218" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="236" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="248" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="206" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="206" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="206" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="305"><net_src comp="138" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="144" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="310" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="343" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="339" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="310" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="350" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="80" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="376" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="86" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="413"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="424"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="421" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="410" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="442" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="92" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="94" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="472" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="94" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="509"><net_src comp="104" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="510"><net_src comp="505" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="515"><net_src comp="106" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="516"><net_src comp="511" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="521"><net_src comp="106" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="522"><net_src comp="517" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="528"><net_src comp="306" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="322" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="523" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="537"><net_src comp="302" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="326" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="540"><net_src comp="532" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="546"><net_src comp="302" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="364" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="553"><net_src comp="108" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="560"><net_src comp="112" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="566"><net_src comp="118" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="575"><net_src comp="226" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="580"><net_src comp="256" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="588"><net_src comp="277" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="593"><net_src comp="292" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="601"><net_src comp="124" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="606"><net_src comp="131" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="611"><net_src comp="150" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="616"><net_src comp="138" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="622"><net_src comp="144" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="629"><net_src comp="302" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="635"><net_src comp="306" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="640"><net_src comp="157" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="647"><net_src comp="322" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="652"><net_src comp="326" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="657"><net_src comp="358" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="662"><net_src comp="364" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="667"><net_src comp="397" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="672"><net_src comp="457" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="677"><net_src comp="477" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="682"><net_src comp="495" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="517" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {8 }
	Port: out_channels_ch2 | {8 }
	Port: out_channels_ch3 | {8 }
 - Input state : 
	Port: rgb2yuv.1 : in_channels_ch1 | {3 4 }
	Port: rgb2yuv.1 : in_channels_ch2 | {4 5 }
	Port: rgb2yuv.1 : in_channels_ch3 | {3 4 }
	Port: rgb2yuv.1 : p_read | {1 }
	Port: rgb2yuv.1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln49 : 1
	State 2
		icmp_ln49 : 1
		x_6 : 1
		br_ln49 : 2
		trunc_ln54 : 1
		tmp_cast : 2
		trunc_ln54_1 : 1
		tmp_3_cast : 2
		add_ln54 : 3
		mrv_1 : 1
		ret_ln65 : 2
	State 3
		icmp_ln52 : 1
		y : 1
		br_ln52 : 2
		zext_ln54 : 1
		add_ln54_1 : 2
		zext_ln54_1 : 3
		in_channels_ch1_addr : 4
		in_channels_ch3_addr : 4
		R : 5
		B : 5
	State 4
		G : 1
		zext_ln57 : 1
		zext_ln57_6 : 1
		mul_ln57 : 2
		mul_ln58 : 2
		mul_ln59 : 2
	State 5
	State 6
		add_ln57_3 : 1
		zext_ln57_7 : 2
		add_ln57_4 : 3
		sext_ln58 : 1
		mul_ln58_1 : 1
		zext_ln58 : 1
		zext_ln58_1 : 1
		zext_ln58_2 : 1
		sub_ln58 : 2
		add_ln58 : 2
		zext_ln59 : 1
		mul_ln59_1 : 1
		sub_ln59 : 2
		sext_ln59 : 3
		zext_ln59_1 : 1
		sub_ln59_1 : 4
		add_ln59 : 2
		add_ln59_1 : 5
	State 7
		zext_ln57_1 : 1
		zext_ln57_2 : 1
		zext_ln57_5 : 1
		add_ln57 : 2
		add_ln57_1 : 3
		zext_ln57_8 : 1
		add_ln57_2 : 4
		trunc_ln : 5
		add_ln58_2 : 1
		trunc_ln5 : 2
		add_ln59_2 : 1
		trunc_ln6 : 2
	State 8
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      x_6_fu_226      |    0    |    0    |    23   |
|          |    add_ln54_fu_256   |    0    |    0    |    29   |
|          |       y_fu_277       |    0    |    0    |    23   |
|          |   add_ln54_1_fu_287  |    0    |    0    |    29   |
|          |   add_ln57_3_fu_316  |    0    |    0    |    14   |
|          |   add_ln59_1_fu_397  |    0    |    0    |    14   |
|    add   |    add_ln57_fu_436   |    0    |    0    |    20   |
|          |   add_ln57_1_fu_442  |    0    |    0    |    14   |
|          |   add_ln57_2_fu_451  |    0    |    0    |    14   |
|          |   add_ln58_1_fu_467  |    0    |    0    |    14   |
|          |   add_ln58_2_fu_472  |    0    |    0    |    14   |
|          |   add_ln59_2_fu_490  |    0    |    0    |    23   |
|          |       Y_fu_505       |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln58_1_fu_326  |    0    |    0    |    41   |
|          |   mul_ln59_1_fu_364  |    0    |    0    |    41   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln58_fu_358   |    0    |    0    |    20   |
|    sub   |    sub_ln59_fu_370   |    0    |    0    |    12   |
|          |   sub_ln59_1_fu_391  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln49_fu_221   |    0    |    0    |    13   |
|          |   icmp_ln52_fu_272   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    xor   |       U_fu_511       |    0    |    0    |    8    |
|          |       V_fu_517       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_523      |    1    |    0    |    0    |
|  muladd  |      grp_fu_532      |    1    |    0    |    0    |
|          |      grp_fu_541      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | p_read_3_read_fu_112 |    0    |    0    |    0    |
|          | p_read_4_read_fu_118 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln54_fu_232  |    0    |    0    |    0    |
|          |  trunc_ln54_1_fu_244 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_cast_fu_236   |    0    |    0    |    0    |
|          |   tmp_3_cast_fu_248  |    0    |    0    |    0    |
|          |    shl_ln1_fu_332    |    0    |    0    |    0    |
|bitconcatenate|   shl_ln58_1_fu_343  |    0    |    0    |    0    |
|          |    shl_ln2_fu_380    |    0    |    0    |    0    |
|          |     shl_ln_fu_403    |    0    |    0    |    0    |
|          |   shl_ln57_1_fu_414  |    0    |    0    |    0    |
|          |   shl_ln57_2_fu_425  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|insertvalue|      mrv_fu_262      |    0    |    0    |    0    |
|          |     mrv_1_fu_267     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln54_fu_283   |    0    |    0    |    0    |
|          |  zext_ln54_1_fu_292  |    0    |    0    |    0    |
|          |   zext_ln57_fu_302   |    0    |    0    |    0    |
|          |  zext_ln57_6_fu_306  |    0    |    0    |    0    |
|          |  zext_ln57_3_fu_310  |    0    |    0    |    0    |
|          |  zext_ln57_4_fu_313  |    0    |    0    |    0    |
|          |  zext_ln57_7_fu_322  |    0    |    0    |    0    |
|   zext   |   zext_ln58_fu_339   |    0    |    0    |    0    |
|          |  zext_ln58_1_fu_350  |    0    |    0    |    0    |
|          |  zext_ln58_2_fu_354  |    0    |    0    |    0    |
|          |  zext_ln59_1_fu_387  |    0    |    0    |    0    |
|          |  zext_ln57_1_fu_410  |    0    |    0    |    0    |
|          |  zext_ln57_2_fu_421  |    0    |    0    |    0    |
|          |  zext_ln57_5_fu_432  |    0    |    0    |    0    |
|          |  zext_ln57_8_fu_448  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln59_fu_376   |    0    |    0    |    0    |
|          |  sext_ln59_1_fu_487  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_457   |    0    |    0    |    0    |
|partselect|   trunc_ln5_fu_477   |    0    |    0    |    0    |
|          |   trunc_ln6_fu_495   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   416   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_619         |    8   |
|          G_reg_637         |    8   |
|          R_reg_613         |    8   |
|      add_ln54_reg_577      |   22   |
|     add_ln59_1_reg_664     |   14   |
|in_channels_ch1_addr_reg_598|   22   |
|in_channels_ch2_addr_reg_608|   22   |
|in_channels_ch3_addr_reg_603|   22   |
|     mul_ln58_1_reg_649     |   16   |
|     mul_ln59_1_reg_659     |   16   |
|      p_read_3_reg_557      |   16   |
|      p_read_4_reg_563      |   16   |
|      sub_ln58_reg_654      |   16   |
|      trunc_ln5_reg_674     |    8   |
|      trunc_ln6_reg_679     |    8   |
|      trunc_ln_reg_669      |    8   |
|         x_6_reg_572        |   16   |
|          x_reg_550         |   16   |
|        y_02_reg_202        |   16   |
|          y_reg_585         |   16   |
|     zext_ln54_1_reg_590    |   64   |
|     zext_ln57_6_reg_632    |   13   |
|     zext_ln57_7_reg_644    |   13   |
|      zext_ln57_reg_626     |   15   |
+----------------------------+--------+
|            Total           |   399  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_144 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_523    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_532    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_532    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_541    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_541    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  || 12.8233 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   416  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   77   |
|  Register |    -   |    -   |   399  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   399  |   493  |
+-----------+--------+--------+--------+--------+
