Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 19:27:39 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  183         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (119)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (119)
--------------------------------
 There are 119 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.619        0.000                      0                   77        0.157        0.000                      0                   77        0.889        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.619        0.000                      0                   77        0.157        0.000                      0                   77        0.889        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.586ns (73.990%)  route 0.558ns (26.010%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.657 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.666    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.931 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.931    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_1
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 1.511ns (73.047%)  route 0.558ns (26.953%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.657 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.666    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.856 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/CO[2]
                         net (fo=1, routed)           0.000     2.856    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/facout_s2
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.046     3.536    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg
  -------------------------------------------------------------------
                         required time                          3.536    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.502ns (72.929%)  route 0.558ns (27.071%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.657 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.666    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.847 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.847    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_2
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.488ns (73.031%)  route 0.549ns (26.969%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.824 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.824    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_5
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.483ns (72.965%)  route 0.549ns (27.035%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.819 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.819    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_3
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.423ns (72.142%)  route 0.549ns (27.858%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.759 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.759    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_4
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 1.404ns (71.871%)  route 0.549ns (28.129%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.740 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.740    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_6
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 1.390ns (71.668%)  route 0.549ns (28.332%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.726 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.726    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_9
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 1.385ns (71.595%)  route 0.549ns (28.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.721 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.721    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_7
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.325ns (70.686%)  route 0.549ns (29.314%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.661 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.661    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_8
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  0.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X59Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[29]/Q
                         net (fo=1, routed)           0.108     0.640    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/p_0_in[7]
    SLICE_X59Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X59Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s2_reg[7]/C
                         clock pessimism              0.000     0.411    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.072     0.483    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[8]/Q
                         net (fo=1, routed)           0.108     0.640    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1[8]
    SLICE_X56Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[8]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.070     0.481    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.477%)  route 0.113ns (44.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y78         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[32]/Q
                         net (fo=1, routed)           0.113     0.644    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1[32]
    SLICE_X56Y78         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y78         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[10]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.071     0.482    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.477%)  route 0.113ns (44.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[23]/Q
                         net (fo=1, routed)           0.113     0.644    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1[23]
    SLICE_X56Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[1]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.071     0.482    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.477%)  route 0.113ns (44.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1_reg[27]/Q
                         net (fo=1, routed)           0.113     0.644    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s1[27]
    SLICE_X56Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[5]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.071     0.482    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[14]/Q
                         net (fo=1, routed)           0.114     0.645    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1[14]
    SLICE_X56Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.070     0.481    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[18]/Q
                         net (fo=1, routed)           0.114     0.645    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1[18]
    SLICE_X56Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.070     0.481    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[2]/Q
                         net (fo=1, routed)           0.114     0.645    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1[2]
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[2]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.070     0.481    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y65         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[6]/Q
                         net (fo=1, routed)           0.114     0.645    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1[6]
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.070     0.481    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[11]/Q
                         net (fo=1, routed)           0.110     0.642    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1[11]
    SLICE_X56Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]/C
                         clock pessimism              0.000     0.411    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.066     0.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X56Y70  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X56Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X56Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X56Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X56Y70  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X56Y70  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X56Y70  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X56Y70  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y73  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X57Y74  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.201ns  (logic 1.494ns (46.672%)  route 1.707ns (53.328%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.021 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[59]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[59]_INST_0_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.201 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[63]_INST_0/O[0]
                         net (fo=0)                   0.787     3.988    ap_return[63]
                                                                      r  ap_return[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.188ns  (logic 1.481ns (46.455%)  route 1.707ns (53.545%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.188 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[59]_INST_0/O[1]
                         net (fo=0)                   0.787     3.975    ap_return[60]
                                                                      r  ap_return[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.183ns  (logic 1.476ns (46.371%)  route 1.707ns (53.629%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.183 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[59]_INST_0/O[3]
                         net (fo=0)                   0.787     3.970    ap_return[62]
                                                                      r  ap_return[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 1.416ns (45.340%)  route 1.707ns (54.660%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.123 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[59]_INST_0/O[2]
                         net (fo=0)                   0.787     3.910    ap_return[61]
                                                                      r  ap_return[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.103ns  (logic 1.396ns (44.988%)  route 1.707ns (55.012%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.103 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[59]_INST_0/O[0]
                         net (fo=0)                   0.787     3.890    ap_return[59]
                                                                      r  ap_return[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.090ns  (logic 1.383ns (44.757%)  route 1.707ns (55.243%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.090 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/O[1]
                         net (fo=0)                   0.787     3.877    ap_return[56]
                                                                      r  ap_return[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.085ns  (logic 1.378ns (44.667%)  route 1.707ns (55.333%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.085 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/O[3]
                         net (fo=0)                   0.787     3.872    ap_return[58]
                                                                      r  ap_return[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.025ns  (logic 1.318ns (43.570%)  route 1.707ns (56.430%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.025 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/O[2]
                         net (fo=0)                   0.787     3.812    ap_return[57]
                                                                      r  ap_return[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.005ns  (logic 1.298ns (43.194%)  route 1.707ns (56.806%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.005 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[55]_INST_0/O[0]
                         net (fo=0)                   0.787     3.792    ap_return[55]
                                                                      r  ap_return[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.992ns  (logic 1.285ns (42.947%)  route 1.707ns (57.053%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/bin_s2_reg[3]/Q
                         net (fo=1, routed)           0.920     2.055    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/Q[3]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.242     2.297 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_i_1_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.629 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.629    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[43]_INST_0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.727 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.727    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[47]_INST_0_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.992 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u3/ap_return[51]_INST_0/O[1]
                         net (fo=0)                   0.787     3.779    ap_return[52]
                                                                      r  ap_return[52] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[0]/Q
                         net (fo=0)                   0.390     0.922    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[10]/Q
                         net (fo=0)                   0.390     0.922    ap_return[10]
                                                                      r  ap_return[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[11]/Q
                         net (fo=0)                   0.390     0.922    ap_return[11]
                                                                      r  ap_return[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[12]/Q
                         net (fo=0)                   0.390     0.922    ap_return[12]
                                                                      r  ap_return[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[13]/Q
                         net (fo=0)                   0.390     0.922    ap_return[13]
                                                                      r  ap_return[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[14]/Q
                         net (fo=0)                   0.390     0.922    ap_return[14]
                                                                      r  ap_return[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[15]/Q
                         net (fo=0)                   0.390     0.922    ap_return[15]
                                                                      r  ap_return[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[16]/Q
                         net (fo=0)                   0.390     0.922    ap_return[16]
                                                                      r  ap_return[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[17]/Q
                         net (fo=0)                   0.390     0.922    ap_return[17]
                                                                      r  ap_return[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            ap_return[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[18]/Q
                         net (fo=0)                   0.390     0.922    ap_return[18]
                                                                      r  ap_return[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 1.135ns (59.053%)  route 0.787ns (40.947%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.922 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_1
    SLICE_X57Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[20]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.908ns  (logic 1.121ns (58.753%)  route 0.787ns (41.247%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.908 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_4
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[17]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.903ns  (logic 1.116ns (58.644%)  route 0.787ns (41.356%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.903 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_2
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[19]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.873ns  (logic 1.086ns (57.982%)  route 0.787ns (42.018%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.741 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.741    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.873 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[20]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.873    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/facout_s1
    SLICE_X57Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s1_reg/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.843ns  (logic 1.056ns (57.298%)  route 0.787ns (42.702%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.843 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_3
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[18]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.824ns  (logic 1.037ns (56.853%)  route 0.787ns (43.147%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.643 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.643    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.824 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_5
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[16]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 1.023ns (56.519%)  route 0.787ns (43.481%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.810 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_8
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[13]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.805ns  (logic 1.018ns (56.399%)  route 0.787ns (43.601%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.805 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_6
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[15]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.958ns (54.900%)  route 0.787ns (45.100%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.745 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.745    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_7
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[14]/C

Slack:                    inf
  Source:                 vram_read[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 0.939ns (54.403%)  route 0.787ns (45.597%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vram_read[1] (IN)
                         net (fo=0)                   0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/vram_read[1]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1[3]_i_4_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.349 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.349    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[3]_i_1_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.447 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.447    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[7]_i_1_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.545 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.545    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[11]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.726 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1/sum_s1_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.726    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u1_n_9
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     0.748    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s1_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indat[21]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[21] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[21]
    SLICE_X56Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[0]/C

Slack:                    inf
  Source:                 indat[31]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[31] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[31]
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[10]/C

Slack:                    inf
  Source:                 indat[32]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[32] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[32]
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[11]/C

Slack:                    inf
  Source:                 indat[33]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[33] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[33]
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[12]/C

Slack:                    inf
  Source:                 indat[34]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[34] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[34]
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[13]/C

Slack:                    inf
  Source:                 indat[35]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[35] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[35]
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[14]/C

Slack:                    inf
  Source:                 indat[36]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[36] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[36]
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[15]/C

Slack:                    inf
  Source:                 indat[37]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[37] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[37]
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[16]/C

Slack:                    inf
  Source:                 indat[38]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[38] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[38]
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[17]/C

Slack:                    inf
  Source:                 indat[39]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indat[39] (IN)
                         net (fo=0)                   0.390     0.390    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/indat[39]
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.411     0.411    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[18]/C





