Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ser/src/zz/unnamed.qsys --block-symbol-file --output-directory=/home/ser/src/zz/unnamed --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading zz/unnamed.qsys
Progress: Reading input file
Progress: Adding dsp_0 [dsp 1.0]
Progress: Parameterizing module dsp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ser/src/zz/unnamed.qsys --synthesis=VERILOG --output-directory=/home/ser/src/zz/unnamed/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading zz/unnamed.qsys
Progress: Reading input file
Progress: Adding dsp_0 [dsp 1.0]
Progress: Parameterizing module dsp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: dsp_0: "unnamed" instantiated dsp "dsp_0"
Info: unnamed: Done "unnamed" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
