Simulation Model Generator
Xilinx EDK 9.2.02 EDK_Jm_SP2.3
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Command Line: simgen -p virtex5 -lang vhdl -lp ../../../../../ -s mti -X
/home/luebbers/work/simlibs/ISE_Lib -E /home/luebbers/work/simlibs/EDK_Lib -m
behavioral bfm_system.mhs 

MHS file              : /.../bfmsim_xps_osif_v2_01_a/bfm_system.mhs
Language (-lang)      : VHDL 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ModelSim (MTI)
Part (-p) [ family ]  : virtex5 [ virtex5 ]
Output directory (-od):
/home/luebbers/work/reconos/branches/reconos_plbv46/hw/templates/bfmsim_xps_osif
_v2_01_a/

Edklib (-E) : /home/luebbers/work/simlibs/EDK_Lib/
Xlib (-X)   : /home/luebbers/work/simlibs/ISE_Lib/

Library Path (-lp): /home/luebbers/work/reconos/


Simulation Model Generator started ...

Reading MHS file ...
lp : /home/luebbers/work/reconos/

Reading MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


WARNING:MDT - Peripheral bfm_memory is not connected to any of the processors in
   the system. Check for the following reasons.
   1. bfm_memory is not connected to any of the buses connected to a processor. 
   2. bfm_memory does not have adresses set correctly. 
   3. bfm_memory's address is not within any of the bridge windows connected to
   a processor.


Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:bfm_memory INSTANCE:plbv46_slave_bfm -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxBFMinterface/pcores/plbv46_slave_bfm_v1_00_a/
   data/plbv46_slave_bfm_v2_1_0.mpd line 32 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:bfm_monitor INSTANCE:plbv46_monitor_bfm -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxBFMinterface/pcores/plbv46_monitor_bfm_v1_00_
   a/data/plbv46_monitor_bfm_v2_1_0.mpd line 60 - tool is overriding PARAMETER
   C_MON_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:bfm_monitor INSTANCE:plbv46_monitor_bfm -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxBFMinterface/pcores/plbv46_monitor_bfm_v1_00_
   a/data/plbv46_monitor_bfm_v2_1_0.mpd line 61 - tool is overriding PARAMETER
   C_MON_PLB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/data/pl
   b_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/data/pl
   b_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 1
INFO:MDT - IPNAME:plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/data/pl
   b_v46_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:plb_bus INSTANCE:plb_v46 -
   /opt/Xilinx/EDK/9.2.02/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/data/pl
   b_v46_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:MDT - IPNAME:my_core INSTANCE:xps_osif_tb -
   /home/luebbers/work/reconos/branches/reconos_plbv46/hw/templates/bfmsim_xps_o
   sif_v2_01_a/pcores/xps_osif_tb_v2_01_a/data/xps_osif_tb_v2_1_0.mpd line 38 -
   tool is overriding PARAMETER C_MPLB_SMALLEST_SLAVE value to 128

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_bus -
/home/luebbers/work/reconos/branches/reconos_plbv46/hw/templates/bfmsim_xps_osif
_v2_01_a/bfm_system.mhs line 51 - 2 master(s) : 1 slave(s)

Check port drivers...

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk' is not specified. Clock
   DRCs will not be performed for IPs connected to that clock port. 


Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:MDT - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!

Writing HDL ...

Generating simulator compile script ...

Using the following precompiled EDK libraries:
  /home/luebbers/work/simlibs/EDK_Lib/plbv46_bfm/
  /home/luebbers/work/simlibs/EDK_Lib/plbv46_master_bfm_v1_00_a/
  /home/luebbers/work/simlibs/EDK_Lib/plbv46_slave_bfm_v1_00_a/
  /home/luebbers/work/simlibs/EDK_Lib/plbv46_monitor_bfm_v1_00_a/
  /home/luebbers/work/simlibs/EDK_Lib/bfm_synch_v1_00_a/
  /home/luebbers/work/simlibs/EDK_Lib/proc_common_v2_00_a/
  /home/luebbers/work/simlibs/EDK_Lib/plb_v46_v1_00_a/
  /home/luebbers/work/simlibs/EDK_Lib/plbv46_master_burst_v1_00_a/


Generating simulator helper scripts ...
Simulation Model Generator done!

