# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /home/ashinashell/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X4.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:04:51 on Feb 23,2026
# vcom -reportprogress 300 -93 -work work /home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX4X4
# -- Compiling architecture behavior of MUX4X4
# End time: 20:04:51 on Feb 23,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:04:51 on Feb 23,2026
# vcom -reportprogress 300 -93 -work work /home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX8X16
# -- Compiling architecture behavior of MUX8X16
# ** Error: /home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd(33): (vcom-1436) Actual expression (aggregate) of formal "CON" is not globally static.
# ** Note: /home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd(57): VHDL Compiler exiting
# End time: 20:04:51 on Feb 23,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/ashinashell/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vcom failed.
# Error in macro ./Lab4_run_msim_rtl_vhdl.do line 9
# /home/ashinashell/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work work {/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd}"
# 
# stdin: <EOF>
