#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 25 17:16:09 2024
# Process ID: 12964
# Current directory: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/top.vds
# Journal file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 449.668 ; gain = 157.441
Command: synth_design -top top -part xczu9eg-ffvb1156-3-e
Starting synth_design
INFO: [IP_Flow 19-5177] IP axi4_stream_sfp_ethernet_controller will be generated with higher license level.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10508 
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v3_1_0_cl73autoneg_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:186323]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v3_1_0_cl73autoneg_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:186345]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v3_1_0_cl73autoneg_10G_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:190130]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v3_1_0_cl73autoneg_10G_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:190152]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v3_1_0_32b_cl73autoneg_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:224391]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v3_1_0_32b_cl73autoneg_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:224411]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v1_0_xilinx_cl73autoneg_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:278451]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v1_0_xilinx_cl73autoneg_an_pcontrol with formal parameter declaration list [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/hdl/xxv_ethernet_v3_1_vl_rfs.sv:278462]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1711.293 ; gain = 223.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/programming/RLCBC_BROD/project/rtl/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [D:/programming/RLCBC_BROD/project/rtl/clock_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (2#1) [D:/programming/RLCBC_BROD/project/rtl/clock_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_wrapper' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:53]
	Parameter C_LINE_RATE bound to: 10 - type: integer 
	Parameter C_NUM_OF_CORES bound to: 1 - type: integer 
	Parameter C_CLOCKING bound to: Asynchronous - type: string 
	Parameter C_DATA_PATH_INTERFACE bound to: AXI Stream - type: string 
	Parameter C_BASE_R_KR bound to: BASE-R - type: string 
	Parameter C_INCLUDE_FEC_LOGIC bound to: 0 - type: integer 
	Parameter C_INCLUDE_RSFEC_LOGIC bound to: 0 - type: integer 
	Parameter C_INCLUDE_HYBRID_CMAC_RSFEC_LOGIC bound to: 0 - type: string 
	Parameter C_INCLUDE_AUTO_NEG_LT_LOGIC bound to: None - type: string 
	Parameter C_INCLUDE_USER_FIFO bound to: 1 - type: string 
	Parameter C_ENABLE_TX_FLOW_CONTROL_LOGIC bound to: 0 - type: integer 
	Parameter C_ENABLE_RX_FLOW_CONTROL_LOGIC bound to: 0 - type: integer 
	Parameter C_ENABLE_TIME_STAMPING bound to: 0 - type: integer 
	Parameter C_PTP_OPERATION_MODE bound to: 2 - type: integer 
	Parameter C_PTP_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter C_TX_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_ENABLE_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_GT_REF_CLK_FREQ bound to: 322.265625 - type: double 
	Parameter C_GT_DRP_CLK bound to: 100 - type: integer 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y0 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y1 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y2 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y3 - type: string 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNTRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_RUNTIME_SWITCH bound to: 0 - type: integer 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 1 - type: integer 
	Parameter MASTER_WATCHDOG_TIMER_RESET bound to: 29'b00101100101101000001011110000 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33128]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (3#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33128]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_common_wrapper' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_common_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gthe4_common' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/gtwizard_ultrascale_v1_7_gthe4_common.v:55]
	Parameter GTHE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTHE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTHE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTHE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_BIAS_CFG2 bound to: 16'b0000000100100100 
	Parameter GTHE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter GTHE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter GTHE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000 
	Parameter GTHE4_COMMON_PPF1_CFG bound to: 16'b0000011000000000 
	Parameter GTHE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTHE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter GTHE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter GTHE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTHE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTHE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTHE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000011 
	Parameter GTHE4_COMMON_QPLL0_CP bound to: 10'b0011111111 
	Parameter GTHE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter GTHE4_COMMON_QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter GTHE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter GTHE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL0_LPF bound to: 10'b1000111111 
	Parameter GTHE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter GTHE4_COMMON_QPLL0_PCI_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTHE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTHE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter GTHE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter GTHE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTHE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter GTHE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter GTHE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000011 
	Parameter GTHE4_COMMON_QPLL1_CP bound to: 10'b0011111111 
	Parameter GTHE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter GTHE4_COMMON_QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter GTHE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL1_LPF bound to: 10'b1000011111 
	Parameter GTHE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter GTHE4_COMMON_QPLL1_PCI_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTHE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTHE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTHE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTHE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTHE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTHE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTHE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTHE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTHE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTHE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_BGRCALOVRD_VAL bound to: 5'b11111 
	Parameter GTHE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTHE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTHE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLL0PD_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_COMMON_QPLL0RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1PD_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_COMMON_QPLL1RESET_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTHE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTHE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTHE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTHE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_TCONGPI_VAL bound to: 10'b0000000000 
	Parameter GTHE4_COMMON_TCONPOWERUP_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_TCONRESET_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_TCONRSVDIN1_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_TCONGPI_TIE_EN bound to: 10'b0000000000 
	Parameter GTHE4_COMMON_TCONPOWERUP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_TCONRESET_TIE_EN bound to: 2'b00 
	Parameter GTHE4_COMMON_TCONRSVDIN1_TIE_EN bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:18090]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000011000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL0_CP bound to: 10'b0011111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b1000111111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL1_CP bound to: 10'b0011111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b1000011111 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (4#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:18090]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gthe4_common' (5#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/gtwizard_ultrascale_v1_7_gthe4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper' (6#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_common_wrapper' (7#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_common_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (8#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_ultrascale_tx_userclk' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_ultrascale_tx_userclk.v:62]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 2 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 1 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_ultrascale_tx_userclk' (9#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_ultrascale_tx_userclk.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_ultrascale_rx_userclk' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_ultrascale_rx_userclk.v:62]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 2 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 1 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_ultrascale_rx_userclk' (10#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_ultrascale_rx_userclk.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_gt' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gtwizard_top' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: double 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: double 
	Parameter C_GT_TYPE bound to: 2 - type: integer 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: double 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 312.500000 - type: double 
	Parameter C_RX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 156.250000 - type: double 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 312.500000 - type: double 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: double 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: double 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 312.500000 - type: double 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 10.312500 - type: double 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 312.500000 - type: double 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 156.250000 - type: double 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 312.500000 - type: double 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 156.250000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: double 
	Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: double 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: double 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001000000011101 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000101001 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001101101011111100101 
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gthe4_channel_wrapper' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt_gthe4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gthe4_channel' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTHE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTHE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CAPBYPASS_FORCE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTHE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter GTHE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter GTHE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter GTHE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_GEARBOX_MODE bound to: 5'b10001 
	Parameter GTHE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE4_CHANNEL_LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_RG_CTRL bound to: 4'b1110 
	Parameter GTHE4_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTHE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTHE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTHE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000000101101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTHE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111010000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter GTHE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTHE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter GTHE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTHE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTHE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter GTHE4_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_SEL_LC bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_STARTCODE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter GTHE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter GTHE4_CHANNEL_RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b011 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DIV2_MODE_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EN_HI_LR bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_CFG bound to: 16.500000 - type: double 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b1001 
	Parameter GTHE4_CHANNEL_RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTHE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_VREG_CTRL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE4_CHANNEL_RX_XMODE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTHE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTHE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TEMPERATURE_PAR bound to: 4'b0010 
	Parameter GTHE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter GTHE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTHE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTHE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTHE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPI_CFG bound to: 16'b0000000001010100 
	Parameter GTHE4_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG3 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_CFG4 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_CFG5 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE4_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE4_CHANNEL_TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter GTHE4_CHANNEL_TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter GTHE4_CHANNEL_TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_CFG bound to: 16.500000 - type: double 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_VREG_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TX_VREG_PDB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTHE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTHE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTHE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTHE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTHE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTHE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTHE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_CHANNEL_CPLLRESET_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:16898]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b10001 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000000101101001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010000 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010000 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111010000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 16.500000 - type: double 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1001 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1010 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b01 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 16.500000 - type: double 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (11#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:16898]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gthe4_channel' (12#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gthe4_channel_wrapper' (13#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:88]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:89]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:89]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:90]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:90]
INFO: [Synth 8-226] default block is never used [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood' (14#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_bit_synchronizer' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_bit_synchronizer' (15#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 125.000000 - type: double 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 10.312500 - type: double 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001101101011111100101 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_synchronizer' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_synchronizer' (16#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer' (17#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset' (18#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4' (19#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_gt_gtwizard_top' (20#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_gt' (21#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_cdc_sync' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1015]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1021]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1022]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_cdc_sync' (22#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1015]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_retiming_sync' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1047]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_retiming_sync' (23#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1047]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_retiming_sync__parameterized0' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1047]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_retiming_sync__parameterized0' (23#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1047]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_retiming_sync__parameterized1' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1047]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_retiming_sync__parameterized1' (23#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:1047]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller_top' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_top.v:53]
	Parameter SERDES_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (43#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_top' (71#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller_wrapper' (72#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/xxv_ethernet_v3_1_0/axi4_stream_sfp_ethernet_controller_wrapper.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller' (73#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ethernet' (74#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:1]
INFO: [Synth 8-6157] synthesizing module 'status_led_control' [D:/programming/RLCBC_BROD/project/rtl/status_led_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'status_led_control' (75#1) [D:/programming/RLCBC_BROD/project/rtl/status_led_control.v:1]
WARNING: [Synth 8-3848] Net global_reset in module/entity top does not have driver. [D:/programming/RLCBC_BROD/project/rtl/top.v:117]
INFO: [Synth 8-6155] done synthesizing module 'top' (76#1) [D:/programming/RLCBC_BROD/project/rtl/top.v:1]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_rx_axis_adapter has unconnected port rx_sop
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_rlane_fifo_RAM_C2_P1_W214_D8 has unconnected port rd
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_fcs_64_full has unconnected port i_sop
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_rx_64b66b_decoder has unconnected port ctl_rx_ignore_fcs
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_rx_core_destriper has unconnected port albuf_alignmarker
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_rx_core_lane has unconnected port serdes_headervalidin
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_ptp_tag_fifo_RAM_C1_P1_W16_D16_FL has unconnected port rd
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[14]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[13]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[12]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[11]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[10]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[9]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[8]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[7]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[6]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[5]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[4]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[3]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[2]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[1]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_max_packet_len[0]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[7]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[6]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[5]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[4]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[3]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[2]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[1]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port ctl_rx_min_packet_len[0]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port fcsstompedin
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[15]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[14]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[13]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[12]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[11]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[10]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[9]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[8]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[7]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[6]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[5]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[4]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[3]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[2]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[1]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port length_field[0]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_stats has unconnected port inrange_packet
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_64b66b_encoder has unconnected port sopin[0]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_parity_checker has unconnected port reset
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_serdes_refclk
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_serdes_refclk_reset
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port ena0in
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_gearbox_seq_e1[5]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_gearbox_seq_e1[4]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_gearbox_seq_e1[3]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_gearbox_seq_e1[2]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_gearbox_seq_e1[1]
WARNING: [Synth 8-3331] design xxv_ethernet_v3_1_0_mac_baser_axis_tx_core_lane has unconnected port tx_gearbox_seq_e1[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_userclk_tx_reset_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_userclk_rx_reset_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_buffbypass_tx_reset_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_buffbypass_tx_start_user_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_buffbypass_rx_reset_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_buffbypass_rx_start_user_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_reset_tx_done_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_reset_rx_done_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[17]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[16]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[15]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[14]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[13]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[12]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[11]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[10]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[9]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[8]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[7]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[6]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[5]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[4]
WARNING: [Synth 8-3331] design axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4 has unconnected port gtwiz_gthe4_cpll_cal_cnt_tol_in[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.934 . Memory (MB): peak = 1950.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_board.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_board.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.742 ; gain = 0.000
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
WARNING: [Timing 38-277] The instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/programming/RLCBC_BROD/dbg/constraints.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'CLK_156_25_P' completely overrides clock 'i_CLK_156_25_P'.
New: create_clock -period 6.400 -name CLK_156_25_P -waveform {0.000 3.200} [get_ports i_CLK_156_25_P], [D:/programming/RLCBC_BROD/dbg/constraints.xdc:6]
Previous: create_clock -period 6.400 [get_ports i_CLK_156_25_P], [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller.xdc:54]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/programming/RLCBC_BROD/dbg/constraints.xdc:105]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/programming/RLCBC_BROD/dbg/constraints.xdc:107]
Finished Parsing XDC File [D:/programming/RLCBC_BROD/dbg/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/programming/RLCBC_BROD/dbg/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-277] The instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_exceptions.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_exceptions.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1950.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 39 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1950.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst. (constraint file  D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/dont_touch.xdc, line 15).
Applied set_property DONT_TOUCH = true for ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst. (constraint file  D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/dont_touch.xdc, line 18).
Applied set_property DONT_TOUCH = true for ethernet_inst/axi4_stream_sfp_ethernet_controller_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-5546] ROM "tx_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_tx_xgmii_scrambler'
INFO: [Synth 8-802] inferred FSM for state register 'rx_decoder_state_d3_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_64b66b_decoder'
INFO: [Synth 8-5544] ROM "mtyout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_size_small" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_size_small" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preambleout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mtyout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_size_small" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_size_small" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preambleout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_pause_parser'
INFO: [Synth 8-802] inferred FSM for state register 'state0_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state1_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state3_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state4_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state5_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state6_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state7_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-802] inferred FSM for state register 'state8_reg' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_raddr_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ctl_tx_test_pattern_enable_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:178]
INFO: [Synth 8-4471] merging register 'ctl_tx_test_pattern_select_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:179]
INFO: [Synth 8-4471] merging register 'ctl_tx_data_pattern_select_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:180]
INFO: [Synth 8-4471] merging register 'ctl_tx_test_pattern_seed_b_reg[57:0]' into 'ctl_tx_test_pattern_seed_a_reg[57:0]' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:182]
INFO: [Synth 8-4471] merging register 'ctl_tx_fcs_ins_enable_reg' into 'ctl_tx_enable_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:184]
INFO: [Synth 8-4471] merging register 'ctl_tx_send_lfi_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:186]
INFO: [Synth 8-4471] merging register 'ctl_tx_send_rfi_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:187]
INFO: [Synth 8-4471] merging register 'ctl_tx_send_idle_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:188]
INFO: [Synth 8-4471] merging register 'ctl_tx_custom_preamble_enable_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:189]
INFO: [Synth 8-4471] merging register 'ctl_tx_ignore_fcs_reg' into 'ctl_tx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:190]
INFO: [Synth 8-4471] merging register 'ctl_rx_test_pattern_enable_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:214]
INFO: [Synth 8-4471] merging register 'ctl_rx_data_pattern_select_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:215]
INFO: [Synth 8-4471] merging register 'ctl_rx_delete_fcs_reg' into 'ctl_rx_enable_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:217]
INFO: [Synth 8-4471] merging register 'ctl_rx_ignore_fcs_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:218]
INFO: [Synth 8-4471] merging register 'ctl_rx_custom_preamble_enable_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:221]
INFO: [Synth 8-4471] merging register 'ctl_rx_check_sfd_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:222]
INFO: [Synth 8-4471] merging register 'ctl_rx_check_preamble_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:223]
INFO: [Synth 8-4471] merging register 'ctl_rx_process_lfi_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:224]
INFO: [Synth 8-4471] merging register 'ctl_rx_force_resync_reg' into 'ctl_rx_test_pattern_reg' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:225]
INFO: [Synth 8-4471] merging register 'rxoutclksel_in_reg[2:0]' into 'txoutclksel_in_reg[2:0]' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:254]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-6904] The RAM "xxv_ethernet_v3_1_0_mac_baser_axis_tx_lbus_adapter:/tx_1588_fifo_r_reg" of size (depth=40 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               11
*
                      S0 |                               01 |                               00
                      S1 |                               10 |                               01
                      S2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_tx_xgmii_scrambler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                               01 |                               00
                    RX_E |                               00 |                               11
                    RX_T |                               11 |                               10
                    RX_D |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_decoder_state_d3_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_64b66b_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
                      S5 |                              101 |                              101
                      S6 |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_pause_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state8_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state7_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state6_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state5_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state4_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state3_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state1_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state0_reg' using encoding 'sequential' in module 'xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "\ethernet_inst/axi4_stream_sfp_ethernet_controller_inst /inst/\i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE /\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER /i_TX_LBUS_ADAPTER/tx_1588_fifo_r_reg" of size (depth=40 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "i_TX_AXIS_ADAPTER/tx_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\ethernet_inst/axi4_stream_sfp_ethernet_controller_inst /inst/\i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE /\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_1588_fifo_r_reg " of size (depth=40 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/sys_reset_r_reg )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/txoutclksel_in_reg[0]' (FDPE) to 'ethernet_inst/txoutclksel_in_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/txoutclksel_in_reg[1] )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/txoutclksel_in_reg[2]' (FDPE) to 'ethernet_inst/ctl_tx_enable_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/qpllreset_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/gtwiz_reset_rx_datapath_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/gtwiz_reset_tx_datapath_r_reg )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_ipg_value_reg[0]' (FDCE) to 'ethernet_inst/ctl_tx_ipg_value_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_ipg_value_reg[1]' (FDCE) to 'ethernet_inst/ctl_tx_ipg_value_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_ipg_value_reg[2]' (FDCE) to 'ethernet_inst/ctl_tx_ipg_value_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_ipg_value_reg[3]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ethernet_inst/ctl_tx_enable_reg )
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[0]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[1]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[2]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[3]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[4]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[5]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[6]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[7]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[8]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[8]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[9]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[9]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[10]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[10]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[11]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[12]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[12]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[13]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[14]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[15]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[16]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[17]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[18]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[18]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[19]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[19]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[20]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[20]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[21]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[21]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[22]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[22]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[23]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[23]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[24]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[25]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[25]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[26]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[26]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[27]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[27]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[28]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[28]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[29]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[29]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[30]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[30]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[31]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[31]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[32]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[32]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[33]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[33]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[34]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[35]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[35]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[36]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[36]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[37]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[37]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[38]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[38]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[39]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[39]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[40]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[40]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[41]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[41]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[42]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[42]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[43]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[43]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[44]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[44]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[45]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[45]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[46]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[46]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[47]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[47]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[48]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[48]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[49]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[49]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[50]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[50]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[51]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[51]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[52]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[52]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[53]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[53]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[54]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[54]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[55]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[55]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[56]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[56]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[57]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_tx_test_pattern_seed_a_reg[57]' (FDCE) to 'ethernet_inst/ctl_tx_test_pattern_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/ctl_tx_test_pattern_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_preamblein_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tuser_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tkeep_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tlast_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_inst/tx_axis_tdata_reg[26] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[0]' (FDCE) to 'ethernet_inst/ctl_rx_min_packet_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[1]' (FDCE) to 'ethernet_inst/ctl_rx_min_packet_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[2]' (FDCE) to 'ethernet_inst/ctl_rx_min_packet_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[3]' (FDCE) to 'ethernet_inst/ctl_rx_min_packet_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[4]' (FDCE) to 'ethernet_inst/ctl_rx_min_packet_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[5]' (FDCE) to 'ethernet_inst/ctl_rx_min_packet_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[6]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_min_packet_len_reg[7]' (FDCE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[0]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[1]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[2]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[3]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[4]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[5]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[6]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[7]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[8]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[9]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[10]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[11]' (FDPE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[12]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[12]' (FDPE) to 'ethernet_inst/ctl_rx_enable_reg'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ctl_rx_max_packet_len_reg[13]' (FDCE) to 'ethernet_inst/ctl_rx_max_packet_len_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[30]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[31]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[27]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[28]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[29]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[26]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[23]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[24]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[25]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[21]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[22]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[19]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[20]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[18]' (FDE) to 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/tstampout_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state8_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state8_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state7_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state7_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state6_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state6_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state5_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state5_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state4_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state4_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state3_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state3_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state2_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state2_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state1_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state1_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state0_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state0_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_rx_pause_if.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:10 . Memory (MB): peak = 1950.742 ; gain = 462.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 2427.363 ; gain = 939.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:03:57 . Memory (MB): peak = 2568.648 ; gain = 1080.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_PAUSE_PARSER/FSM_sequential_state_reg[2]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_hsec_cores.
INFO: [Synth 8-3332] Sequential element (i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_PAUSE_PARSER/FSM_sequential_state_reg[1]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_hsec_cores.
INFO: [Synth 8-3332] Sequential element (i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_PAUSE_PARSER/FSM_sequential_state_reg[0]) is unused and will be removed from module xxv_ethernet_v3_1_0_mac_baser_axis_hsec_cores.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:03 ; elapsed = 00:04:09 . Memory (MB): peak = 2677.902 ; gain = 1190.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 25 on net \i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mty_p2_r [2]. Fanout reduced from 26 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:15 ; elapsed = 00:04:21 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:15 ; elapsed = 00:04:21 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:16 ; elapsed = 00:04:22 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:16 ; elapsed = 00:04:22 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     2|
|2     |BUFG_GT       |     5|
|3     |CARRY8        |    38|
|4     |GTHE4_CHANNEL |     1|
|5     |GTHE4_COMMON  |     1|
|6     |IBUFDS_GTE4   |     1|
|7     |LUT1          |   135|
|8     |LUT2          |   687|
|9     |LUT3          |   507|
|10    |LUT4          |   872|
|11    |LUT5          |   900|
|12    |LUT6          |  2671|
|13    |MUXF7         |    62|
|14    |RAM32M        |    22|
|15    |RAM64M8       |     1|
|16    |SRL16E        |   219|
|17    |FDCE          |    18|
|18    |FDPE          |    64|
|19    |FDRE          |  4695|
|20    |FDSE          |   183|
|21    |IBUF          |    14|
|22    |IBUFDS        |     2|
|23    |OBUF          |     9|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:16 ; elapsed = 00:04:22 . Memory (MB): peak = 2680.980 ; gain = 1193.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 516 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:17 ; elapsed = 00:03:58 . Memory (MB): peak = 2680.980 ; gain = 1193.098
Synthesis Optimization Complete : Time (s): cpu = 00:04:17 ; elapsed = 00:04:22 . Memory (MB): peak = 2680.980 ; gain = 1193.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 2690.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/BUFG_GT_SYNC for BUFG_GT ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/refclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2703.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
381 Infos, 133 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:36 ; elapsed = 00:04:44 . Memory (MB): peak = 2703.680 ; gain = 2198.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2703.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2703.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 17:21:19 2024...
