#--  Synopsys, Inc.
#--  Version I-2013.09L-SP1-1 
#--  Project file E:\work\controller_cpld\bld\controller_cpld\run_options.txt
#--  Written on Wed Feb 04 23:37:42 2015


#project files
add_file -verilog "E:/work/controller_cpld/bld/../src/efb_define_def.v"
add_file -verilog "E:/work/controller_cpld/bld/../src/UFM_WB_top.v"
add_file -verilog "E:/work/controller_cpld/bld/../ip/EFB_UFM.v"
add_file -verilog "E:/work/controller_cpld/bld/../ip/USR_MEM.v"
add_file -verilog "E:/work/controller_cpld/bld/../src/GPIO.v"
add_file -verilog "E:/work/controller_cpld/bld/../src/I2C.v"
add_file -verilog "E:/work/controller_cpld/bld/../src/TOP.v"
add_file -verilog "E:/work/controller_cpld/bld/../src/HEADER.v"
add_file -verilog "E:/work/controller_cpld/bld/../src/efb_top.v"



#implementation: "controller_cpld"
impl -add controller_cpld -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {E:/work/controller_cpld/bld}

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_1200ZE
set_option -package MG132C
set_option -speed_grade -2
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "TOP"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -RWCheckOnRam 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./controller_cpld_controller_cpld.edi"

#set log file 
set_option log_file "E:/work/controller_cpld/bld/controller_cpld/controller_cpld_controller_cpld.srf" 
impl -active "controller_cpld"
