module matrix(
	input clk_50;
	input[4:0] COL,
	output reg[4:0] ROW,
);

reg[2:0] state;
wire clock;

divider #(999) (clk_50, clock);

always @ (posedge clock)
    begin
        state <= state + 1;
        case(state)
            0: COL      <= 4'b1110;
            1: COL      <= 4'b1101;
            2: COL      <= 4'b1011;
            3: COL      <= 4'b0111;
            default:COL <= 4'b1111;
        endcase
    end

endmodule
	 