69d56b15a794 ("cxl/hdm: Fix && vs || bug")
8ce520fdea24 ("cxl/hdm: Use stored Component Register mappings to map HDM decoder capability")
dd22581f8953 ("cxl/core/regs: Rename @dev to @host in struct cxl_register_map")
19ab69a60e3b ("cxl/port: Store the port's Component Register mappings in struct cxl_port")
733b57f262b0 ("cxl/pci: Early setup RCH dport component registers from RCRB")
86917c560dcf ("cxl/mem: Prepare for early RCH dport component register setup")
f1d0525effc4 ("cxl/regs: Remove early capability checks in Component Register setup")
d076bb8c4cee ("cxl/pci: Refactor component register discovery for reuse")
573408049b75 ("cxl/core/regs: Add @dev to cxl_register_map")
7481653deef2 ("cxl: Rename 'uport' to 'uport_dev'")
227db57459e8 ("cxl: Rename member @dport of struct cxl_dport to @dport_dev")
0619337856c9 ("cxl/rch: Prepare for caching the MMIO mapped PCIe AER capability")
eb4663b07e13 ("cxl/acpi: Probe RCRB later during RCH downstream port creation")
