// Seed: 1793976514
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13
    , id_28,
    output wire id_14,
    output wand id_15,
    output tri0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input wand id_19,
    output tri1 id_20,
    output supply0 id_21,
    output wire id_22,
    input tri0 id_23,
    inout tri1 id_24,
    input tri0 id_25,
    input wor id_26
);
  logic [1 'h0 : 1 'b0] \id_29 ;
  assign module_1.id_21 = 0;
endmodule
module module_1 #(
    parameter id_21 = 32'd0
) (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input wire id_6,
    output wire id_7,
    output supply0 id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wand id_13,
    input wire id_14,
    output uwire id_15,
    input tri id_16,
    output supply1 id_17,
    input tri0 id_18
    , id_27,
    input tri1 id_19,
    output supply0 id_20,
    input tri _id_21,
    input supply0 id_22,
    inout wor id_23,
    input tri0 id_24,
    output wor id_25
);
  wire [id_21 : -1] id_28;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_17,
      id_11,
      id_12,
      id_19,
      id_8,
      id_14,
      id_10,
      id_10,
      id_17,
      id_23,
      id_1,
      id_2,
      id_8,
      id_25,
      id_15,
      id_0,
      id_14,
      id_18,
      id_17,
      id_13,
      id_25,
      id_11,
      id_23,
      id_19,
      id_16
  );
endmodule
