{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430786477156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 Patches 0.08a SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 Patches 0.08a SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430786477156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 08:41:16 2015 " "Processing started: Tue May 05 08:41:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430786477156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430786477156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430786477156 ""}
{ "Info" "IQEXE_INI_FILE" "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/quartus.ini " "Using INI file E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Quartus II" 0 -1 1430786477156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430786478678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479077 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_counter_30 " "Found entity 2: async_counter_30" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_1 " "Found entity 1: system_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_mm_interconnect_1.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_node.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_node " "Found entity 1: cra_ring_node" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/cra_ring_node.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_root " "Found entity 1: cra_ring_root" {  } { { "system/synthesis/submodules/cra_ring_root.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/cra_ring_root.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dilation.v 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/dilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 dilation_basic_block_0 " "Found entity 1: dilation_basic_block_0" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""} { "Info" "ISGN_ENTITY_NAME" "2 dilation_basic_block_1 " "Found entity 2: dilation_basic_block_1" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""} { "Info" "ISGN_ENTITY_NAME" "3 dilation_basic_block_2 " "Found entity 3: dilation_basic_block_2" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""} { "Info" "ISGN_ENTITY_NAME" "4 dilation_function " "Found entity 4: dilation_function" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""} { "Info" "ISGN_ENTITY_NAME" "5 dilation_function_wrapper " "Found entity 5: dilation_function_wrapper" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""} { "Info" "ISGN_ENTITY_NAME" "6 dilation_sys_cycle_time " "Found entity 6: dilation_sys_cycle_time" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_address_to_bankaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_address_to_bankaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_address_to_bankaddress " "Found entity 1: acl_address_to_bankaddress" {  } { { "system/synthesis/submodules/acl_address_to_bankaddress.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_address_to_bankaddress.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_arb2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479204 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_arb2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479204 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_arb2.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_arb_intf.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479207 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_arb_intf.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_atomics_arb_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_atomics_arb_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_atomics_arb_stall " "Found entity 1: acl_atomics_arb_stall" {  } { { "system/synthesis/submodules/acl_atomics_arb_stall.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_atomics_arb_stall.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_atomics_nostall.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_atomics_nostall.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_atomics_nostall " "Found entity 1: acl_atomics_nostall" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_atomics_nostall.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479215 ""} { "Info" "ISGN_ENTITY_NAME" "2 atomic_alu " "Found entity 2: atomic_alu" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_atomics_nostall.v" 1003 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_avm_to_ic.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "system/synthesis/submodules/acl_debug_mem.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_debug_mem.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_intf.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479230 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_intf.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479230 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_master_intf " "Found entity 3: acl_ic_master_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_intf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_master_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_master_endpoint " "Found entity 1: acl_ic_master_endpoint" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_master_endpoint.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_mem_router " "Found entity 1: acl_ic_mem_router" {  } { { "system/synthesis/submodules/acl_ic_mem_router.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_mem_router.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_rrp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_rrp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_rrp_reg " "Found entity 1: acl_ic_rrp_reg" {  } { { "system/synthesis/submodules/acl_ic_rrp_reg.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_rrp_reg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_endpoint " "Found entity 1: acl_ic_slave_endpoint" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_endpoint.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_rrp " "Found entity 1: acl_ic_slave_rrp" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_rrp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_wrp " "Found entity 1: acl_ic_slave_wrp" {  } { { "system/synthesis/submodules/acl_ic_slave_wrp.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_wrp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "system/synthesis/submodules/acl_ic_to_avm.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_to_avm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_wrp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_wrp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_reg " "Found entity 1: acl_ic_wrp_reg" {  } { { "system/synthesis/submodules/acl_ic_wrp_reg.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_wrp_reg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_id_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_id_iterator " "Found entity 1: acl_id_iterator" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_kernel_finish_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_kernel_finish_detector " "Found entity 1: acl_kernel_finish_detector" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_kernel_finish_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_ram_fifo.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_loop_limiter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multi_fanout_adaptor.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multi_fanout_adaptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multi_fanout_adaptor " "Found entity 1: acl_multi_fanout_adaptor" {  } { { "system/synthesis/submodules/acl_multi_fanout_adaptor.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_multi_fanout_adaptor.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "system/synthesis/submodules/acl_pipeline.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pipeline.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(46) " "Verilog HDL Declaration information at acl_pop.v(46): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "system/synthesis/submodules/acl_push.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "system/synthesis/submodules/acl_staging_reg.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_staging_reg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_stall_free_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_stall_free_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_stall_free_sink " "Found entity 1: acl_stall_free_sink" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "system/synthesis/submodules/acl_toggle_detect.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_toggle_detect.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_token_fifo_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_dispatcher " "Found entity 1: acl_work_group_dispatcher" {  } { { "system/synthesis/submodules/acl_work_group_dispatcher.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_work_group_dispatcher.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_limiter " "Found entity 1: acl_work_group_limiter" {  } { { "system/synthesis/submodules/acl_work_group_limiter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_work_group_limiter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_item_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_item_iterator " "Found entity 1: acl_work_item_iterator" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_work_item_iterator.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "system/synthesis/submodules/lsu_atomic.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_atomic.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(542) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(542): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_basic_coalescer.v" 542 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_basic_coalescer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479312 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_basic_coalescer.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479312 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_basic_coalescer.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479312 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_basic_coalescer.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_master " "Found entity 1: lsu_burst_read_master" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_burst_master.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_bursting_load_stores.v(529) " "Verilog HDL information at lsu_bursting_load_stores.v(529): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 529 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430786479319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(920) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(920): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 920 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(921) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(921): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 921 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1653) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1653): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1653 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_non_aligned_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479328 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_non_aligned_write.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_pipelined.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479333 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_pipelined.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_prefetch_block.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_read_cache.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_simple.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479344 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_simple.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(155) " "Verilog HDL information at lsu_streaming.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_streaming.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430786479346 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(703) " "Verilog HDL information at lsu_streaming.v(703): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_streaming.v" 703 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430786479348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_streaming.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479349 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_streaming.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_wide_wrapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dilation_system.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/dilation_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dilation_system " "Found entity 1: Dilation_system" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479367 ""} { "Info" "ISGN_ENTITY_NAME" "2 dilation_top_wrapper " "Found entity 2: dilation_top_wrapper" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479367 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconnect_0 " "Found entity 3: interconnect_0" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479367 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconnect_1 " "Found entity 4: interconnect_1" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479367 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconnect_2 " "Found entity 5: interconnect_2" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface " "Found entity 1: system_acl_iface" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper_001 " "Found entity 1: system_acl_iface_irq_mapper_001" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper " "Found entity 1: system_acl_iface_irq_mapper" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2 " "Found entity 1: system_acl_iface_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479409 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_2_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479412 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router " "Found entity 2: system_acl_iface_mm_interconnect_2_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1 " "Found entity 1: system_acl_iface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0 " "Found entity 1: system_acl_iface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479503 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479507 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479511 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "system/synthesis/submodules/altera_address_span_extender.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_pll " "Found entity 1: system_acl_iface_pll" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface " "Found entity 1: system_acl_iface_acl_kernel_interface" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479575 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479579 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479583 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479586 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479590 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479609 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786479612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479613 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/irq_ena.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_ena " "Found entity 1: irq_ena" {  } { { "system/synthesis/submodules/irq_ena.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/irq_ena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/version_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 version_id " "Found entity 1: version_id" {  } { { "system/synthesis/submodules/version_id.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/version_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_irq_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_bridge " "Found entity 1: altera_irq_bridge" {  } { { "system/synthesis/submodules/altera_irq_bridge.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_irq_bridge.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mem_org_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_org_mode " "Found entity 1: mem_org_mode" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/mem_org_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sw_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_reset " "Found entity 1: sw_reset" {  } { { "system/synthesis/submodules/sw_reset.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/sw_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_sys_description_rom " "Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps " "Found entity 1: system_acl_iface_hps" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io " "Found entity 1: system_acl_iface_hps_hps_io" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system/synthesis/submodules/hps_sdram.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io_border " "Found entity 1: system_acl_iface_hps_hps_io_border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_fpga_interfaces " "Found entity 1: system_acl_iface_hps_fpga_interfaces" {  } { { "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk " "Found entity 1: system_acl_iface_acl_kernel_clk" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786479999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786479999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480038 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003 " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480042 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480047 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/pll_lock_avs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lock_avs " "Found entity 1: pll_lock_avs" {  } { { "system/synthesis/submodules/pll_lock_avs.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/pll_lock_avs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/global_routing.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_routing " "Found entity 1: global_routing" {  } { { "system/synthesis/submodules/global_routing.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/global_routing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "system/synthesis/submodules/timer.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_pll_rom " "Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_pll_reconfig_mif_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_mif_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_mif_reader " "Found entity 1: altera_pll_reconfig_mif_reader" {  } { { "system/synthesis/submodules/altera_pll_reconfig_mif_reader.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_mif_reader.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(108) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(108): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1801) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1801): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1801 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1793) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1793): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1793 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430786480072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "system/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_kernel_pll " "Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786480083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786480083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_can_commit acl_atomics_nostall.v(407) " "Verilog HDL Implicit Net warning at acl_atomics_nostall.v(407): created implicit net for \"tx_can_commit\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_atomics_nostall.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_empty lsu_bursting_load_stores.v(358) " "Verilog HDL Implicit Net warning at lsu_bursting_load_stores.v(358): created implicit net for \"p_empty\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offset_flv lsu_bursting_load_stores.v(562) " "Verilog HDL Implicit Net warning at lsu_bursting_load_stores.v(562): created implicit net for \"offset_flv\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offset_flv lsu_bursting_load_stores.v(589) " "Verilog HDL Implicit Net warning at lsu_bursting_load_stores.v(589): created implicit net for \"offset_flv\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "request lsu_non_aligned_write.v(273) " "Verilog HDL Implicit Net warning at lsu_non_aligned_write.v(273): created implicit net for \"request\"" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_non_aligned_write.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start lsu_wide_wrapper.v(322) " "Verilog HDL Implicit Net warning at lsu_wide_wrapper.v(322): created implicit net for \"start\"" {  } { { "system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_wide_wrapper.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786480085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430786480864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:the_system " "Elaborating entity \"system\" for hierarchy \"system:the_system\"" {  } { { "top.v" "the_system" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786480885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface system:the_system\|system_acl_iface:acl_iface " "Elaborating entity \"system_acl_iface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\"" {  } { { "system/synthesis/system.v" "acl_iface" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk " "Elaborating entity \"system_acl_iface_acl_kernel_clk\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_clk" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_kernel_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll " "Elaborating entity \"system_acl_iface_acl_kernel_clk_kernel_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "kernel_pll" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "altera_pll_i" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481367 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481390 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481391 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481391 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1430786481395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786481415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 24 " "Parameter \"pll_fractional_cout\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 140.000000 MHz " "Parameter \"output_clock_frequency0\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 280.000000 MHz " "Parameter \"output_clock_frequency1\" = \"280.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 6 " "Parameter \"m_cnt_hi_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 5 " "Parameter \"m_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 559.999999 MHz " "Parameter \"pll_output_clk_frequency\" = \"559.999999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3355443 " "Parameter \"pll_fractional_division\" = \"3355443\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481417 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786481417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 741 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 756 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1875 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1886 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481549 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1897 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1908 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 1919 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481823 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481846 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481847 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481847 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786481847 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 2128 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786481931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0 " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_reconfig_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_top.v" "reconfig_core.altera_pll_reconfig_core_inst0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(201) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(201): object \"dps_start_assert\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786482317 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1422) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1422): incomplete case statement has no default case item" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1422 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1430786482472 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1438) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1438): incomplete case statement has no default case item" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1438 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1430786482473 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_pll_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom " "Elaborating entity \"system_acl_iface_acl_kernel_clk_pll_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_rom" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786482991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "the_altsyncram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pll_rom.hex " "Parameter \"init_file\" = \"pll_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483154 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786483154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgh1 " "Found entity 1: altsyncram_fgh1" {  } { { "db/altsyncram_fgh1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_fgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786483249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786483249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgh1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_fgh1:auto_generated " "Elaborating entity \"altsyncram_fgh1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_fgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter " "Elaborating entity \"timer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_routing system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk " "Elaborating entity \"global_routing\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "global_routing_kernel_clk" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "ctrl" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_sw_reset" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_lock_avs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0 " "Elaborating entity \"pll_lock_avs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_lock_avs_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0 " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "version_id_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_sw_reset_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_lock_avs_0_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786483986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rdata_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router_001" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router_003" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003:router_003\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003:router_003\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_limiter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786484829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "crosser" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786485746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485746 ""}  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786485746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_001" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "clock_cross_kernel_mem1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(210) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(210): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786485888 "|top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(213) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(213): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786485889 "|top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786485969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|version_id:version_id " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|version_id:version_id\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "version_id" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps " "Elaborating entity \"system_acl_iface_hps\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "hps" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_fpga_interfaces system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_acl_iface_hps_fpga_interfaces\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "fpga_interfaces" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io " "Elaborating entity \"system_acl_iface_hps_hps_io\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "hps_io" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io_border system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border " "Elaborating entity \"system_acl_iface_hps_hps_io_border\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "hps_sdram_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786486934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "pll" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786487012 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786487013 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "p0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487039 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1430786487042 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487117 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786487121 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786487122 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430786487131 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786487132 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1430786487242 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1430786487243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786487271 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786487271 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487285 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786487298 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786487299 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786487299 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786487299 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487690 ""}  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786487690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786487756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786487756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786487817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488052 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430786488054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "c0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786488128 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786488128 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786488128 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786488129 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786488129 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786488129 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "oct" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "dll" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface " "Elaborating entity \"system_acl_iface_acl_kernel_interface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_interface" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_sys_description_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom " "Elaborating entity \"system_acl_iface_acl_kernel_interface_sys_description_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sys_description_rom" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "the_altsyncram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_description.hex " "Parameter \"init_file\" = \"sys_description.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488862 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786488862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbi1 " "Found entity 1: altsyncram_sbi1" {  } { { "db/altsyncram_sbi1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_sbi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786488941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786488941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sbi1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_sbi1:auto_generated " "Elaborating entity \"altsyncram_sbi1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_sbi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786488943 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 13 E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/sys_description.hex " "Memory depth (512) in the design file differs from memory depth (13) in the Memory Initialization File \"E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/sys_description.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1430786488951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cra" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "address_span_extender_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sw_reset" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cntrl" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_org_mode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode " "Elaborating entity \"mem_org_mode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mem_org_mode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mem_org_mode.v(28) " "Verilog HDL assignment warning at mem_org_mode.v(28): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/mem_org_mode.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786489246 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mem_org_mode.v(33) " "Verilog HDL assignment warning at mem_org_mode.v(33): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/mem_org_mode.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786489246 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "slave_waitrequest mem_org_mode.v(15) " "Output port \"slave_waitrequest\" at mem_org_mode.v(15) has no driver" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/mem_org_mode.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786489246 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0 " "Elaborating entity \"altera_irq_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_bridge_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_ena system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0 " "Elaborating entity \"irq_ena\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_ena_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router_001" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "rsp_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_cmd_width_adapter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_width_adapter.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786489974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_rsp_width_adapter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sw_reset_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "mem_org_mode_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "version_id_0_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786490980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rdata_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_001" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_003" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003:router_003\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003:router_003\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005:router_005\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_005" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005:router_005\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005:router_005\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_limiter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_mux_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "arb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_cmd_width_adapter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_rsp_width_adapter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "crosser" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_mapper" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll " "Elaborating entity \"system_acl_iface_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pll" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "altera_pll_i" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1430786491953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491968 ""}  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786491968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "address_span_extender_kernel" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786491973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:version_id_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:version_id_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_interface_kernel_cntrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_interface_kernel_cntrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_interface_kernel_cntrl_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_clk_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_clk_ctrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_clk_ctrl_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_clk_ctrl_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_clk_ctrl_agent_rdata_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router_002" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002\|system_acl_iface_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002\|system_acl_iface_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_burst_adapter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786492995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "clock_cross_kernel_mem1_m0_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "address_span_extender_kernel_windowed_slave_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_acl_iface_mm_interconnect_2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_2" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786493663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "address_span_extender_kernel_expanded_master_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786494139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_f2h_sdram0_data_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786494186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "address_span_extender_kernel_expanded_master_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786494257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_f2h_sdram0_data_agent" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786494296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786494359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786494390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router_001" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_demux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_mux" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper " "Elaborating entity \"system_acl_iface_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_acl_iface_irq_mapper_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper_001" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dilation_system system:the_system\|Dilation_system:dilation_system " "Elaborating entity \"Dilation_system\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\"" {  } { { "system/synthesis/system.v" "dilation_system" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_top_wrapper system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation " "Elaborating entity \"dilation_top_wrapper\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "dilation" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_function_wrapper system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel " "Elaborating entity \"dilation_function_wrapper\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "kernel" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786495826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twoXclock_consumer_NO_SHIFT_REG Dilation.v(19091) " "Verilog HDL or VHDL warning at Dilation.v(19091): object \"twoXclock_consumer_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19091 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786495829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_id Dilation.v(19106) " "Verilog HDL or VHDL warning at Dilation.v(19106): object \"local_id\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786495830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_id Dilation.v(19107) " "Verilog HDL or VHDL warning at Dilation.v(19107): object \"global_id\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786495830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "group_id Dilation.v(19108) " "Verilog HDL or VHDL warning at Dilation.v(19108): object \"group_id\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786495830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1430786496042 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "global_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"global_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1430786496042 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "group_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"group_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1430786496042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_dispatcher system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_work_group_dispatcher:group_dispatcher " "Elaborating entity \"acl_work_group_dispatcher\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_work_group_dispatcher:group_dispatcher\"" {  } { { "system/synthesis/submodules/Dilation.v" "group_dispatcher" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_kernel_finish_detector system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector " "Elaborating entity \"acl_kernel_finish_detector\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector\"" {  } { { "system/synthesis/submodules/Dilation.v" "kernel_finish_detector" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_id_iterator system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0 " "Elaborating entity \"acl_id_iterator\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\"" {  } { { "system/synthesis/submodules/Dilation.v" "id_iter_inst0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "group_id_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786496548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 192 " "Parameter \"lpm_width\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496549 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786496549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_25d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_25d1 " "Found entity 1: scfifo_25d1" {  } { { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786496631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786496631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_25d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated " "Elaborating entity \"scfifo_25d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s7a1 " "Found entity 1: a_dpfifo_s7a1" {  } { { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786496672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786496672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo " "Elaborating entity \"a_dpfifo_s7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\"" {  } { { "db/scfifo_25d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75k1 " "Found entity 1: altsyncram_75k1" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786496846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786496846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram " "Elaborating entity \"altsyncram_75k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\"" {  } { { "db/a_dpfifo_s7a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786496848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786497242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786497242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s7a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_s7a1.tdf" "three_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786497331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786497331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s7a1.tdf" "rd_ptr_msb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786497398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786497398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_s7a1.tdf" "usedw_counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786497468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786497468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_s7a1.tdf" "wr_ptr" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_item_iterator system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_work_item_iterator:work_item_iterator " "Elaborating entity \"acl_work_item_iterator\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_work_item_iterator:work_item_iterator\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "work_item_iterator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_total acl_work_item_iterator.v(55) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(55): object \"global_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_work_item_iterator.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497500 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_total acl_work_item_iterator.v(56) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(56): object \"local_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_work_item_iterator.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497500 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_function system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0 " "Elaborating entity \"dilation_function\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\"" {  } { { "system/synthesis/submodules/Dilation.v" "dilation_function_inst0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_basic_block_0 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_0:dilation_basic_block_0 " "Elaborating entity \"dilation_basic_block_0\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_0:dilation_basic_block_0\"" {  } { { "system/synthesis/submodules/Dilation.v" "dilation_basic_block_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_num_live Dilation.v(37) " "Verilog HDL or VHDL warning at Dilation.v(37): object \"_num_live\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497764 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_0:dilation_basic_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb0_cmp6_causedstall Dilation.v(164) " "Verilog HDL or VHDL warning at Dilation.v(164): object \"local_bb0_cmp6_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497765 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_0:dilation_basic_block_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_basic_block_1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1 " "Elaborating entity \"dilation_basic_block_1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\"" {  } { { "system/synthesis/submodules/Dilation.v" "dilation_basic_block_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786497781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_num_live Dilation.v(662) " "Verilog HDL or VHDL warning at Dilation.v(662): object \"_num_live\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497798 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cleanups_pop55_acl_pop_i4_7_causedstall Dilation.v(881) " "Verilog HDL or VHDL warning at Dilation.v(881): object \"local_bb1_cleanups_pop55_acl_pop_i4_7_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 881 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497798 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_keep_going_forked_causedstall Dilation.v(943) " "Verilog HDL or VHDL warning at Dilation.v(943): object \"local_bb1_keep_going_forked_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497798 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_initerations_pop53_acl_pop_i4_7_causedstall Dilation.v(1009) " "Verilog HDL or VHDL warning at Dilation.v(1009): object \"local_bb1_initerations_pop53_acl_pop_i4_7_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1009 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497798 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_indvars_iv16_pop52_acl_pop_i64_0_causedstall Dilation.v(1070) " "Verilog HDL or VHDL warning at Dilation.v(1070): object \"local_bb1_indvars_iv16_pop52_acl_pop_i64_0_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1070 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497798 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_initerations_push53_next_initerations_causedstall Dilation.v(1703) " "Verilog HDL or VHDL warning at Dilation.v(1703): object \"local_bb1_initerations_push53_next_initerations_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1703 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497800 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_lastiniteration_last_initeration_causedstall Dilation.v(1768) " "Verilog HDL or VHDL warning at Dilation.v(1768): object \"local_bb1_lastiniteration_last_initeration_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497800 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_179to180_bb1_initerations_push53_next_initerations_0_NO_SHIFT_REG Dilation.v(1931) " "Verilog HDL or VHDL warning at Dilation.v(1931): object \"rnode_179to180_bb1_initerations_push53_next_initerations_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1931 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497800 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_179to180_bb1_lastiniteration_last_initeration_0_NO_SHIFT_REG Dilation.v(1965) " "Verilog HDL or VHDL warning at Dilation.v(1965): object \"rnode_179to180_bb1_lastiniteration_last_initeration_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1965 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497800 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_indvars_iv16_push52_indvars_iv_next17_causedstall Dilation.v(2238) " "Verilog HDL or VHDL warning at Dilation.v(2238): object \"local_bb1_indvars_iv16_push52_indvars_iv_next17_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497801 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cleanups_push55_next_cleanups_causedstall Dilation.v(2349) " "Verilog HDL or VHDL warning at Dilation.v(2349): object \"local_bb1_cleanups_push55_next_cleanups_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497801 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_ld__causedstall Dilation.v(2482) " "Verilog HDL or VHDL warning at Dilation.v(2482): object \"local_bb1_ld__causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497801 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_notexitcond_notexit_causedstall Dilation.v(2632) " "Verilog HDL or VHDL warning at Dilation.v(2632): object \"local_bb1_notexitcond_notexit_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497802 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_179to180_bb1_indvars_iv16_push52_indvars_iv_next17_0_NO_SHIFT_REG Dilation.v(2806) " "Verilog HDL or VHDL warning at Dilation.v(2806): object \"rnode_179to180_bb1_indvars_iv16_push52_indvars_iv_next17_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497802 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_179to180_bb1_cleanups_push55_next_cleanups_0_NO_SHIFT_REG Dilation.v(2874) " "Verilog HDL or VHDL warning at Dilation.v(2874): object \"rnode_179to180_bb1_cleanups_push55_next_cleanups_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497802 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_179to180_bb1_notexitcond_notexit_0_NO_SHIFT_REG Dilation.v(2925) " "Verilog HDL or VHDL warning at Dilation.v(2925): object \"rnode_179to180_bb1_notexitcond_notexit_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2925 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497802 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_enter_c0_eni3_valid_out_0_NO_SHIFT_REG Dilation.v(2957) " "Verilog HDL or VHDL warning at Dilation.v(2957): object \"local_bb1_c0_enter_c0_eni3_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2957 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497802 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_enter_c0_eni3_valid_out_1_NO_SHIFT_REG Dilation.v(2959) " "Verilog HDL or VHDL warning at Dilation.v(2959): object \"local_bb1_c0_enter_c0_eni3_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2959 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497802 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_enter_c0_eni3_causedstall Dilation.v(2972) " "Verilog HDL or VHDL warning at Dilation.v(2972): object \"local_bb1_c0_enter_c0_eni3_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene1_inputs_ready Dilation.v(3023) " "Verilog HDL or VHDL warning at Dilation.v(3023): object \"local_bb1_c0_ene1_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3023 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene1_valid_out_6_NO_SHIFT_REG Dilation.v(3036) " "Verilog HDL or VHDL warning at Dilation.v(3036): object \"local_bb1_c0_ene1_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3036 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene1_causedstall Dilation.v(3041) " "Verilog HDL or VHDL warning at Dilation.v(3041): object \"local_bb1_c0_ene1_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3041 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_inputs_ready Dilation.v(3112) " "Verilog HDL or VHDL warning at Dilation.v(3112): object \"local_bb1_c0_ene2_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_0_NO_SHIFT_REG Dilation.v(3113) " "Verilog HDL or VHDL warning at Dilation.v(3113): object \"local_bb1_c0_ene2_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_1_NO_SHIFT_REG Dilation.v(3115) " "Verilog HDL or VHDL warning at Dilation.v(3115): object \"local_bb1_c0_ene2_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_2_NO_SHIFT_REG Dilation.v(3117) " "Verilog HDL or VHDL warning at Dilation.v(3117): object \"local_bb1_c0_ene2_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_3_NO_SHIFT_REG Dilation.v(3119) " "Verilog HDL or VHDL warning at Dilation.v(3119): object \"local_bb1_c0_ene2_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497803 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_4_NO_SHIFT_REG Dilation.v(3121) " "Verilog HDL or VHDL warning at Dilation.v(3121): object \"local_bb1_c0_ene2_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_5_NO_SHIFT_REG Dilation.v(3123) " "Verilog HDL or VHDL warning at Dilation.v(3123): object \"local_bb1_c0_ene2_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_valid_out_6_NO_SHIFT_REG Dilation.v(3125) " "Verilog HDL or VHDL warning at Dilation.v(3125): object \"local_bb1_c0_ene2_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene2_causedstall Dilation.v(3130) " "Verilog HDL or VHDL warning at Dilation.v(3130): object \"local_bb1_c0_ene2_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene3_valid_out Dilation.v(3201) " "Verilog HDL or VHDL warning at Dilation.v(3201): object \"local_bb1_c0_ene3_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene3_stall_in Dilation.v(3202) " "Verilog HDL or VHDL warning at Dilation.v(3202): object \"local_bb1_c0_ene3_stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_ene3_inputs_ready Dilation.v(3203) " "Verilog HDL or VHDL warning at Dilation.v(3203): object \"local_bb1_c0_ene3_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497804 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_5_0_pop30__valid_out Dilation.v(3354) " "Verilog HDL or VHDL warning at Dilation.v(3354): object \"local_bb1_rows_5_0_pop30__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_5_0_pop30__stall_in Dilation.v(3355) " "Verilog HDL or VHDL warning at Dilation.v(3355): object \"local_bb1_rows_5_0_pop30__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_5_0_pop30__inputs_ready Dilation.v(3356) " "Verilog HDL or VHDL warning at Dilation.v(3356): object \"local_bb1_rows_5_0_pop30__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG Dilation.v(3390) " "Verilog HDL or VHDL warning at Dilation.v(3390): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG Dilation.v(3393) " "Verilog HDL or VHDL warning at Dilation.v(3393): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG Dilation.v(3396) " "Verilog HDL or VHDL warning at Dilation.v(3396): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG Dilation.v(3399) " "Verilog HDL or VHDL warning at Dilation.v(3399): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG Dilation.v(3402) " "Verilog HDL or VHDL warning at Dilation.v(3402): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG Dilation.v(3405) " "Verilog HDL or VHDL warning at Dilation.v(3405): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497805 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_valid_out_6_NO_SHIFT_REG Dilation.v(3407) " "Verilog HDL or VHDL warning at Dilation.v(3407): object \"rnode_164to165_bb1_c0_ene1_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3407 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG Dilation.v(3408) " "Verilog HDL or VHDL warning at Dilation.v(3408): object \"rnode_164to165_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG Dilation.v(3453) " "Verilog HDL or VHDL warning at Dilation.v(3453): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG Dilation.v(3454) " "Verilog HDL or VHDL warning at Dilation.v(3454): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG Dilation.v(3456) " "Verilog HDL or VHDL warning at Dilation.v(3456): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3456 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG Dilation.v(3457) " "Verilog HDL or VHDL warning at Dilation.v(3457): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG Dilation.v(3459) " "Verilog HDL or VHDL warning at Dilation.v(3459): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG Dilation.v(3460) " "Verilog HDL or VHDL warning at Dilation.v(3460): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG Dilation.v(3462) " "Verilog HDL or VHDL warning at Dilation.v(3462): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG Dilation.v(3463) " "Verilog HDL or VHDL warning at Dilation.v(3463): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497806 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG Dilation.v(3465) " "Verilog HDL or VHDL warning at Dilation.v(3465): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG Dilation.v(3466) " "Verilog HDL or VHDL warning at Dilation.v(3466): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG Dilation.v(3468) " "Verilog HDL or VHDL warning at Dilation.v(3468): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG Dilation.v(3469) " "Verilog HDL or VHDL warning at Dilation.v(3469): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG Dilation.v(3471) " "Verilog HDL or VHDL warning at Dilation.v(3471): object \"rnode_164to165_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG Dilation.v(3472) " "Verilog HDL or VHDL warning at Dilation.v(3472): object \"rnode_164to165_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_163to164_bb1_c0_ene3_0_valid_out_0_NO_SHIFT_REG Dilation.v(3517) " "Verilog HDL or VHDL warning at Dilation.v(3517): object \"rnode_163to164_bb1_c0_ene3_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_163to164_bb1_c0_ene3_0_stall_in_0_NO_SHIFT_REG Dilation.v(3518) " "Verilog HDL or VHDL warning at Dilation.v(3518): object \"rnode_163to164_bb1_c0_ene3_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_163to164_bb1_c0_ene3_0_stall_in_1_NO_SHIFT_REG Dilation.v(3521) " "Verilog HDL or VHDL warning at Dilation.v(3521): object \"rnode_163to164_bb1_c0_ene3_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497807 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_3_0_pop32__valid_out_0 Dilation.v(3576) " "Verilog HDL or VHDL warning at Dilation.v(3576): object \"local_bb1_rows_3_0_pop32__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_4_valid_out Dilation.v(3579) " "Verilog HDL or VHDL warning at Dilation.v(3579): object \"local_bb1_cmp16_4_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_4_stall_local Dilation.v(3583) " "Verilog HDL warning at Dilation.v(3583): object local_bb1_cmp16_4_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3583 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_4_0_pop31__valid_out_0 Dilation.v(3609) " "Verilog HDL or VHDL warning at Dilation.v(3609): object \"local_bb1_rows_4_0_pop31__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3609 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_5_valid_out Dilation.v(3612) " "Verilog HDL or VHDL warning at Dilation.v(3612): object \"local_bb1_cmp16_5_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_5_stall_local Dilation.v(3616) " "Verilog HDL warning at Dilation.v(3616): object local_bb1_cmp16_5_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3616 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_rows_5_0_pop30__0_valid_out_0_NO_SHIFT_REG Dilation.v(3643) " "Verilog HDL or VHDL warning at Dilation.v(3643): object \"rnode_164to165_bb1_rows_5_0_pop30__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_rows_5_0_pop30__0_stall_in_0_NO_SHIFT_REG Dilation.v(3644) " "Verilog HDL or VHDL warning at Dilation.v(3644): object \"rnode_164to165_bb1_rows_5_0_pop30__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_rows_5_0_pop30__0_stall_in_1_NO_SHIFT_REG Dilation.v(3647) " "Verilog HDL or VHDL warning at Dilation.v(3647): object \"rnode_164to165_bb1_rows_5_0_pop30__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497808 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_11_0_pop24__valid_out Dilation.v(3681) " "Verilog HDL or VHDL warning at Dilation.v(3681): object \"local_bb1_rows_11_0_pop24__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_11_0_pop24__stall_in Dilation.v(3682) " "Verilog HDL or VHDL warning at Dilation.v(3682): object \"local_bb1_rows_11_0_pop24__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_11_0_pop24__inputs_ready Dilation.v(3683) " "Verilog HDL or VHDL warning at Dilation.v(3683): object \"local_bb1_rows_11_0_pop24__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3683 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG Dilation.v(3857) " "Verilog HDL or VHDL warning at Dilation.v(3857): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3857 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG Dilation.v(3860) " "Verilog HDL or VHDL warning at Dilation.v(3860): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG Dilation.v(3863) " "Verilog HDL or VHDL warning at Dilation.v(3863): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG Dilation.v(3866) " "Verilog HDL or VHDL warning at Dilation.v(3866): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG Dilation.v(3869) " "Verilog HDL or VHDL warning at Dilation.v(3869): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3869 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497809 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG Dilation.v(3872) " "Verilog HDL or VHDL warning at Dilation.v(3872): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_valid_out_6_NO_SHIFT_REG Dilation.v(3874) " "Verilog HDL or VHDL warning at Dilation.v(3874): object \"rnode_165to166_bb1_c0_ene1_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG Dilation.v(3875) " "Verilog HDL or VHDL warning at Dilation.v(3875): object \"rnode_165to166_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3875 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG Dilation.v(3920) " "Verilog HDL or VHDL warning at Dilation.v(3920): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG Dilation.v(3921) " "Verilog HDL or VHDL warning at Dilation.v(3921): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3921 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG Dilation.v(3923) " "Verilog HDL or VHDL warning at Dilation.v(3923): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3923 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG Dilation.v(3924) " "Verilog HDL or VHDL warning at Dilation.v(3924): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG Dilation.v(3926) " "Verilog HDL or VHDL warning at Dilation.v(3926): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3926 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG Dilation.v(3927) " "Verilog HDL or VHDL warning at Dilation.v(3927): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3927 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG Dilation.v(3929) " "Verilog HDL or VHDL warning at Dilation.v(3929): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497810 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG Dilation.v(3930) " "Verilog HDL or VHDL warning at Dilation.v(3930): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG Dilation.v(3932) " "Verilog HDL or VHDL warning at Dilation.v(3932): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3932 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG Dilation.v(3933) " "Verilog HDL or VHDL warning at Dilation.v(3933): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3933 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG Dilation.v(3935) " "Verilog HDL or VHDL warning at Dilation.v(3935): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3935 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG Dilation.v(3936) " "Verilog HDL or VHDL warning at Dilation.v(3936): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3936 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG Dilation.v(3938) " "Verilog HDL or VHDL warning at Dilation.v(3938): object \"rnode_165to166_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3938 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG Dilation.v(3939) " "Verilog HDL or VHDL warning at Dilation.v(3939): object \"rnode_165to166_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3939 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_0_0_push35_c0_ene3_inputs_ready Dilation.v(3983) " "Verilog HDL or VHDL warning at Dilation.v(3983): object \"local_bb1_rows_0_0_push35_c0_ene3_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3983 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_0_0_push35_c0_ene3_valid_out_NO_SHIFT_REG Dilation.v(3984) " "Verilog HDL or VHDL warning at Dilation.v(3984): object \"local_bb1_rows_0_0_push35_c0_ene3_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3984 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497811 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_0_0_push35_c0_ene3_causedstall Dilation.v(3991) " "Verilog HDL or VHDL warning at Dilation.v(3991): object \"local_bb1_rows_0_0_push35_c0_ene3_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_4_0_push31_rows_3_0_pop32_inputs_ready Dilation.v(4076) " "Verilog HDL or VHDL warning at Dilation.v(4076): object \"local_bb1_rows_4_0_push31_rows_3_0_pop32_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4076 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_4_0_push31_rows_3_0_pop32_valid_out_NO_SHIFT_REG Dilation.v(4077) " "Verilog HDL or VHDL warning at Dilation.v(4077): object \"local_bb1_rows_4_0_push31_rows_3_0_pop32_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4077 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_4_0_push31_rows_3_0_pop32_causedstall Dilation.v(4084) " "Verilog HDL or VHDL warning at Dilation.v(4084): object \"local_bb1_rows_4_0_push31_rows_3_0_pop32_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4084 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_cmp16_4_0_stall_in_0_NO_SHIFT_REG Dilation.v(4143) " "Verilog HDL or VHDL warning at Dilation.v(4143): object \"rnode_164to165_bb1_cmp16_4_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_cmp16_4_0_stall_in_1_NO_SHIFT_REG Dilation.v(4146) " "Verilog HDL or VHDL warning at Dilation.v(4146): object \"rnode_164to165_bb1_cmp16_4_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_5_0_push30_rows_4_0_pop31_inputs_ready Dilation.v(4180) " "Verilog HDL or VHDL warning at Dilation.v(4180): object \"local_bb1_rows_5_0_push30_rows_4_0_pop31_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_5_0_push30_rows_4_0_pop31_valid_out_NO_SHIFT_REG Dilation.v(4181) " "Verilog HDL or VHDL warning at Dilation.v(4181): object \"local_bb1_rows_5_0_push30_rows_4_0_pop31_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497812 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_5_0_push30_rows_4_0_pop31_causedstall Dilation.v(4188) " "Verilog HDL or VHDL warning at Dilation.v(4188): object \"local_bb1_rows_5_0_push30_rows_4_0_pop31_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_cmp16_5_0_stall_in_0_NO_SHIFT_REG Dilation.v(4247) " "Verilog HDL or VHDL warning at Dilation.v(4247): object \"rnode_164to165_bb1_cmp16_5_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1_cmp16_5_0_stall_in_1_NO_SHIFT_REG Dilation.v(4250) " "Verilog HDL or VHDL warning at Dilation.v(4250): object \"rnode_164to165_bb1_cmp16_5_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_6_0_push29_rows_5_0_pop30_inputs_ready Dilation.v(4284) " "Verilog HDL or VHDL warning at Dilation.v(4284): object \"local_bb1_rows_6_0_push29_rows_5_0_pop30_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_6_0_push29_rows_5_0_pop30_valid_out_NO_SHIFT_REG Dilation.v(4285) " "Verilog HDL or VHDL warning at Dilation.v(4285): object \"local_bb1_rows_6_0_push29_rows_5_0_pop30_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_6_0_push29_rows_5_0_pop30_causedstall Dilation.v(4292) " "Verilog HDL or VHDL warning at Dilation.v(4292): object \"local_bb1_rows_6_0_push29_rows_5_0_pop30_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_11_0_pop24__0_valid_out_0_NO_SHIFT_REG Dilation.v(4357) " "Verilog HDL or VHDL warning at Dilation.v(4357): object \"rnode_165to166_bb1_rows_11_0_pop24__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_11_0_pop24__0_stall_in_0_NO_SHIFT_REG Dilation.v(4358) " "Verilog HDL or VHDL warning at Dilation.v(4358): object \"rnode_165to166_bb1_rows_11_0_pop24__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497813 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_11_0_pop24__0_stall_in_1_NO_SHIFT_REG Dilation.v(4361) " "Verilog HDL or VHDL warning at Dilation.v(4361): object \"rnode_165to166_bb1_rows_11_0_pop24__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_10_0_pop25__valid_out_0 Dilation.v(4395) " "Verilog HDL or VHDL warning at Dilation.v(4395): object \"local_bb1_rows_10_0_pop25__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_11_valid_out Dilation.v(4398) " "Verilog HDL or VHDL warning at Dilation.v(4398): object \"local_bb1_cmp16_11_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_11_stall_local Dilation.v(4402) " "Verilog HDL warning at Dilation.v(4402): object local_bb1_cmp16_11_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4402 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1920_0_pop19__valid_out Dilation.v(4568) " "Verilog HDL or VHDL warning at Dilation.v(4568): object \"local_bb1_rows_1920_0_pop19__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1920_0_pop19__stall_in Dilation.v(4569) " "Verilog HDL or VHDL warning at Dilation.v(4569): object \"local_bb1_rows_1920_0_pop19__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1920_0_pop19__inputs_ready Dilation.v(4570) " "Verilog HDL or VHDL warning at Dilation.v(4570): object \"local_bb1_rows_1920_0_pop19__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497814 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG Dilation.v(4632) " "Verilog HDL or VHDL warning at Dilation.v(4632): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG Dilation.v(4635) " "Verilog HDL or VHDL warning at Dilation.v(4635): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG Dilation.v(4638) " "Verilog HDL or VHDL warning at Dilation.v(4638): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4638 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG Dilation.v(4641) " "Verilog HDL or VHDL warning at Dilation.v(4641): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG Dilation.v(4644) " "Verilog HDL or VHDL warning at Dilation.v(4644): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG Dilation.v(4647) " "Verilog HDL or VHDL warning at Dilation.v(4647): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG Dilation.v(4650) " "Verilog HDL or VHDL warning at Dilation.v(4650): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_7_NO_SHIFT_REG Dilation.v(4653) " "Verilog HDL or VHDL warning at Dilation.v(4653): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_8_NO_SHIFT_REG Dilation.v(4656) " "Verilog HDL or VHDL warning at Dilation.v(4656): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_8_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_9_NO_SHIFT_REG Dilation.v(4659) " "Verilog HDL or VHDL warning at Dilation.v(4659): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_9_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497815 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_10_NO_SHIFT_REG Dilation.v(4662) " "Verilog HDL or VHDL warning at Dilation.v(4662): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_10_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_11_NO_SHIFT_REG Dilation.v(4665) " "Verilog HDL or VHDL warning at Dilation.v(4665): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_11_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4665 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_valid_out_12_NO_SHIFT_REG Dilation.v(4667) " "Verilog HDL or VHDL warning at Dilation.v(4667): object \"rnode_166to167_bb1_c0_ene1_0_valid_out_12_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene1_0_stall_in_12_NO_SHIFT_REG Dilation.v(4668) " "Verilog HDL or VHDL warning at Dilation.v(4668): object \"rnode_166to167_bb1_c0_ene1_0_stall_in_12_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG Dilation.v(4725) " "Verilog HDL or VHDL warning at Dilation.v(4725): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG Dilation.v(4726) " "Verilog HDL or VHDL warning at Dilation.v(4726): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG Dilation.v(4728) " "Verilog HDL or VHDL warning at Dilation.v(4728): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG Dilation.v(4729) " "Verilog HDL or VHDL warning at Dilation.v(4729): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG Dilation.v(4731) " "Verilog HDL or VHDL warning at Dilation.v(4731): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG Dilation.v(4732) " "Verilog HDL or VHDL warning at Dilation.v(4732): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497816 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG Dilation.v(4734) " "Verilog HDL or VHDL warning at Dilation.v(4734): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG Dilation.v(4735) " "Verilog HDL or VHDL warning at Dilation.v(4735): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG Dilation.v(4737) " "Verilog HDL or VHDL warning at Dilation.v(4737): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4737 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG Dilation.v(4738) " "Verilog HDL or VHDL warning at Dilation.v(4738): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG Dilation.v(4740) " "Verilog HDL or VHDL warning at Dilation.v(4740): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG Dilation.v(4741) " "Verilog HDL or VHDL warning at Dilation.v(4741): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4741 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG Dilation.v(4743) " "Verilog HDL or VHDL warning at Dilation.v(4743): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG Dilation.v(4744) " "Verilog HDL or VHDL warning at Dilation.v(4744): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_7_NO_SHIFT_REG Dilation.v(4746) " "Verilog HDL or VHDL warning at Dilation.v(4746): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4746 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_7_NO_SHIFT_REG Dilation.v(4747) " "Verilog HDL or VHDL warning at Dilation.v(4747): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_8_NO_SHIFT_REG Dilation.v(4749) " "Verilog HDL or VHDL warning at Dilation.v(4749): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_8_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4749 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_8_NO_SHIFT_REG Dilation.v(4750) " "Verilog HDL or VHDL warning at Dilation.v(4750): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_8_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4750 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_9_NO_SHIFT_REG Dilation.v(4752) " "Verilog HDL or VHDL warning at Dilation.v(4752): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_9_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_9_NO_SHIFT_REG Dilation.v(4753) " "Verilog HDL or VHDL warning at Dilation.v(4753): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_9_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_10_NO_SHIFT_REG Dilation.v(4755) " "Verilog HDL or VHDL warning at Dilation.v(4755): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_10_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4755 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_10_NO_SHIFT_REG Dilation.v(4756) " "Verilog HDL or VHDL warning at Dilation.v(4756): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_10_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_valid_out_11_NO_SHIFT_REG Dilation.v(4758) " "Verilog HDL or VHDL warning at Dilation.v(4758): object \"rnode_166to167_bb1_c0_ene2_0_valid_out_11_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4758 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_c0_ene2_0_stall_in_11_NO_SHIFT_REG Dilation.v(4759) " "Verilog HDL or VHDL warning at Dilation.v(4759): object \"rnode_166to167_bb1_c0_ene2_0_stall_in_11_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_0_0_push35_c0_ene3_0_valid_out_NO_SHIFT_REG Dilation.v(4814) " "Verilog HDL or VHDL warning at Dilation.v(4814): object \"rnode_165to166_bb1_rows_0_0_push35_c0_ene3_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4814 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497818 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_0_0_push35_c0_ene3_0_stall_in_NO_SHIFT_REG Dilation.v(4815) " "Verilog HDL or VHDL warning at Dilation.v(4815): object \"rnode_165to166_bb1_rows_0_0_push35_c0_ene3_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4815 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_4_0_push31_rows_3_0_pop32_0_valid_out_NO_SHIFT_REG Dilation.v(4870) " "Verilog HDL or VHDL warning at Dilation.v(4870): object \"rnode_165to166_bb1_rows_4_0_push31_rows_3_0_pop32_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4870 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_4_0_push31_rows_3_0_pop32_0_stall_in_NO_SHIFT_REG Dilation.v(4871) " "Verilog HDL or VHDL warning at Dilation.v(4871): object \"rnode_165to166_bb1_rows_4_0_push31_rows_3_0_pop32_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4871 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_5_0_push30_rows_4_0_pop31_0_valid_out_NO_SHIFT_REG Dilation.v(4911) " "Verilog HDL or VHDL warning at Dilation.v(4911): object \"rnode_165to166_bb1_rows_5_0_push30_rows_4_0_pop31_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4911 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_5_0_push30_rows_4_0_pop31_0_stall_in_NO_SHIFT_REG Dilation.v(4912) " "Verilog HDL or VHDL warning at Dilation.v(4912): object \"rnode_165to166_bb1_rows_5_0_push30_rows_4_0_pop31_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_6_0_push29_rows_5_0_pop30_0_valid_out_NO_SHIFT_REG Dilation.v(4952) " "Verilog HDL or VHDL warning at Dilation.v(4952): object \"rnode_166to167_bb1_rows_6_0_push29_rows_5_0_pop30_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4952 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_6_0_push29_rows_5_0_pop30_0_stall_in_NO_SHIFT_REG Dilation.v(4953) " "Verilog HDL or VHDL warning at Dilation.v(4953): object \"rnode_166to167_bb1_rows_6_0_push29_rows_5_0_pop30_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4953 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497819 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_12_0_push23_rows_11_0_pop24_inputs_ready Dilation.v(4992) " "Verilog HDL or VHDL warning at Dilation.v(4992): object \"local_bb1_rows_12_0_push23_rows_11_0_pop24_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4992 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_12_0_push23_rows_11_0_pop24_valid_out_NO_SHIFT_REG Dilation.v(4993) " "Verilog HDL or VHDL warning at Dilation.v(4993): object \"local_bb1_rows_12_0_push23_rows_11_0_pop24_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_12_0_push23_rows_11_0_pop24_causedstall Dilation.v(5000) " "Verilog HDL or VHDL warning at Dilation.v(5000): object \"local_bb1_rows_12_0_push23_rows_11_0_pop24_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5000 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_11_0_push24_rows_10_0_pop25_inputs_ready Dilation.v(5064) " "Verilog HDL or VHDL warning at Dilation.v(5064): object \"local_bb1_rows_11_0_push24_rows_10_0_pop25_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_11_0_push24_rows_10_0_pop25_valid_out_NO_SHIFT_REG Dilation.v(5065) " "Verilog HDL or VHDL warning at Dilation.v(5065): object \"local_bb1_rows_11_0_push24_rows_10_0_pop25_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_11_0_push24_rows_10_0_pop25_causedstall Dilation.v(5072) " "Verilog HDL or VHDL warning at Dilation.v(5072): object \"local_bb1_rows_11_0_push24_rows_10_0_pop25_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5072 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_cmp16_11_0_stall_in_0_NO_SHIFT_REG Dilation.v(5131) " "Verilog HDL or VHDL warning at Dilation.v(5131): object \"rnode_165to166_bb1_cmp16_11_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497820 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_cmp16_11_0_stall_in_1_NO_SHIFT_REG Dilation.v(5134) " "Verilog HDL or VHDL warning at Dilation.v(5134): object \"rnode_165to166_bb1_cmp16_11_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497821 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_1920_0_pop19__0_valid_out_0_NO_SHIFT_REG Dilation.v(5232) " "Verilog HDL or VHDL warning at Dilation.v(5232): object \"rnode_166to167_bb1_rows_1920_0_pop19__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497821 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_1920_0_pop19__0_stall_in_0_NO_SHIFT_REG Dilation.v(5233) " "Verilog HDL or VHDL warning at Dilation.v(5233): object \"rnode_166to167_bb1_rows_1920_0_pop19__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497821 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_1920_0_pop19__0_stall_in_1_NO_SHIFT_REG Dilation.v(5236) " "Verilog HDL or VHDL warning at Dilation.v(5236): object \"rnode_166to167_bb1_rows_1920_0_pop19__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497821 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1932_0_pop7__valid_out Dilation.v(5501) " "Verilog HDL or VHDL warning at Dilation.v(5501): object \"local_bb1_rows_1932_0_pop7__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497821 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1932_0_pop7__stall_in Dilation.v(5502) " "Verilog HDL or VHDL warning at Dilation.v(5502): object \"local_bb1_rows_1932_0_pop7__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1932_0_pop7__inputs_ready Dilation.v(5503) " "Verilog HDL or VHDL warning at Dilation.v(5503): object \"local_bb1_rows_1932_0_pop7__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG Dilation.v(5621) " "Verilog HDL or VHDL warning at Dilation.v(5621): object \"rnode_167to168_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG Dilation.v(5624) " "Verilog HDL or VHDL warning at Dilation.v(5624): object \"rnode_167to168_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG Dilation.v(5627) " "Verilog HDL or VHDL warning at Dilation.v(5627): object \"rnode_167to168_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG Dilation.v(5630) " "Verilog HDL or VHDL warning at Dilation.v(5630): object \"rnode_167to168_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene1_0_valid_out_4_NO_SHIFT_REG Dilation.v(5632) " "Verilog HDL or VHDL warning at Dilation.v(5632): object \"rnode_167to168_bb1_c0_ene1_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG Dilation.v(5633) " "Verilog HDL or VHDL warning at Dilation.v(5633): object \"rnode_167to168_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497822 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG Dilation.v(5674) " "Verilog HDL or VHDL warning at Dilation.v(5674): object \"rnode_167to168_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG Dilation.v(5675) " "Verilog HDL or VHDL warning at Dilation.v(5675): object \"rnode_167to168_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG Dilation.v(5677) " "Verilog HDL or VHDL warning at Dilation.v(5677): object \"rnode_167to168_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG Dilation.v(5678) " "Verilog HDL or VHDL warning at Dilation.v(5678): object \"rnode_167to168_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG Dilation.v(5680) " "Verilog HDL or VHDL warning at Dilation.v(5680): object \"rnode_167to168_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG Dilation.v(5681) " "Verilog HDL or VHDL warning at Dilation.v(5681): object \"rnode_167to168_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG Dilation.v(5683) " "Verilog HDL or VHDL warning at Dilation.v(5683): object \"rnode_167to168_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5683 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG Dilation.v(5684) " "Verilog HDL or VHDL warning at Dilation.v(5684): object \"rnode_167to168_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG Dilation.v(5686) " "Verilog HDL or VHDL warning at Dilation.v(5686): object \"rnode_167to168_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497823 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG Dilation.v(5687) " "Verilog HDL or VHDL warning at Dilation.v(5687): object \"rnode_167to168_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5687 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG Dilation.v(5689) " "Verilog HDL or VHDL warning at Dilation.v(5689): object \"rnode_167to168_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG Dilation.v(5690) " "Verilog HDL or VHDL warning at Dilation.v(5690): object \"rnode_167to168_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_valid_out_NO_SHIFT_REG Dilation.v(5733) " "Verilog HDL or VHDL warning at Dilation.v(5733): object \"rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_stall_in_NO_SHIFT_REG Dilation.v(5734) " "Verilog HDL or VHDL warning at Dilation.v(5734): object \"rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_4_0_push31_rows_3_0_pop32_0_valid_out_NO_SHIFT_REG Dilation.v(5774) " "Verilog HDL or VHDL warning at Dilation.v(5774): object \"rnode_166to170_bb1_rows_4_0_push31_rows_3_0_pop32_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5774 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_4_0_push31_rows_3_0_pop32_0_stall_in_NO_SHIFT_REG Dilation.v(5775) " "Verilog HDL or VHDL warning at Dilation.v(5775): object \"rnode_166to170_bb1_rows_4_0_push31_rows_3_0_pop32_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5775 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_5_0_push30_rows_4_0_pop31_0_valid_out_NO_SHIFT_REG Dilation.v(5808) " "Verilog HDL or VHDL warning at Dilation.v(5808): object \"rnode_166to170_bb1_rows_5_0_push30_rows_4_0_pop31_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497824 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_5_0_push30_rows_4_0_pop31_0_stall_in_NO_SHIFT_REG Dilation.v(5809) " "Verilog HDL or VHDL warning at Dilation.v(5809): object \"rnode_166to170_bb1_rows_5_0_push30_rows_4_0_pop31_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_valid_out_NO_SHIFT_REG Dilation.v(5842) " "Verilog HDL or VHDL warning at Dilation.v(5842): object \"rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5842 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_stall_in_NO_SHIFT_REG Dilation.v(5843) " "Verilog HDL or VHDL warning at Dilation.v(5843): object \"rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5843 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_12_0_push23_rows_11_0_pop24_0_valid_out_NO_SHIFT_REG Dilation.v(5876) " "Verilog HDL or VHDL warning at Dilation.v(5876): object \"rnode_167to168_bb1_rows_12_0_push23_rows_11_0_pop24_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_12_0_push23_rows_11_0_pop24_0_stall_in_NO_SHIFT_REG Dilation.v(5877) " "Verilog HDL or VHDL warning at Dilation.v(5877): object \"rnode_167to168_bb1_rows_12_0_push23_rows_11_0_pop24_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_11_0_push24_rows_10_0_pop25_0_valid_out_NO_SHIFT_REG Dilation.v(5917) " "Verilog HDL or VHDL warning at Dilation.v(5917): object \"rnode_166to167_bb1_rows_11_0_push24_rows_10_0_pop25_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5917 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_11_0_push24_rows_10_0_pop25_0_stall_in_NO_SHIFT_REG Dilation.v(5918) " "Verilog HDL or VHDL warning at Dilation.v(5918): object \"rnode_166to167_bb1_rows_11_0_push24_rows_10_0_pop25_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5918 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497825 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1921_0_push18_rows_1920_0_pop19_inputs_ready Dilation.v(6013) " "Verilog HDL or VHDL warning at Dilation.v(6013): object \"local_bb1_rows_1921_0_push18_rows_1920_0_pop19_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6013 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1921_0_push18_rows_1920_0_pop19_valid_out_NO_SHIFT_REG Dilation.v(6014) " "Verilog HDL or VHDL warning at Dilation.v(6014): object \"local_bb1_rows_1921_0_push18_rows_1920_0_pop19_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6014 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1921_0_push18_rows_1920_0_pop19_causedstall Dilation.v(6021) " "Verilog HDL or VHDL warning at Dilation.v(6021): object \"local_bb1_rows_1921_0_push18_rows_1920_0_pop19_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6021 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1926_0_pop13__valid_out_1 Dilation.v(6113) " "Verilog HDL or VHDL warning at Dilation.v(6113): object \"local_bb1_rows_1926_0_pop13__valid_out_1\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_7_1_valid_out Dilation.v(6116) " "Verilog HDL or VHDL warning at Dilation.v(6116): object \"local_bb1_cmp16_7_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_7_1_stall_local Dilation.v(6120) " "Verilog HDL warning at Dilation.v(6120): object local_bb1_cmp16_7_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6120 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1927_0_pop12__valid_out_0 Dilation.v(6146) " "Verilog HDL or VHDL warning at Dilation.v(6146): object \"local_bb1_rows_1927_0_pop12__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497826 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_8_1_valid_out Dilation.v(6149) " "Verilog HDL or VHDL warning at Dilation.v(6149): object \"local_bb1_cmp16_8_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_8_1_stall_local Dilation.v(6153) " "Verilog HDL warning at Dilation.v(6153): object local_bb1_cmp16_8_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6153 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1928_0_pop11__valid_out_0 Dilation.v(6179) " "Verilog HDL or VHDL warning at Dilation.v(6179): object \"local_bb1_rows_1928_0_pop11__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_9_1_valid_out Dilation.v(6182) " "Verilog HDL or VHDL warning at Dilation.v(6182): object \"local_bb1_cmp16_9_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_9_1_stall_local Dilation.v(6186) " "Verilog HDL warning at Dilation.v(6186): object local_bb1_cmp16_9_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6186 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1929_0_pop10__valid_out_0 Dilation.v(6212) " "Verilog HDL or VHDL warning at Dilation.v(6212): object \"local_bb1_rows_1929_0_pop10__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_10_1_valid_out Dilation.v(6215) " "Verilog HDL or VHDL warning at Dilation.v(6215): object \"local_bb1_cmp16_10_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_10_1_stall_local Dilation.v(6219) " "Verilog HDL warning at Dilation.v(6219): object local_bb1_cmp16_10_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6219 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1931_0_pop8__valid_out_0 Dilation.v(6245) " "Verilog HDL or VHDL warning at Dilation.v(6245): object \"local_bb1_rows_1931_0_pop8__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497827 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_12_1_valid_out Dilation.v(6248) " "Verilog HDL or VHDL warning at Dilation.v(6248): object \"local_bb1_cmp16_12_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_12_1_stall_local Dilation.v(6252) " "Verilog HDL warning at Dilation.v(6252): object local_bb1_cmp16_12_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6252 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1932_0_pop7__0_valid_out_0_NO_SHIFT_REG Dilation.v(6279) " "Verilog HDL or VHDL warning at Dilation.v(6279): object \"rnode_167to168_bb1_rows_1932_0_pop7__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1932_0_pop7__0_stall_in_0_NO_SHIFT_REG Dilation.v(6280) " "Verilog HDL or VHDL warning at Dilation.v(6280): object \"rnode_167to168_bb1_rows_1932_0_pop7__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1932_0_pop7__0_stall_in_1_NO_SHIFT_REG Dilation.v(6283) " "Verilog HDL or VHDL warning at Dilation.v(6283): object \"rnode_167to168_bb1_rows_1932_0_pop7__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1930_0_pop9__valid_out_0 Dilation.v(6317) " "Verilog HDL or VHDL warning at Dilation.v(6317): object \"local_bb1_rows_1930_0_pop9__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_11_1_valid_out Dilation.v(6320) " "Verilog HDL or VHDL warning at Dilation.v(6320): object \"local_bb1_cmp16_11_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_11_1_stall_local Dilation.v(6324) " "Verilog HDL warning at Dilation.v(6324): object local_bb1_cmp16_11_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6324 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop36__valid_out Dilation.v(6364) " "Verilog HDL or VHDL warning at Dilation.v(6364): object \"local_bb1__pop36__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497828 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop36__stall_in Dilation.v(6365) " "Verilog HDL or VHDL warning at Dilation.v(6365): object \"local_bb1__pop36__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop36__inputs_ready Dilation.v(6366) " "Verilog HDL or VHDL warning at Dilation.v(6366): object \"local_bb1__pop36__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG Dilation.v(6484) " "Verilog HDL or VHDL warning at Dilation.v(6484): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG Dilation.v(6487) " "Verilog HDL or VHDL warning at Dilation.v(6487): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG Dilation.v(6490) " "Verilog HDL or VHDL warning at Dilation.v(6490): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6490 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG Dilation.v(6493) " "Verilog HDL or VHDL warning at Dilation.v(6493): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG Dilation.v(6496) " "Verilog HDL or VHDL warning at Dilation.v(6496): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG Dilation.v(6499) " "Verilog HDL or VHDL warning at Dilation.v(6499): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497829 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG Dilation.v(6502) " "Verilog HDL or VHDL warning at Dilation.v(6502): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_valid_out_7_NO_SHIFT_REG Dilation.v(6504) " "Verilog HDL or VHDL warning at Dilation.v(6504): object \"rnode_168to169_bb1_c0_ene1_0_valid_out_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene1_0_stall_in_7_NO_SHIFT_REG Dilation.v(6505) " "Verilog HDL or VHDL warning at Dilation.v(6505): object \"rnode_168to169_bb1_c0_ene1_0_stall_in_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG Dilation.v(6552) " "Verilog HDL or VHDL warning at Dilation.v(6552): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6552 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG Dilation.v(6553) " "Verilog HDL or VHDL warning at Dilation.v(6553): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG Dilation.v(6555) " "Verilog HDL or VHDL warning at Dilation.v(6555): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6555 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG Dilation.v(6556) " "Verilog HDL or VHDL warning at Dilation.v(6556): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG Dilation.v(6558) " "Verilog HDL or VHDL warning at Dilation.v(6558): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG Dilation.v(6559) " "Verilog HDL or VHDL warning at Dilation.v(6559): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497830 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG Dilation.v(6561) " "Verilog HDL or VHDL warning at Dilation.v(6561): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG Dilation.v(6562) " "Verilog HDL or VHDL warning at Dilation.v(6562): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG Dilation.v(6564) " "Verilog HDL or VHDL warning at Dilation.v(6564): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG Dilation.v(6565) " "Verilog HDL or VHDL warning at Dilation.v(6565): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG Dilation.v(6567) " "Verilog HDL or VHDL warning at Dilation.v(6567): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG Dilation.v(6568) " "Verilog HDL or VHDL warning at Dilation.v(6568): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG Dilation.v(6570) " "Verilog HDL or VHDL warning at Dilation.v(6570): object \"rnode_168to169_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG Dilation.v(6571) " "Verilog HDL or VHDL warning at Dilation.v(6571): object \"rnode_168to169_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_0_0_push35_c0_ene3_0_valid_out_NO_SHIFT_REG Dilation.v(6616) " "Verilog HDL or VHDL warning at Dilation.v(6616): object \"rnode_170to171_bb1_rows_0_0_push35_c0_ene3_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497831 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_0_0_push35_c0_ene3_0_stall_in_NO_SHIFT_REG Dilation.v(6617) " "Verilog HDL or VHDL warning at Dilation.v(6617): object \"rnode_170to171_bb1_rows_0_0_push35_c0_ene3_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_0_0_push35_c0_ene3_0_NO_SHIFT_REG Dilation.v(6618) " "Verilog HDL or VHDL warning at Dilation.v(6618): object \"rnode_170to171_bb1_rows_0_0_push35_c0_ene3_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_4_0_push31_rows_3_0_pop32_0_valid_out_NO_SHIFT_REG Dilation.v(6657) " "Verilog HDL or VHDL warning at Dilation.v(6657): object \"rnode_170to171_bb1_rows_4_0_push31_rows_3_0_pop32_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_4_0_push31_rows_3_0_pop32_0_stall_in_NO_SHIFT_REG Dilation.v(6658) " "Verilog HDL or VHDL warning at Dilation.v(6658): object \"rnode_170to171_bb1_rows_4_0_push31_rows_3_0_pop32_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_4_0_push31_rows_3_0_pop32_0_NO_SHIFT_REG Dilation.v(6659) " "Verilog HDL or VHDL warning at Dilation.v(6659): object \"rnode_170to171_bb1_rows_4_0_push31_rows_3_0_pop32_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_5_0_push30_rows_4_0_pop31_0_valid_out_NO_SHIFT_REG Dilation.v(6691) " "Verilog HDL or VHDL warning at Dilation.v(6691): object \"rnode_170to171_bb1_rows_5_0_push30_rows_4_0_pop31_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_5_0_push30_rows_4_0_pop31_0_stall_in_NO_SHIFT_REG Dilation.v(6692) " "Verilog HDL or VHDL warning at Dilation.v(6692): object \"rnode_170to171_bb1_rows_5_0_push30_rows_4_0_pop31_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497832 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_5_0_push30_rows_4_0_pop31_0_NO_SHIFT_REG Dilation.v(6693) " "Verilog HDL or VHDL warning at Dilation.v(6693): object \"rnode_170to171_bb1_rows_5_0_push30_rows_4_0_pop31_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6693 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_6_0_push29_rows_5_0_pop30_0_valid_out_NO_SHIFT_REG Dilation.v(6725) " "Verilog HDL or VHDL warning at Dilation.v(6725): object \"rnode_170to171_bb1_rows_6_0_push29_rows_5_0_pop30_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_6_0_push29_rows_5_0_pop30_0_stall_in_NO_SHIFT_REG Dilation.v(6726) " "Verilog HDL or VHDL warning at Dilation.v(6726): object \"rnode_170to171_bb1_rows_6_0_push29_rows_5_0_pop30_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_6_0_push29_rows_5_0_pop30_0_NO_SHIFT_REG Dilation.v(6727) " "Verilog HDL or VHDL warning at Dilation.v(6727): object \"rnode_170to171_bb1_rows_6_0_push29_rows_5_0_pop30_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_valid_out_NO_SHIFT_REG Dilation.v(6759) " "Verilog HDL or VHDL warning at Dilation.v(6759): object \"rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_stall_in_NO_SHIFT_REG Dilation.v(6760) " "Verilog HDL or VHDL warning at Dilation.v(6760): object \"rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_11_0_push24_rows_10_0_pop25_0_valid_out_NO_SHIFT_REG Dilation.v(6793) " "Verilog HDL or VHDL warning at Dilation.v(6793): object \"rnode_167to170_bb1_rows_11_0_push24_rows_10_0_pop25_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_11_0_push24_rows_10_0_pop25_0_stall_in_NO_SHIFT_REG Dilation.v(6794) " "Verilog HDL or VHDL warning at Dilation.v(6794): object \"rnode_167to170_bb1_rows_11_0_push24_rows_10_0_pop25_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6794 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497833 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_not_select6_valid_out_1 Dilation.v(6833) " "Verilog HDL or VHDL warning at Dilation.v(6833): object \"local_bb1_not_select6_valid_out_1\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497834 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_next_coalesce_valid_out Dilation.v(6836) " "Verilog HDL or VHDL warning at Dilation.v(6836): object \"local_bb1_next_coalesce_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497834 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1919_0_coalesced_pop3__valid_out_0 Dilation.v(6839) " "Verilog HDL or VHDL warning at Dilation.v(6839): object \"local_bb1_rows_1919_0_coalesced_pop3__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497834 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_121_valid_out Dilation.v(6842) " "Verilog HDL or VHDL warning at Dilation.v(6842): object \"local_bb1_cmp16_121_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6842 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497834 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_next_coalesce_stall_local Dilation.v(6846) " "Verilog HDL warning at Dilation.v(6846): object local_bb1_next_coalesce_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6846 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_valid_out_NO_SHIFT_REG Dilation.v(6879) " "Verilog HDL or VHDL warning at Dilation.v(6879): object \"rnode_168to169_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6879 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_stall_in_NO_SHIFT_REG Dilation.v(6880) " "Verilog HDL or VHDL warning at Dilation.v(6880): object \"rnode_168to169_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1926_0_pop13__0_valid_out_NO_SHIFT_REG Dilation.v(6941) " "Verilog HDL or VHDL warning at Dilation.v(6941): object \"rnode_167to168_bb1_rows_1926_0_pop13__0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6941 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1926_0_pop13__0_stall_in_NO_SHIFT_REG Dilation.v(6942) " "Verilog HDL or VHDL warning at Dilation.v(6942): object \"rnode_167to168_bb1_rows_1926_0_pop13__0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_7_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(6976) " "Verilog HDL or VHDL warning at Dilation.v(6976): object \"rnode_167to168_bb1_cmp16_7_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_7_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(6979) " "Verilog HDL or VHDL warning at Dilation.v(6979): object \"rnode_167to168_bb1_cmp16_7_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6979 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497835 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1928_0_push11_rows_1927_0_pop12_inputs_ready Dilation.v(7013) " "Verilog HDL or VHDL warning at Dilation.v(7013): object \"local_bb1_rows_1928_0_push11_rows_1927_0_pop12_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7013 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1928_0_push11_rows_1927_0_pop12_valid_out_NO_SHIFT_REG Dilation.v(7014) " "Verilog HDL or VHDL warning at Dilation.v(7014): object \"local_bb1_rows_1928_0_push11_rows_1927_0_pop12_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7014 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1928_0_push11_rows_1927_0_pop12_causedstall Dilation.v(7021) " "Verilog HDL or VHDL warning at Dilation.v(7021): object \"local_bb1_rows_1928_0_push11_rows_1927_0_pop12_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7021 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_8_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(7080) " "Verilog HDL or VHDL warning at Dilation.v(7080): object \"rnode_167to168_bb1_cmp16_8_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7080 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_8_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(7083) " "Verilog HDL or VHDL warning at Dilation.v(7083): object \"rnode_167to168_bb1_cmp16_8_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7083 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1929_0_push10_rows_1928_0_pop11_inputs_ready Dilation.v(7117) " "Verilog HDL or VHDL warning at Dilation.v(7117): object \"local_bb1_rows_1929_0_push10_rows_1928_0_pop11_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1929_0_push10_rows_1928_0_pop11_valid_out_NO_SHIFT_REG Dilation.v(7118) " "Verilog HDL or VHDL warning at Dilation.v(7118): object \"local_bb1_rows_1929_0_push10_rows_1928_0_pop11_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497836 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1929_0_push10_rows_1928_0_pop11_causedstall Dilation.v(7125) " "Verilog HDL or VHDL warning at Dilation.v(7125): object \"local_bb1_rows_1929_0_push10_rows_1928_0_pop11_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_9_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(7184) " "Verilog HDL or VHDL warning at Dilation.v(7184): object \"rnode_167to168_bb1_cmp16_9_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_9_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(7187) " "Verilog HDL or VHDL warning at Dilation.v(7187): object \"rnode_167to168_bb1_cmp16_9_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1930_0_push9_rows_1929_0_pop10_inputs_ready Dilation.v(7221) " "Verilog HDL or VHDL warning at Dilation.v(7221): object \"local_bb1_rows_1930_0_push9_rows_1929_0_pop10_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1930_0_push9_rows_1929_0_pop10_valid_out_NO_SHIFT_REG Dilation.v(7222) " "Verilog HDL or VHDL warning at Dilation.v(7222): object \"local_bb1_rows_1930_0_push9_rows_1929_0_pop10_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1930_0_push9_rows_1929_0_pop10_causedstall Dilation.v(7229) " "Verilog HDL or VHDL warning at Dilation.v(7229): object \"local_bb1_rows_1930_0_push9_rows_1929_0_pop10_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_10_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(7288) " "Verilog HDL or VHDL warning at Dilation.v(7288): object \"rnode_167to168_bb1_cmp16_10_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_10_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(7291) " "Verilog HDL or VHDL warning at Dilation.v(7291): object \"rnode_167to168_bb1_cmp16_10_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1932_0_push7_rows_1931_0_pop8_inputs_ready Dilation.v(7325) " "Verilog HDL or VHDL warning at Dilation.v(7325): object \"local_bb1_rows_1932_0_push7_rows_1931_0_pop8_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497837 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1932_0_push7_rows_1931_0_pop8_valid_out_NO_SHIFT_REG Dilation.v(7326) " "Verilog HDL or VHDL warning at Dilation.v(7326): object \"local_bb1_rows_1932_0_push7_rows_1931_0_pop8_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1932_0_push7_rows_1931_0_pop8_causedstall Dilation.v(7333) " "Verilog HDL or VHDL warning at Dilation.v(7333): object \"local_bb1_rows_1932_0_push7_rows_1931_0_pop8_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_12_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(7392) " "Verilog HDL or VHDL warning at Dilation.v(7392): object \"rnode_167to168_bb1_cmp16_12_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_12_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(7395) " "Verilog HDL or VHDL warning at Dilation.v(7395): object \"rnode_167to168_bb1_cmp16_12_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1933_0_push6_rows_1932_0_pop7_inputs_ready Dilation.v(7429) " "Verilog HDL or VHDL warning at Dilation.v(7429): object \"local_bb1_rows_1933_0_push6_rows_1932_0_pop7_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1933_0_push6_rows_1932_0_pop7_valid_out_NO_SHIFT_REG Dilation.v(7430) " "Verilog HDL or VHDL warning at Dilation.v(7430): object \"local_bb1_rows_1933_0_push6_rows_1932_0_pop7_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1933_0_push6_rows_1932_0_pop7_causedstall Dilation.v(7437) " "Verilog HDL or VHDL warning at Dilation.v(7437): object \"local_bb1_rows_1933_0_push6_rows_1932_0_pop7_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1931_0_push8_rows_1930_0_pop9_inputs_ready Dilation.v(7501) " "Verilog HDL or VHDL warning at Dilation.v(7501): object \"local_bb1_rows_1931_0_push8_rows_1930_0_pop9_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497838 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1931_0_push8_rows_1930_0_pop9_valid_out_NO_SHIFT_REG Dilation.v(7502) " "Verilog HDL or VHDL warning at Dilation.v(7502): object \"local_bb1_rows_1931_0_push8_rows_1930_0_pop9_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1931_0_push8_rows_1930_0_pop9_causedstall Dilation.v(7509) " "Verilog HDL or VHDL warning at Dilation.v(7509): object \"local_bb1_rows_1931_0_push8_rows_1930_0_pop9_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_11_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(7568) " "Verilog HDL or VHDL warning at Dilation.v(7568): object \"rnode_167to168_bb1_cmp16_11_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_cmp16_11_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(7571) " "Verilog HDL or VHDL warning at Dilation.v(7571): object \"rnode_167to168_bb1_cmp16_11_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7571 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1__pop36__0_valid_out_0_NO_SHIFT_REG Dilation.v(7620) " "Verilog HDL or VHDL warning at Dilation.v(7620): object \"rnode_168to169_bb1__pop36__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1__pop36__0_stall_in_0_NO_SHIFT_REG Dilation.v(7621) " "Verilog HDL or VHDL warning at Dilation.v(7621): object \"rnode_168to169_bb1__pop36__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1__pop36__0_stall_in_1_NO_SHIFT_REG Dilation.v(7624) " "Verilog HDL or VHDL warning at Dilation.v(7624): object \"rnode_168to169_bb1__pop36__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497839 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1933_0_pop6__valid_out_0 Dilation.v(7658) " "Verilog HDL or VHDL warning at Dilation.v(7658): object \"local_bb1_rows_1933_0_pop6__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_14_1_valid_out Dilation.v(7661) " "Verilog HDL or VHDL warning at Dilation.v(7661): object \"local_bb1_cmp16_14_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_14_1_stall_local Dilation.v(7665) " "Verilog HDL warning at Dilation.v(7665): object local_bb1_cmp16_14_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7665 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1934_0_pop5__valid_out_0 Dilation.v(7691) " "Verilog HDL or VHDL warning at Dilation.v(7691): object \"local_bb1_rows_1934_0_pop5__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_15_1_valid_out Dilation.v(7694) " "Verilog HDL or VHDL warning at Dilation.v(7694): object \"local_bb1_cmp16_15_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7694 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_15_1_stall_local Dilation.v(7698) " "Verilog HDL warning at Dilation.v(7698): object local_bb1_cmp16_15_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7698 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1935_0_pop4__valid_out_0 Dilation.v(7724) " "Verilog HDL or VHDL warning at Dilation.v(7724): object \"local_bb1_rows_1935_0_pop4__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_16_1_valid_out Dilation.v(7727) " "Verilog HDL or VHDL warning at Dilation.v(7727): object \"local_bb1_cmp16_16_1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_16_1_stall_local Dilation.v(7731) " "Verilog HDL warning at Dilation.v(7731): object local_bb1_cmp16_16_1_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7731 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497840 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop48__valid_out Dilation.v(7785) " "Verilog HDL or VHDL warning at Dilation.v(7785): object \"local_bb1__pop48__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop48__stall_in Dilation.v(7786) " "Verilog HDL or VHDL warning at Dilation.v(7786): object \"local_bb1__pop48__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop48__inputs_ready Dilation.v(7787) " "Verilog HDL or VHDL warning at Dilation.v(7787): object \"local_bb1__pop48__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop42__valid_out Dilation.v(7819) " "Verilog HDL or VHDL warning at Dilation.v(7819): object \"local_bb1__pop42__valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop42__stall_in Dilation.v(7820) " "Verilog HDL or VHDL warning at Dilation.v(7820): object \"local_bb1__pop42__stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop42__inputs_ready Dilation.v(7821) " "Verilog HDL or VHDL warning at Dilation.v(7821): object \"local_bb1__pop42__inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG Dilation.v(7967) " "Verilog HDL or VHDL warning at Dilation.v(7967): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7967 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG Dilation.v(7970) " "Verilog HDL or VHDL warning at Dilation.v(7970): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7970 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497841 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG Dilation.v(7973) " "Verilog HDL or VHDL warning at Dilation.v(7973): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG Dilation.v(7976) " "Verilog HDL or VHDL warning at Dilation.v(7976): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG Dilation.v(7979) " "Verilog HDL or VHDL warning at Dilation.v(7979): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7979 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG Dilation.v(7982) " "Verilog HDL or VHDL warning at Dilation.v(7982): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7982 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG Dilation.v(7985) " "Verilog HDL or VHDL warning at Dilation.v(7985): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7985 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene1_0_stall_in_7_NO_SHIFT_REG Dilation.v(7988) " "Verilog HDL or VHDL warning at Dilation.v(7988): object \"rnode_169to170_bb1_c0_ene1_0_stall_in_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 7988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG Dilation.v(8035) " "Verilog HDL or VHDL warning at Dilation.v(8035): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8035 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG Dilation.v(8036) " "Verilog HDL or VHDL warning at Dilation.v(8036): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8036 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG Dilation.v(8038) " "Verilog HDL or VHDL warning at Dilation.v(8038): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8038 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG Dilation.v(8039) " "Verilog HDL or VHDL warning at Dilation.v(8039): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8039 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497842 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG Dilation.v(8041) " "Verilog HDL or VHDL warning at Dilation.v(8041): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8041 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG Dilation.v(8042) " "Verilog HDL or VHDL warning at Dilation.v(8042): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_2_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8042 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG Dilation.v(8044) " "Verilog HDL or VHDL warning at Dilation.v(8044): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8044 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG Dilation.v(8045) " "Verilog HDL or VHDL warning at Dilation.v(8045): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_3_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG Dilation.v(8047) " "Verilog HDL or VHDL warning at Dilation.v(8047): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8047 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG Dilation.v(8048) " "Verilog HDL or VHDL warning at Dilation.v(8048): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_4_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8048 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG Dilation.v(8050) " "Verilog HDL or VHDL warning at Dilation.v(8050): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8050 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG Dilation.v(8051) " "Verilog HDL or VHDL warning at Dilation.v(8051): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_5_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8051 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497843 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG Dilation.v(8053) " "Verilog HDL or VHDL warning at Dilation.v(8053): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8053 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG Dilation.v(8054) " "Verilog HDL or VHDL warning at Dilation.v(8054): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_6_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8054 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_7_NO_SHIFT_REG Dilation.v(8056) " "Verilog HDL or VHDL warning at Dilation.v(8056): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8056 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_7_NO_SHIFT_REG Dilation.v(8057) " "Verilog HDL or VHDL warning at Dilation.v(8057): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_7_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8057 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_valid_out_8_NO_SHIFT_REG Dilation.v(8059) " "Verilog HDL or VHDL warning at Dilation.v(8059): object \"rnode_169to170_bb1_c0_ene2_0_valid_out_8_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8059 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_c0_ene2_0_stall_in_8_NO_SHIFT_REG Dilation.v(8060) " "Verilog HDL or VHDL warning at Dilation.v(8060): object \"rnode_169to170_bb1_c0_ene2_0_stall_in_8_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8060 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_12_0_push23_rows_11_0_pop24_0_valid_out_NO_SHIFT_REG Dilation.v(8116) " "Verilog HDL or VHDL warning at Dilation.v(8116): object \"rnode_170to171_bb1_rows_12_0_push23_rows_11_0_pop24_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_12_0_push23_rows_11_0_pop24_0_stall_in_NO_SHIFT_REG Dilation.v(8117) " "Verilog HDL or VHDL warning at Dilation.v(8117): object \"rnode_170to171_bb1_rows_12_0_push23_rows_11_0_pop24_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_12_0_push23_rows_11_0_pop24_0_NO_SHIFT_REG Dilation.v(8118) " "Verilog HDL or VHDL warning at Dilation.v(8118): object \"rnode_170to171_bb1_rows_12_0_push23_rows_11_0_pop24_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497844 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_11_0_push24_rows_10_0_pop25_0_valid_out_NO_SHIFT_REG Dilation.v(8150) " "Verilog HDL or VHDL warning at Dilation.v(8150): object \"rnode_170to171_bb1_rows_11_0_push24_rows_10_0_pop25_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_11_0_push24_rows_10_0_pop25_0_stall_in_NO_SHIFT_REG Dilation.v(8151) " "Verilog HDL or VHDL warning at Dilation.v(8151): object \"rnode_170to171_bb1_rows_11_0_push24_rows_10_0_pop25_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_11_0_push24_rows_10_0_pop25_0_NO_SHIFT_REG Dilation.v(8152) " "Verilog HDL or VHDL warning at Dilation.v(8152): object \"rnode_170to171_bb1_rows_11_0_push24_rows_10_0_pop25_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to168_bb1_not_select6_0_stall_in_NO_SHIFT_REG Dilation.v(8185) " "Verilog HDL or VHDL warning at Dilation.v(8185): object \"rnode_166to168_bb1_not_select6_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_coalesce_counter_push54_next_coalesce_inputs_ready Dilation.v(8217) " "Verilog HDL or VHDL warning at Dilation.v(8217): object \"local_bb1_coalesce_counter_push54_next_coalesce_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_coalesce_counter_push54_next_coalesce_valid_out_NO_SHIFT_REG Dilation.v(8218) " "Verilog HDL or VHDL warning at Dilation.v(8218): object \"local_bb1_coalesce_counter_push54_next_coalesce_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_coalesce_counter_push54_next_coalesce_causedstall Dilation.v(8225) " "Verilog HDL or VHDL warning at Dilation.v(8225): object \"local_bb1_coalesce_counter_push54_next_coalesce_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_inputs_ready Dilation.v(8282) " "Verilog HDL or VHDL warning at Dilation.v(8282): object \"local_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497845 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_valid_out_NO_SHIFT_REG Dilation.v(8283) " "Verilog HDL or VHDL warning at Dilation.v(8283): object \"local_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_causedstall Dilation.v(8290) " "Verilog HDL or VHDL warning at Dilation.v(8290): object \"local_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_cmp16_121_0_stall_in_0_NO_SHIFT_REG Dilation.v(8349) " "Verilog HDL or VHDL warning at Dilation.v(8349): object \"rnode_166to167_bb1_cmp16_121_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_cmp16_121_0_stall_in_1_NO_SHIFT_REG Dilation.v(8352) " "Verilog HDL or VHDL warning at Dilation.v(8352): object \"rnode_166to167_bb1_cmp16_121_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_valid_out_NO_SHIFT_REG Dilation.v(8387) " "Verilog HDL or VHDL warning at Dilation.v(8387): object \"rnode_169to170_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_stall_in_NO_SHIFT_REG Dilation.v(8388) " "Verilog HDL or VHDL warning at Dilation.v(8388): object \"rnode_169to170_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1927_0_push12_rows_1926_0_pop13_inputs_ready Dilation.v(8420) " "Verilog HDL or VHDL warning at Dilation.v(8420): object \"local_bb1_rows_1927_0_push12_rows_1926_0_pop13_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1927_0_push12_rows_1926_0_pop13_valid_out_NO_SHIFT_REG Dilation.v(8421) " "Verilog HDL or VHDL warning at Dilation.v(8421): object \"local_bb1_rows_1927_0_push12_rows_1926_0_pop13_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497846 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1927_0_push12_rows_1926_0_pop13_causedstall Dilation.v(8428) " "Verilog HDL or VHDL warning at Dilation.v(8428): object \"local_bb1_rows_1927_0_push12_rows_1926_0_pop13_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_valid_out_NO_SHIFT_REG Dilation.v(8493) " "Verilog HDL or VHDL warning at Dilation.v(8493): object \"rnode_168to169_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_stall_in_NO_SHIFT_REG Dilation.v(8494) " "Verilog HDL or VHDL warning at Dilation.v(8494): object \"rnode_168to169_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_valid_out_NO_SHIFT_REG Dilation.v(8534) " "Verilog HDL or VHDL warning at Dilation.v(8534): object \"rnode_168to169_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_stall_in_NO_SHIFT_REG Dilation.v(8535) " "Verilog HDL or VHDL warning at Dilation.v(8535): object \"rnode_168to169_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_valid_out_NO_SHIFT_REG Dilation.v(8575) " "Verilog HDL or VHDL warning at Dilation.v(8575): object \"rnode_168to169_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_stall_in_NO_SHIFT_REG Dilation.v(8576) " "Verilog HDL or VHDL warning at Dilation.v(8576): object \"rnode_168to169_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497847 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_valid_out_NO_SHIFT_REG Dilation.v(8616) " "Verilog HDL or VHDL warning at Dilation.v(8616): object \"rnode_168to169_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_stall_in_NO_SHIFT_REG Dilation.v(8617) " "Verilog HDL or VHDL warning at Dilation.v(8617): object \"rnode_168to169_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1933_0_push6_rows_1932_0_pop7_0_valid_out_NO_SHIFT_REG Dilation.v(8657) " "Verilog HDL or VHDL warning at Dilation.v(8657): object \"rnode_169to171_bb1_rows_1933_0_push6_rows_1932_0_pop7_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1933_0_push6_rows_1932_0_pop7_0_stall_in_NO_SHIFT_REG Dilation.v(8658) " "Verilog HDL or VHDL warning at Dilation.v(8658): object \"rnode_169to171_bb1_rows_1933_0_push6_rows_1932_0_pop7_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1933_0_push6_rows_1932_0_pop7_0_NO_SHIFT_REG Dilation.v(8659) " "Verilog HDL or VHDL warning at Dilation.v(8659): object \"rnode_169to171_bb1_rows_1933_0_push6_rows_1932_0_pop7_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_valid_out_NO_SHIFT_REG Dilation.v(8698) " "Verilog HDL or VHDL warning at Dilation.v(8698): object \"rnode_168to169_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_stall_in_NO_SHIFT_REG Dilation.v(8699) " "Verilog HDL or VHDL warning at Dilation.v(8699): object \"rnode_168to169_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497848 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push37__pop36_inputs_ready Dilation.v(8738) " "Verilog HDL or VHDL warning at Dilation.v(8738): object \"local_bb1__push37__pop36_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push37__pop36_valid_out_NO_SHIFT_REG Dilation.v(8739) " "Verilog HDL or VHDL warning at Dilation.v(8739): object \"local_bb1__push37__pop36_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push37__pop36_causedstall Dilation.v(8746) " "Verilog HDL or VHDL warning at Dilation.v(8746): object \"local_bb1__push37__pop36_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8746 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1934_0_push5_rows_1933_0_pop6_inputs_ready Dilation.v(8810) " "Verilog HDL or VHDL warning at Dilation.v(8810): object \"local_bb1_rows_1934_0_push5_rows_1933_0_pop6_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8810 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1934_0_push5_rows_1933_0_pop6_valid_out_NO_SHIFT_REG Dilation.v(8811) " "Verilog HDL or VHDL warning at Dilation.v(8811): object \"local_bb1_rows_1934_0_push5_rows_1933_0_pop6_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1934_0_push5_rows_1933_0_pop6_causedstall Dilation.v(8818) " "Verilog HDL or VHDL warning at Dilation.v(8818): object \"local_bb1_rows_1934_0_push5_rows_1933_0_pop6_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_14_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(8877) " "Verilog HDL or VHDL warning at Dilation.v(8877): object \"rnode_168to169_bb1_cmp16_14_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_14_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(8880) " "Verilog HDL or VHDL warning at Dilation.v(8880): object \"rnode_168to169_bb1_cmp16_14_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497849 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1935_0_push4_rows_1934_0_pop5_inputs_ready Dilation.v(8914) " "Verilog HDL or VHDL warning at Dilation.v(8914): object \"local_bb1_rows_1935_0_push4_rows_1934_0_pop5_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1935_0_push4_rows_1934_0_pop5_valid_out_NO_SHIFT_REG Dilation.v(8915) " "Verilog HDL or VHDL warning at Dilation.v(8915): object \"local_bb1_rows_1935_0_push4_rows_1934_0_pop5_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8915 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1935_0_push4_rows_1934_0_pop5_causedstall Dilation.v(8922) " "Verilog HDL or VHDL warning at Dilation.v(8922): object \"local_bb1_rows_1935_0_push4_rows_1934_0_pop5_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_15_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(8981) " "Verilog HDL or VHDL warning at Dilation.v(8981): object \"rnode_168to169_bb1_cmp16_15_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8981 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_15_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(8984) " "Verilog HDL or VHDL warning at Dilation.v(8984): object \"rnode_168to169_bb1_cmp16_15_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8984 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__coalesced_push2_rows_1935_0_pop4_inputs_ready Dilation.v(9018) " "Verilog HDL or VHDL warning at Dilation.v(9018): object \"local_bb1__coalesced_push2_rows_1935_0_pop4_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__coalesced_push2_rows_1935_0_pop4_valid_out_NO_SHIFT_REG Dilation.v(9019) " "Verilog HDL or VHDL warning at Dilation.v(9019): object \"local_bb1__coalesced_push2_rows_1935_0_pop4_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9019 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__coalesced_push2_rows_1935_0_pop4_causedstall Dilation.v(9026) " "Verilog HDL or VHDL warning at Dilation.v(9026): object \"local_bb1__coalesced_push2_rows_1935_0_pop4_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_16_1_0_stall_in_0_NO_SHIFT_REG Dilation.v(9084) " "Verilog HDL or VHDL warning at Dilation.v(9084): object \"rnode_168to169_bb1_cmp16_16_1_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9084 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497850 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_16_1_0_stall_in_1_NO_SHIFT_REG Dilation.v(9087) " "Verilog HDL or VHDL warning at Dilation.v(9087): object \"rnode_168to169_bb1_cmp16_16_1_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9087 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop40__valid_out_0 Dilation.v(9121) " "Verilog HDL or VHDL warning at Dilation.v(9121): object \"local_bb1__pop40__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_5_2_valid_out Dilation.v(9124) " "Verilog HDL or VHDL warning at Dilation.v(9124): object \"local_bb1_cmp16_5_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_5_2_stall_local Dilation.v(9128) " "Verilog HDL warning at Dilation.v(9128): object local_bb1_cmp16_5_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9128 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__pop48__0_valid_out_0_NO_SHIFT_REG Dilation.v(9155) " "Verilog HDL or VHDL warning at Dilation.v(9155): object \"rnode_169to170_bb1__pop48__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__pop48__0_stall_in_0_NO_SHIFT_REG Dilation.v(9156) " "Verilog HDL or VHDL warning at Dilation.v(9156): object \"rnode_169to170_bb1__pop48__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__pop48__0_stall_in_1_NO_SHIFT_REG Dilation.v(9159) " "Verilog HDL or VHDL warning at Dilation.v(9159): object \"rnode_169to170_bb1__pop48__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__pop42__0_valid_out_0_NO_SHIFT_REG Dilation.v(9194) " "Verilog HDL or VHDL warning at Dilation.v(9194): object \"rnode_169to170_bb1__pop42__0_valid_out_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497851 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__pop42__0_stall_in_0_NO_SHIFT_REG Dilation.v(9195) " "Verilog HDL or VHDL warning at Dilation.v(9195): object \"rnode_169to170_bb1__pop42__0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__pop42__0_stall_in_1_NO_SHIFT_REG Dilation.v(9198) " "Verilog HDL or VHDL warning at Dilation.v(9198): object \"rnode_169to170_bb1__pop42__0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop41__valid_out_0 Dilation.v(9232) " "Verilog HDL or VHDL warning at Dilation.v(9232): object \"local_bb1__pop41__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_6_2_valid_out Dilation.v(9235) " "Verilog HDL or VHDL warning at Dilation.v(9235): object \"local_bb1_cmp16_6_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_6_2_stall_local Dilation.v(9239) " "Verilog HDL warning at Dilation.v(9239): object local_bb1_cmp16_6_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9239 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop39__valid_out_0 Dilation.v(9279) " "Verilog HDL or VHDL warning at Dilation.v(9279): object \"local_bb1__pop39__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_4_2_valid_out Dilation.v(9282) " "Verilog HDL or VHDL warning at Dilation.v(9282): object \"local_bb1_cmp16_4_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497852 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_4_2_stall_local Dilation.v(9286) " "Verilog HDL warning at Dilation.v(9286): object local_bb1_cmp16_4_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9286 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_valid_out_NO_SHIFT_REG Dilation.v(9579) " "Verilog HDL or VHDL warning at Dilation.v(9579): object \"rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_stall_in_NO_SHIFT_REG Dilation.v(9580) " "Verilog HDL or VHDL warning at Dilation.v(9580): object \"rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_valid_out_NO_SHIFT_REG Dilation.v(9613) " "Verilog HDL or VHDL warning at Dilation.v(9613): object \"rnode_167to168_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_stall_in_NO_SHIFT_REG Dilation.v(9614) " "Verilog HDL or VHDL warning at Dilation.v(9614): object \"rnode_167to168_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_valid_out_NO_SHIFT_REG Dilation.v(9654) " "Verilog HDL or VHDL warning at Dilation.v(9654): object \"rnode_170to171_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_stall_in_NO_SHIFT_REG Dilation.v(9655) " "Verilog HDL or VHDL warning at Dilation.v(9655): object \"rnode_170to171_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497853 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_NO_SHIFT_REG Dilation.v(9656) " "Verilog HDL or VHDL warning at Dilation.v(9656): object \"rnode_170to171_bb1_rows_1921_0_push18_rows_1920_0_pop19_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1927_0_push12_rows_1926_0_pop13_0_valid_out_NO_SHIFT_REG Dilation.v(9688) " "Verilog HDL or VHDL warning at Dilation.v(9688): object \"rnode_169to171_bb1_rows_1927_0_push12_rows_1926_0_pop13_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1927_0_push12_rows_1926_0_pop13_0_stall_in_NO_SHIFT_REG Dilation.v(9689) " "Verilog HDL or VHDL warning at Dilation.v(9689): object \"rnode_169to171_bb1_rows_1927_0_push12_rows_1926_0_pop13_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1927_0_push12_rows_1926_0_pop13_0_NO_SHIFT_REG Dilation.v(9690) " "Verilog HDL or VHDL warning at Dilation.v(9690): object \"rnode_169to171_bb1_rows_1927_0_push12_rows_1926_0_pop13_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_valid_out_NO_SHIFT_REG Dilation.v(9722) " "Verilog HDL or VHDL warning at Dilation.v(9722): object \"rnode_169to170_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9722 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_stall_in_NO_SHIFT_REG Dilation.v(9723) " "Verilog HDL or VHDL warning at Dilation.v(9723): object \"rnode_169to170_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9723 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_valid_out_NO_SHIFT_REG Dilation.v(9756) " "Verilog HDL or VHDL warning at Dilation.v(9756): object \"rnode_169to170_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_stall_in_NO_SHIFT_REG Dilation.v(9757) " "Verilog HDL or VHDL warning at Dilation.v(9757): object \"rnode_169to170_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9757 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497854 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_valid_out_NO_SHIFT_REG Dilation.v(9790) " "Verilog HDL or VHDL warning at Dilation.v(9790): object \"rnode_169to170_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9790 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_stall_in_NO_SHIFT_REG Dilation.v(9791) " "Verilog HDL or VHDL warning at Dilation.v(9791): object \"rnode_169to170_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9791 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_valid_out_NO_SHIFT_REG Dilation.v(9824) " "Verilog HDL or VHDL warning at Dilation.v(9824): object \"rnode_169to170_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_stall_in_NO_SHIFT_REG Dilation.v(9825) " "Verilog HDL or VHDL warning at Dilation.v(9825): object \"rnode_169to170_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9825 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_valid_out_NO_SHIFT_REG Dilation.v(9858) " "Verilog HDL or VHDL warning at Dilation.v(9858): object \"rnode_169to170_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_stall_in_NO_SHIFT_REG Dilation.v(9859) " "Verilog HDL or VHDL warning at Dilation.v(9859): object \"rnode_169to170_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9859 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push37__pop36_0_valid_out_NO_SHIFT_REG Dilation.v(9892) " "Verilog HDL or VHDL warning at Dilation.v(9892): object \"rnode_170to171_bb1__push37__pop36_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push37__pop36_0_stall_in_NO_SHIFT_REG Dilation.v(9893) " "Verilog HDL or VHDL warning at Dilation.v(9893): object \"rnode_170to171_bb1__push37__pop36_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9893 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497855 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push37__pop36_0_NO_SHIFT_REG Dilation.v(9894) " "Verilog HDL or VHDL warning at Dilation.v(9894): object \"rnode_170to171_bb1__push37__pop36_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9894 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1934_0_push5_rows_1933_0_pop6_0_valid_out_NO_SHIFT_REG Dilation.v(9933) " "Verilog HDL or VHDL warning at Dilation.v(9933): object \"rnode_169to171_bb1_rows_1934_0_push5_rows_1933_0_pop6_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9933 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1934_0_push5_rows_1933_0_pop6_0_stall_in_NO_SHIFT_REG Dilation.v(9934) " "Verilog HDL or VHDL warning at Dilation.v(9934): object \"rnode_169to171_bb1_rows_1934_0_push5_rows_1933_0_pop6_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9934 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1934_0_push5_rows_1933_0_pop6_0_NO_SHIFT_REG Dilation.v(9935) " "Verilog HDL or VHDL warning at Dilation.v(9935): object \"rnode_169to171_bb1_rows_1934_0_push5_rows_1933_0_pop6_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9935 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1935_0_push4_rows_1934_0_pop5_0_valid_out_NO_SHIFT_REG Dilation.v(9974) " "Verilog HDL or VHDL warning at Dilation.v(9974): object \"rnode_169to171_bb1_rows_1935_0_push4_rows_1934_0_pop5_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9974 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1935_0_push4_rows_1934_0_pop5_0_stall_in_NO_SHIFT_REG Dilation.v(9975) " "Verilog HDL or VHDL warning at Dilation.v(9975): object \"rnode_169to171_bb1_rows_1935_0_push4_rows_1934_0_pop5_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9975 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1_rows_1935_0_push4_rows_1934_0_pop5_0_NO_SHIFT_REG Dilation.v(9976) " "Verilog HDL or VHDL warning at Dilation.v(9976): object \"rnode_169to171_bb1_rows_1935_0_push4_rows_1934_0_pop5_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497856 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1__coalesced_push2_rows_1935_0_pop4_0_valid_out_NO_SHIFT_REG Dilation.v(10015) " "Verilog HDL or VHDL warning at Dilation.v(10015): object \"rnode_169to171_bb1__coalesced_push2_rows_1935_0_pop4_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10015 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1__coalesced_push2_rows_1935_0_pop4_0_stall_in_NO_SHIFT_REG Dilation.v(10016) " "Verilog HDL or VHDL warning at Dilation.v(10016): object \"rnode_169to171_bb1__coalesced_push2_rows_1935_0_pop4_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10016 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1__coalesced_push2_rows_1935_0_pop4_0_NO_SHIFT_REG Dilation.v(10017) " "Verilog HDL or VHDL warning at Dilation.v(10017): object \"rnode_169to171_bb1__coalesced_push2_rows_1935_0_pop4_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10017 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push41__pop40_inputs_ready Dilation.v(10055) " "Verilog HDL or VHDL warning at Dilation.v(10055): object \"local_bb1__push41__pop40_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push41__pop40_valid_out_NO_SHIFT_REG Dilation.v(10056) " "Verilog HDL or VHDL warning at Dilation.v(10056): object \"local_bb1__push41__pop40_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10056 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push41__pop40_causedstall Dilation.v(10063) " "Verilog HDL or VHDL warning at Dilation.v(10063): object \"local_bb1__push41__pop40_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_cmp16_5_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(10122) " "Verilog HDL or VHDL warning at Dilation.v(10122): object \"rnode_169to170_bb1_cmp16_5_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497857 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_cmp16_5_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(10125) " "Verilog HDL or VHDL warning at Dilation.v(10125): object \"rnode_169to170_bb1_cmp16_5_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push49__pop48_inputs_ready Dilation.v(10159) " "Verilog HDL or VHDL warning at Dilation.v(10159): object \"local_bb1__push49__pop48_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push49__pop48_valid_out_NO_SHIFT_REG Dilation.v(10160) " "Verilog HDL or VHDL warning at Dilation.v(10160): object \"local_bb1__push49__pop48_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push49__pop48_NO_SHIFT_REG Dilation.v(10166) " "Verilog HDL or VHDL warning at Dilation.v(10166): object \"local_bb1__push49__pop48_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push49__pop48_causedstall Dilation.v(10167) " "Verilog HDL or VHDL warning at Dilation.v(10167): object \"local_bb1__push49__pop48_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_13_2_valid_out Dilation.v(10224) " "Verilog HDL or VHDL warning at Dilation.v(10224): object \"local_bb1_cmp16_13_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_13_2_stall_in Dilation.v(10225) " "Verilog HDL or VHDL warning at Dilation.v(10225): object \"local_bb1_cmp16_13_2_stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_13_2_inputs_ready Dilation.v(10226) " "Verilog HDL or VHDL warning at Dilation.v(10226): object \"local_bb1_cmp16_13_2_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push43__pop42_inputs_ready Dilation.v(10237) " "Verilog HDL or VHDL warning at Dilation.v(10237): object \"local_bb1__push43__pop42_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497858 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push43__pop42_valid_out_NO_SHIFT_REG Dilation.v(10238) " "Verilog HDL or VHDL warning at Dilation.v(10238): object \"local_bb1__push43__pop42_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push43__pop42_NO_SHIFT_REG Dilation.v(10244) " "Verilog HDL or VHDL warning at Dilation.v(10244): object \"local_bb1__push43__pop42_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push43__pop42_causedstall Dilation.v(10245) " "Verilog HDL or VHDL warning at Dilation.v(10245): object \"local_bb1__push43__pop42_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push42__pop41_inputs_ready Dilation.v(10309) " "Verilog HDL or VHDL warning at Dilation.v(10309): object \"local_bb1__push42__pop41_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push42__pop41_valid_out_NO_SHIFT_REG Dilation.v(10310) " "Verilog HDL or VHDL warning at Dilation.v(10310): object \"local_bb1__push42__pop41_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push42__pop41_causedstall Dilation.v(10317) " "Verilog HDL or VHDL warning at Dilation.v(10317): object \"local_bb1__push42__pop41_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_cmp16_6_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(10376) " "Verilog HDL or VHDL warning at Dilation.v(10376): object \"rnode_169to170_bb1_cmp16_6_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_cmp16_6_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(10379) " "Verilog HDL or VHDL warning at Dilation.v(10379): object \"rnode_169to170_bb1_cmp16_6_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497859 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push40__pop39_inputs_ready Dilation.v(10427) " "Verilog HDL or VHDL warning at Dilation.v(10427): object \"local_bb1__push40__pop39_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push40__pop39_valid_out_NO_SHIFT_REG Dilation.v(10428) " "Verilog HDL or VHDL warning at Dilation.v(10428): object \"local_bb1__push40__pop39_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push40__pop39_causedstall Dilation.v(10435) " "Verilog HDL or VHDL warning at Dilation.v(10435): object \"local_bb1__push40__pop39_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_cmp16_4_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(10494) " "Verilog HDL or VHDL warning at Dilation.v(10494): object \"rnode_169to170_bb1_cmp16_4_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_cmp16_4_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(10497) " "Verilog HDL or VHDL warning at Dilation.v(10497): object \"rnode_169to170_bb1_cmp16_4_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop49__valid_out_0 Dilation.v(10531) " "Verilog HDL or VHDL warning at Dilation.v(10531): object \"local_bb1__pop49__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_14_2_valid_out Dilation.v(10534) " "Verilog HDL or VHDL warning at Dilation.v(10534): object \"local_bb1_cmp16_14_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_14_2_stall_local Dilation.v(10538) " "Verilog HDL warning at Dilation.v(10538): object local_bb1_cmp16_14_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497860 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop47__valid_out_0 Dilation.v(10564) " "Verilog HDL or VHDL warning at Dilation.v(10564): object \"local_bb1__pop47__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_12_2_valid_out Dilation.v(10567) " "Verilog HDL or VHDL warning at Dilation.v(10567): object \"local_bb1_cmp16_12_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_12_2_stall_local Dilation.v(10571) " "Verilog HDL warning at Dilation.v(10571): object local_bb1_cmp16_12_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10571 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop46__valid_out_0 Dilation.v(10597) " "Verilog HDL or VHDL warning at Dilation.v(10597): object \"local_bb1__pop46__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_11_2_valid_out Dilation.v(10600) " "Verilog HDL or VHDL warning at Dilation.v(10600): object \"local_bb1_cmp16_11_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10600 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_11_2_stall_local Dilation.v(10604) " "Verilog HDL warning at Dilation.v(10604): object local_bb1_cmp16_11_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10604 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop50__valid_out_0 Dilation.v(10651) " "Verilog HDL or VHDL warning at Dilation.v(10651): object \"local_bb1__pop50__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_15_2_valid_out Dilation.v(10654) " "Verilog HDL or VHDL warning at Dilation.v(10654): object \"local_bb1_cmp16_15_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497861 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_15_2_stall_local Dilation.v(10658) " "Verilog HDL warning at Dilation.v(10658): object local_bb1_cmp16_15_2_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10658 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_16_2_valid_out Dilation.v(10684) " "Verilog HDL or VHDL warning at Dilation.v(10684): object \"local_bb1_cmp16_16_2_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_16_2_stall_in Dilation.v(10685) " "Verilog HDL or VHDL warning at Dilation.v(10685): object \"local_bb1_cmp16_16_2_stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10685 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_16_2_inputs_ready Dilation.v(10686) " "Verilog HDL or VHDL warning at Dilation.v(10686): object \"local_bb1_cmp16_16_2_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__coalesced_pop2__valid_out_0 Dilation.v(10704) " "Verilog HDL or VHDL warning at Dilation.v(10704): object \"local_bb1__coalesced_pop2__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_cmp16_228_valid_out Dilation.v(10707) " "Verilog HDL or VHDL warning at Dilation.v(10707): object \"local_bb1_cmp16_228_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10707 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1_cmp16_228_stall_local Dilation.v(10711) " "Verilog HDL warning at Dilation.v(10711): object local_bb1_cmp16_228_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10711 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_valid_out_NO_SHIFT_REG Dilation.v(10738) " "Verilog HDL or VHDL warning at Dilation.v(10738): object \"rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_stall_in_NO_SHIFT_REG Dilation.v(10739) " "Verilog HDL or VHDL warning at Dilation.v(10739): object \"rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497862 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_valid_out_NO_SHIFT_REG Dilation.v(10772) " "Verilog HDL or VHDL warning at Dilation.v(10772): object \"rnode_168to170_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_stall_in_NO_SHIFT_REG Dilation.v(10773) " "Verilog HDL or VHDL warning at Dilation.v(10773): object \"rnode_168to170_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10773 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_valid_out_NO_SHIFT_REG Dilation.v(10806) " "Verilog HDL or VHDL warning at Dilation.v(10806): object \"rnode_170to171_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_stall_in_NO_SHIFT_REG Dilation.v(10807) " "Verilog HDL or VHDL warning at Dilation.v(10807): object \"rnode_170to171_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_NO_SHIFT_REG Dilation.v(10808) " "Verilog HDL or VHDL warning at Dilation.v(10808): object \"rnode_170to171_bb1_rows_1928_0_push11_rows_1927_0_pop12_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_valid_out_NO_SHIFT_REG Dilation.v(10840) " "Verilog HDL or VHDL warning at Dilation.v(10840): object \"rnode_170to171_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_stall_in_NO_SHIFT_REG Dilation.v(10841) " "Verilog HDL or VHDL warning at Dilation.v(10841): object \"rnode_170to171_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10841 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497863 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_NO_SHIFT_REG Dilation.v(10842) " "Verilog HDL or VHDL warning at Dilation.v(10842): object \"rnode_170to171_bb1_rows_1929_0_push10_rows_1928_0_pop11_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10842 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_valid_out_NO_SHIFT_REG Dilation.v(10874) " "Verilog HDL or VHDL warning at Dilation.v(10874): object \"rnode_170to171_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_stall_in_NO_SHIFT_REG Dilation.v(10875) " "Verilog HDL or VHDL warning at Dilation.v(10875): object \"rnode_170to171_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10875 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_NO_SHIFT_REG Dilation.v(10876) " "Verilog HDL or VHDL warning at Dilation.v(10876): object \"rnode_170to171_bb1_rows_1930_0_push9_rows_1929_0_pop10_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_valid_out_NO_SHIFT_REG Dilation.v(10908) " "Verilog HDL or VHDL warning at Dilation.v(10908): object \"rnode_170to171_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_stall_in_NO_SHIFT_REG Dilation.v(10909) " "Verilog HDL or VHDL warning at Dilation.v(10909): object \"rnode_170to171_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10909 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_NO_SHIFT_REG Dilation.v(10910) " "Verilog HDL or VHDL warning at Dilation.v(10910): object \"rnode_170to171_bb1_rows_1932_0_push7_rows_1931_0_pop8_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10910 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_valid_out_NO_SHIFT_REG Dilation.v(10942) " "Verilog HDL or VHDL warning at Dilation.v(10942): object \"rnode_170to171_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_stall_in_NO_SHIFT_REG Dilation.v(10943) " "Verilog HDL or VHDL warning at Dilation.v(10943): object \"rnode_170to171_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_NO_SHIFT_REG Dilation.v(10944) " "Verilog HDL or VHDL warning at Dilation.v(10944): object \"rnode_170to171_bb1_rows_1931_0_push8_rows_1930_0_pop9_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10944 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push41__pop40_0_valid_out_NO_SHIFT_REG Dilation.v(10976) " "Verilog HDL or VHDL warning at Dilation.v(10976): object \"rnode_170to171_bb1__push41__pop40_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push41__pop40_0_stall_in_NO_SHIFT_REG Dilation.v(10977) " "Verilog HDL or VHDL warning at Dilation.v(10977): object \"rnode_170to171_bb1__push41__pop40_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push41__pop40_0_NO_SHIFT_REG Dilation.v(10978) " "Verilog HDL or VHDL warning at Dilation.v(10978): object \"rnode_170to171_bb1__push41__pop40_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10978 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_13_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(11018) " "Verilog HDL or VHDL warning at Dilation.v(11018): object \"rnode_170to171_bb1_cmp16_13_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_13_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(11021) " "Verilog HDL or VHDL warning at Dilation.v(11021): object \"rnode_170to171_bb1_cmp16_13_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11021 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push42__pop41_0_valid_out_NO_SHIFT_REG Dilation.v(11063) " "Verilog HDL or VHDL warning at Dilation.v(11063): object \"rnode_170to171_bb1__push42__pop41_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497865 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push42__pop41_0_stall_in_NO_SHIFT_REG Dilation.v(11064) " "Verilog HDL or VHDL warning at Dilation.v(11064): object \"rnode_170to171_bb1__push42__pop41_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push42__pop41_0_NO_SHIFT_REG Dilation.v(11065) " "Verilog HDL or VHDL warning at Dilation.v(11065): object \"rnode_170to171_bb1__push42__pop41_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push40__pop39_0_valid_out_NO_SHIFT_REG Dilation.v(11104) " "Verilog HDL or VHDL warning at Dilation.v(11104): object \"rnode_170to171_bb1__push40__pop39_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push40__pop39_0_stall_in_NO_SHIFT_REG Dilation.v(11105) " "Verilog HDL or VHDL warning at Dilation.v(11105): object \"rnode_170to171_bb1__push40__pop39_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push40__pop39_0_NO_SHIFT_REG Dilation.v(11106) " "Verilog HDL or VHDL warning at Dilation.v(11106): object \"rnode_170to171_bb1__push40__pop39_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push50__pop49_inputs_ready Dilation.v(11144) " "Verilog HDL or VHDL warning at Dilation.v(11144): object \"local_bb1__push50__pop49_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push50__pop49_valid_out_NO_SHIFT_REG Dilation.v(11145) " "Verilog HDL or VHDL warning at Dilation.v(11145): object \"local_bb1__push50__pop49_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push50__pop49_NO_SHIFT_REG Dilation.v(11151) " "Verilog HDL or VHDL warning at Dilation.v(11151): object \"local_bb1__push50__pop49_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497866 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push50__pop49_causedstall Dilation.v(11152) " "Verilog HDL or VHDL warning at Dilation.v(11152): object \"local_bb1__push50__pop49_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_14_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(11211) " "Verilog HDL or VHDL warning at Dilation.v(11211): object \"rnode_170to171_bb1_cmp16_14_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_14_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(11214) " "Verilog HDL or VHDL warning at Dilation.v(11214): object \"rnode_170to171_bb1_cmp16_14_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push48__pop47_inputs_ready Dilation.v(11248) " "Verilog HDL or VHDL warning at Dilation.v(11248): object \"local_bb1__push48__pop47_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push48__pop47_valid_out_NO_SHIFT_REG Dilation.v(11249) " "Verilog HDL or VHDL warning at Dilation.v(11249): object \"local_bb1__push48__pop47_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push48__pop47_NO_SHIFT_REG Dilation.v(11255) " "Verilog HDL or VHDL warning at Dilation.v(11255): object \"local_bb1__push48__pop47_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push48__pop47_causedstall Dilation.v(11256) " "Verilog HDL or VHDL warning at Dilation.v(11256): object \"local_bb1__push48__pop47_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_12_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(11315) " "Verilog HDL or VHDL warning at Dilation.v(11315): object \"rnode_170to171_bb1_cmp16_12_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_12_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(11318) " "Verilog HDL or VHDL warning at Dilation.v(11318): object \"rnode_170to171_bb1_cmp16_12_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497867 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push47__pop46_inputs_ready Dilation.v(11352) " "Verilog HDL or VHDL warning at Dilation.v(11352): object \"local_bb1__push47__pop46_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push47__pop46_valid_out_NO_SHIFT_REG Dilation.v(11353) " "Verilog HDL or VHDL warning at Dilation.v(11353): object \"local_bb1__push47__pop46_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push47__pop46_NO_SHIFT_REG Dilation.v(11359) " "Verilog HDL or VHDL warning at Dilation.v(11359): object \"local_bb1__push47__pop46_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push47__pop46_causedstall Dilation.v(11360) " "Verilog HDL or VHDL warning at Dilation.v(11360): object \"local_bb1__push47__pop46_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_11_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(11419) " "Verilog HDL or VHDL warning at Dilation.v(11419): object \"rnode_170to171_bb1_cmp16_11_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_11_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(11422) " "Verilog HDL or VHDL warning at Dilation.v(11422): object \"rnode_170to171_bb1_cmp16_11_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push51__pop50_inputs_ready Dilation.v(11477) " "Verilog HDL or VHDL warning at Dilation.v(11477): object \"local_bb1__push51__pop50_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push51__pop50_valid_out_NO_SHIFT_REG Dilation.v(11478) " "Verilog HDL or VHDL warning at Dilation.v(11478): object \"local_bb1__push51__pop50_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497868 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push51__pop50_NO_SHIFT_REG Dilation.v(11484) " "Verilog HDL or VHDL warning at Dilation.v(11484): object \"local_bb1__push51__pop50_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push51__pop50_causedstall Dilation.v(11485) " "Verilog HDL or VHDL warning at Dilation.v(11485): object \"local_bb1__push51__pop50_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_15_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(11544) " "Verilog HDL or VHDL warning at Dilation.v(11544): object \"rnode_170to171_bb1_cmp16_15_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_15_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(11547) " "Verilog HDL or VHDL warning at Dilation.v(11547): object \"rnode_170to171_bb1_cmp16_15_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11547 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_16_2_0_stall_in_0_NO_SHIFT_REG Dilation.v(11583) " "Verilog HDL or VHDL warning at Dilation.v(11583): object \"rnode_170to171_bb1_cmp16_16_2_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_cmp16_16_2_0_stall_in_1_NO_SHIFT_REG Dilation.v(11586) " "Verilog HDL or VHDL warning at Dilation.v(11586): object \"rnode_170to171_bb1_cmp16_16_2_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push36__coalesced_pop2_inputs_ready Dilation.v(11627) " "Verilog HDL or VHDL warning at Dilation.v(11627): object \"local_bb1__push36__coalesced_pop2_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497869 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push36__coalesced_pop2_valid_out_NO_SHIFT_REG Dilation.v(11628) " "Verilog HDL or VHDL warning at Dilation.v(11628): object \"local_bb1__push36__coalesced_pop2_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push36__coalesced_pop2_causedstall Dilation.v(11635) " "Verilog HDL or VHDL warning at Dilation.v(11635): object \"local_bb1__push36__coalesced_pop2_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_228_0_stall_in_0_NO_SHIFT_REG Dilation.v(11694) " "Verilog HDL or VHDL warning at Dilation.v(11694): object \"rnode_168to169_bb1_cmp16_228_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11694 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_cmp16_228_0_stall_in_1_NO_SHIFT_REG Dilation.v(11697) " "Verilog HDL or VHDL warning at Dilation.v(11697): object \"rnode_168to169_bb1_cmp16_228_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_coalesce_counter_push54_next_coalesce_0_valid_out_NO_SHIFT_REG Dilation.v(11732) " "Verilog HDL or VHDL warning at Dilation.v(11732): object \"rnode_170to171_bb1_coalesce_counter_push54_next_coalesce_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_coalesce_counter_push54_next_coalesce_0_stall_in_NO_SHIFT_REG Dilation.v(11733) " "Verilog HDL or VHDL warning at Dilation.v(11733): object \"rnode_170to171_bb1_coalesce_counter_push54_next_coalesce_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_coalesce_counter_push54_next_coalesce_0_NO_SHIFT_REG Dilation.v(11734) " "Verilog HDL or VHDL warning at Dilation.v(11734): object \"rnode_170to171_bb1_coalesce_counter_push54_next_coalesce_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_valid_out_NO_SHIFT_REG Dilation.v(11766) " "Verilog HDL or VHDL warning at Dilation.v(11766): object \"rnode_170to171_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11766 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_stall_in_NO_SHIFT_REG Dilation.v(11767) " "Verilog HDL or VHDL warning at Dilation.v(11767): object \"rnode_170to171_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497870 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_NO_SHIFT_REG Dilation.v(11768) " "Verilog HDL or VHDL warning at Dilation.v(11768): object \"rnode_170to171_bb1_rows_1920_0_push19_rows_1919_0_coalesced_pop3_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497871 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1__push36__coalesced_pop2_0_valid_out_NO_SHIFT_REG Dilation.v(11849) " "Verilog HDL or VHDL warning at Dilation.v(11849): object \"rnode_169to171_bb1__push36__coalesced_pop2_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497871 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1__push36__coalesced_pop2_0_stall_in_NO_SHIFT_REG Dilation.v(11850) " "Verilog HDL or VHDL warning at Dilation.v(11850): object \"rnode_169to171_bb1__push36__coalesced_pop2_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11850 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497871 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to171_bb1__push36__coalesced_pop2_0_NO_SHIFT_REG Dilation.v(11851) " "Verilog HDL or VHDL warning at Dilation.v(11851): object \"rnode_169to171_bb1__push36__coalesced_pop2_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497871 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1_0_pop34__valid_out_0 Dilation.v(11917) " "Verilog HDL or VHDL warning at Dilation.v(11917): object \"local_bb1_rows_1_0_pop34__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11917 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_0_0_pop35__valid_out_0 Dilation.v(11920) " "Verilog HDL or VHDL warning at Dilation.v(11920): object \"local_bb1_rows_0_0_pop35__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_2_0_pop33__valid_out_0 Dilation.v(11923) " "Verilog HDL or VHDL warning at Dilation.v(11923): object \"local_bb1_rows_2_0_pop33__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11923 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__333_valid_out Dilation.v(11926) " "Verilog HDL or VHDL warning at Dilation.v(11926): object \"local_bb1__333_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11926 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__333_stall_local Dilation.v(11930) " "Verilog HDL warning at Dilation.v(11930): object local_bb1__333_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11930 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_2_0_push33_rows_1_0_pop34_inputs_ready Dilation.v(11965) " "Verilog HDL or VHDL warning at Dilation.v(11965): object \"local_bb1_rows_2_0_push33_rows_1_0_pop34_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11965 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_2_0_push33_rows_1_0_pop34_valid_out_NO_SHIFT_REG Dilation.v(11966) " "Verilog HDL or VHDL warning at Dilation.v(11966): object \"local_bb1_rows_2_0_push33_rows_1_0_pop34_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11966 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_2_0_push33_rows_1_0_pop34_causedstall Dilation.v(11973) " "Verilog HDL or VHDL warning at Dilation.v(11973): object \"local_bb1_rows_2_0_push33_rows_1_0_pop34_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 11973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1_0_push34_rows_0_0_pop35_inputs_ready Dilation.v(12030) " "Verilog HDL or VHDL warning at Dilation.v(12030): object \"local_bb1_rows_1_0_push34_rows_0_0_pop35_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497872 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1_0_push34_rows_0_0_pop35_valid_out_NO_SHIFT_REG Dilation.v(12031) " "Verilog HDL or VHDL warning at Dilation.v(12031): object \"local_bb1_rows_1_0_push34_rows_0_0_pop35_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12031 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1_0_push34_rows_0_0_pop35_causedstall Dilation.v(12038) " "Verilog HDL or VHDL warning at Dilation.v(12038): object \"local_bb1_rows_1_0_push34_rows_0_0_pop35_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12038 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_3_0_push32_rows_2_0_pop33_inputs_ready Dilation.v(12095) " "Verilog HDL or VHDL warning at Dilation.v(12095): object \"local_bb1_rows_3_0_push32_rows_2_0_pop33_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12095 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_3_0_push32_rows_2_0_pop33_valid_out_NO_SHIFT_REG Dilation.v(12096) " "Verilog HDL or VHDL warning at Dilation.v(12096): object \"local_bb1_rows_3_0_push32_rows_2_0_pop33_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12096 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_3_0_push32_rows_2_0_pop33_causedstall Dilation.v(12103) " "Verilog HDL or VHDL warning at Dilation.v(12103): object \"local_bb1_rows_3_0_push32_rows_2_0_pop33_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1__333_0_stall_in_0_NO_SHIFT_REG Dilation.v(12162) " "Verilog HDL or VHDL warning at Dilation.v(12162): object \"rnode_164to165_bb1__333_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_164to165_bb1__333_0_stall_in_1_NO_SHIFT_REG Dilation.v(12165) " "Verilog HDL or VHDL warning at Dilation.v(12165): object \"rnode_164to165_bb1__333_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497873 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_2_0_push33_rows_1_0_pop34_0_valid_out_NO_SHIFT_REG Dilation.v(12200) " "Verilog HDL or VHDL warning at Dilation.v(12200): object \"rnode_165to166_bb1_rows_2_0_push33_rows_1_0_pop34_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_2_0_push33_rows_1_0_pop34_0_stall_in_NO_SHIFT_REG Dilation.v(12201) " "Verilog HDL or VHDL warning at Dilation.v(12201): object \"rnode_165to166_bb1_rows_2_0_push33_rows_1_0_pop34_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_1_0_push34_rows_0_0_pop35_0_valid_out_NO_SHIFT_REG Dilation.v(12234) " "Verilog HDL or VHDL warning at Dilation.v(12234): object \"rnode_165to166_bb1_rows_1_0_push34_rows_0_0_pop35_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_1_0_push34_rows_0_0_pop35_0_stall_in_NO_SHIFT_REG Dilation.v(12235) " "Verilog HDL or VHDL warning at Dilation.v(12235): object \"rnode_165to166_bb1_rows_1_0_push34_rows_0_0_pop35_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_3_0_push32_rows_2_0_pop33_0_valid_out_NO_SHIFT_REG Dilation.v(12268) " "Verilog HDL or VHDL warning at Dilation.v(12268): object \"rnode_165to166_bb1_rows_3_0_push32_rows_2_0_pop33_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1_rows_3_0_push32_rows_2_0_pop33_0_stall_in_NO_SHIFT_REG Dilation.v(12269) " "Verilog HDL or VHDL warning at Dilation.v(12269): object \"rnode_165to166_bb1_rows_3_0_push32_rows_2_0_pop33_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_2_0_push33_rows_1_0_pop34_0_valid_out_NO_SHIFT_REG Dilation.v(12309) " "Verilog HDL or VHDL warning at Dilation.v(12309): object \"rnode_166to170_bb1_rows_2_0_push33_rows_1_0_pop34_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497874 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_2_0_push33_rows_1_0_pop34_0_stall_in_NO_SHIFT_REG Dilation.v(12310) " "Verilog HDL or VHDL warning at Dilation.v(12310): object \"rnode_166to170_bb1_rows_2_0_push33_rows_1_0_pop34_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_1_0_push34_rows_0_0_pop35_0_valid_out_NO_SHIFT_REG Dilation.v(12343) " "Verilog HDL or VHDL warning at Dilation.v(12343): object \"rnode_166to170_bb1_rows_1_0_push34_rows_0_0_pop35_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_1_0_push34_rows_0_0_pop35_0_stall_in_NO_SHIFT_REG Dilation.v(12344) " "Verilog HDL or VHDL warning at Dilation.v(12344): object \"rnode_166to170_bb1_rows_1_0_push34_rows_0_0_pop35_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_3_0_push32_rows_2_0_pop33_0_valid_out_NO_SHIFT_REG Dilation.v(12377) " "Verilog HDL or VHDL warning at Dilation.v(12377): object \"rnode_166to170_bb1_rows_3_0_push32_rows_2_0_pop33_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to170_bb1_rows_3_0_push32_rows_2_0_pop33_0_stall_in_NO_SHIFT_REG Dilation.v(12378) " "Verilog HDL or VHDL warning at Dilation.v(12378): object \"rnode_166to170_bb1_rows_3_0_push32_rows_2_0_pop33_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_2_0_push33_rows_1_0_pop34_0_valid_out_NO_SHIFT_REG Dilation.v(12418) " "Verilog HDL or VHDL warning at Dilation.v(12418): object \"rnode_170to171_bb1_rows_2_0_push33_rows_1_0_pop34_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_2_0_push33_rows_1_0_pop34_0_stall_in_NO_SHIFT_REG Dilation.v(12419) " "Verilog HDL or VHDL warning at Dilation.v(12419): object \"rnode_170to171_bb1_rows_2_0_push33_rows_1_0_pop34_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497875 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_2_0_push33_rows_1_0_pop34_0_NO_SHIFT_REG Dilation.v(12420) " "Verilog HDL or VHDL warning at Dilation.v(12420): object \"rnode_170to171_bb1_rows_2_0_push33_rows_1_0_pop34_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1_0_push34_rows_0_0_pop35_0_valid_out_NO_SHIFT_REG Dilation.v(12452) " "Verilog HDL or VHDL warning at Dilation.v(12452): object \"rnode_170to171_bb1_rows_1_0_push34_rows_0_0_pop35_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1_0_push34_rows_0_0_pop35_0_stall_in_NO_SHIFT_REG Dilation.v(12453) " "Verilog HDL or VHDL warning at Dilation.v(12453): object \"rnode_170to171_bb1_rows_1_0_push34_rows_0_0_pop35_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1_0_push34_rows_0_0_pop35_0_NO_SHIFT_REG Dilation.v(12454) " "Verilog HDL or VHDL warning at Dilation.v(12454): object \"rnode_170to171_bb1_rows_1_0_push34_rows_0_0_pop35_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_3_0_push32_rows_2_0_pop33_0_valid_out_NO_SHIFT_REG Dilation.v(12486) " "Verilog HDL or VHDL warning at Dilation.v(12486): object \"rnode_170to171_bb1_rows_3_0_push32_rows_2_0_pop33_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_3_0_push32_rows_2_0_pop33_0_stall_in_NO_SHIFT_REG Dilation.v(12487) " "Verilog HDL or VHDL warning at Dilation.v(12487): object \"rnode_170to171_bb1_rows_3_0_push32_rows_2_0_pop33_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_3_0_push32_rows_2_0_pop33_0_NO_SHIFT_REG Dilation.v(12488) " "Verilog HDL or VHDL warning at Dilation.v(12488): object \"rnode_170to171_bb1_rows_3_0_push32_rows_2_0_pop33_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497876 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_6_0_pop29__valid_out_0 Dilation.v(12792) " "Verilog HDL or VHDL warning at Dilation.v(12792): object \"local_bb1_rows_6_0_pop29__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_7_0_pop28__valid_out_0 Dilation.v(12795) " "Verilog HDL or VHDL warning at Dilation.v(12795): object \"local_bb1_rows_7_0_pop28__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12795 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_8_0_pop27__valid_out_0 Dilation.v(12798) " "Verilog HDL or VHDL warning at Dilation.v(12798): object \"local_bb1_rows_8_0_pop27__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12798 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_9_0_pop26__valid_out_0 Dilation.v(12801) " "Verilog HDL or VHDL warning at Dilation.v(12801): object \"local_bb1_rows_9_0_pop26__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12801 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__361_valid_out Dilation.v(12804) " "Verilog HDL or VHDL warning at Dilation.v(12804): object \"local_bb1__361_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__361_stall_local Dilation.v(12808) " "Verilog HDL warning at Dilation.v(12808): object local_bb1__361_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12808 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_7_0_push28_rows_6_0_pop29_inputs_ready Dilation.v(12853) " "Verilog HDL or VHDL warning at Dilation.v(12853): object \"local_bb1_rows_7_0_push28_rows_6_0_pop29_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12853 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_7_0_push28_rows_6_0_pop29_valid_out_NO_SHIFT_REG Dilation.v(12854) " "Verilog HDL or VHDL warning at Dilation.v(12854): object \"local_bb1_rows_7_0_push28_rows_6_0_pop29_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12854 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497878 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_7_0_push28_rows_6_0_pop29_causedstall Dilation.v(12861) " "Verilog HDL or VHDL warning at Dilation.v(12861): object \"local_bb1_rows_7_0_push28_rows_6_0_pop29_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_8_0_push27_rows_7_0_pop28_inputs_ready Dilation.v(12918) " "Verilog HDL or VHDL warning at Dilation.v(12918): object \"local_bb1_rows_8_0_push27_rows_7_0_pop28_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12918 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_8_0_push27_rows_7_0_pop28_valid_out_NO_SHIFT_REG Dilation.v(12919) " "Verilog HDL or VHDL warning at Dilation.v(12919): object \"local_bb1_rows_8_0_push27_rows_7_0_pop28_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_8_0_push27_rows_7_0_pop28_causedstall Dilation.v(12926) " "Verilog HDL or VHDL warning at Dilation.v(12926): object \"local_bb1_rows_8_0_push27_rows_7_0_pop28_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12926 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_9_0_push26_rows_8_0_pop27_inputs_ready Dilation.v(12983) " "Verilog HDL or VHDL warning at Dilation.v(12983): object \"local_bb1_rows_9_0_push26_rows_8_0_pop27_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12983 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_9_0_push26_rows_8_0_pop27_valid_out_NO_SHIFT_REG Dilation.v(12984) " "Verilog HDL or VHDL warning at Dilation.v(12984): object \"local_bb1_rows_9_0_push26_rows_8_0_pop27_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12984 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_9_0_push26_rows_8_0_pop27_causedstall Dilation.v(12991) " "Verilog HDL or VHDL warning at Dilation.v(12991): object \"local_bb1_rows_9_0_push26_rows_8_0_pop27_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 12991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_10_0_push25_rows_9_0_pop26_inputs_ready Dilation.v(13048) " "Verilog HDL or VHDL warning at Dilation.v(13048): object \"local_bb1_rows_10_0_push25_rows_9_0_pop26_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13048 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497879 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_10_0_push25_rows_9_0_pop26_valid_out_NO_SHIFT_REG Dilation.v(13049) " "Verilog HDL or VHDL warning at Dilation.v(13049): object \"local_bb1_rows_10_0_push25_rows_9_0_pop26_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13049 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_10_0_push25_rows_9_0_pop26_causedstall Dilation.v(13056) " "Verilog HDL or VHDL warning at Dilation.v(13056): object \"local_bb1_rows_10_0_push25_rows_9_0_pop26_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13056 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1__361_0_stall_in_0_NO_SHIFT_REG Dilation.v(13115) " "Verilog HDL or VHDL warning at Dilation.v(13115): object \"rnode_165to166_bb1__361_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_165to166_bb1__361_0_stall_in_1_NO_SHIFT_REG Dilation.v(13118) " "Verilog HDL or VHDL warning at Dilation.v(13118): object \"rnode_165to166_bb1__361_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_7_0_push28_rows_6_0_pop29_0_valid_out_NO_SHIFT_REG Dilation.v(13153) " "Verilog HDL or VHDL warning at Dilation.v(13153): object \"rnode_166to167_bb1_rows_7_0_push28_rows_6_0_pop29_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_7_0_push28_rows_6_0_pop29_0_stall_in_NO_SHIFT_REG Dilation.v(13154) " "Verilog HDL or VHDL warning at Dilation.v(13154): object \"rnode_166to167_bb1_rows_7_0_push28_rows_6_0_pop29_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_8_0_push27_rows_7_0_pop28_0_valid_out_NO_SHIFT_REG Dilation.v(13187) " "Verilog HDL or VHDL warning at Dilation.v(13187): object \"rnode_166to167_bb1_rows_8_0_push27_rows_7_0_pop28_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_8_0_push27_rows_7_0_pop28_0_stall_in_NO_SHIFT_REG Dilation.v(13188) " "Verilog HDL or VHDL warning at Dilation.v(13188): object \"rnode_166to167_bb1_rows_8_0_push27_rows_7_0_pop28_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497880 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_9_0_push26_rows_8_0_pop27_0_valid_out_NO_SHIFT_REG Dilation.v(13221) " "Verilog HDL or VHDL warning at Dilation.v(13221): object \"rnode_166to167_bb1_rows_9_0_push26_rows_8_0_pop27_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_9_0_push26_rows_8_0_pop27_0_stall_in_NO_SHIFT_REG Dilation.v(13222) " "Verilog HDL or VHDL warning at Dilation.v(13222): object \"rnode_166to167_bb1_rows_9_0_push26_rows_8_0_pop27_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_10_0_push25_rows_9_0_pop26_0_valid_out_NO_SHIFT_REG Dilation.v(13255) " "Verilog HDL or VHDL warning at Dilation.v(13255): object \"rnode_166to167_bb1_rows_10_0_push25_rows_9_0_pop26_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1_rows_10_0_push25_rows_9_0_pop26_0_stall_in_NO_SHIFT_REG Dilation.v(13256) " "Verilog HDL or VHDL warning at Dilation.v(13256): object \"rnode_166to167_bb1_rows_10_0_push25_rows_9_0_pop26_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_7_0_push28_rows_6_0_pop29_0_valid_out_NO_SHIFT_REG Dilation.v(13296) " "Verilog HDL or VHDL warning at Dilation.v(13296): object \"rnode_167to170_bb1_rows_7_0_push28_rows_6_0_pop29_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_7_0_push28_rows_6_0_pop29_0_stall_in_NO_SHIFT_REG Dilation.v(13297) " "Verilog HDL or VHDL warning at Dilation.v(13297): object \"rnode_167to170_bb1_rows_7_0_push28_rows_6_0_pop29_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_8_0_push27_rows_7_0_pop28_0_valid_out_NO_SHIFT_REG Dilation.v(13330) " "Verilog HDL or VHDL warning at Dilation.v(13330): object \"rnode_167to170_bb1_rows_8_0_push27_rows_7_0_pop28_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_8_0_push27_rows_7_0_pop28_0_stall_in_NO_SHIFT_REG Dilation.v(13331) " "Verilog HDL or VHDL warning at Dilation.v(13331): object \"rnode_167to170_bb1_rows_8_0_push27_rows_7_0_pop28_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497881 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_9_0_push26_rows_8_0_pop27_0_valid_out_NO_SHIFT_REG Dilation.v(13364) " "Verilog HDL or VHDL warning at Dilation.v(13364): object \"rnode_167to170_bb1_rows_9_0_push26_rows_8_0_pop27_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_9_0_push26_rows_8_0_pop27_0_stall_in_NO_SHIFT_REG Dilation.v(13365) " "Verilog HDL or VHDL warning at Dilation.v(13365): object \"rnode_167to170_bb1_rows_9_0_push26_rows_8_0_pop27_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_10_0_push25_rows_9_0_pop26_0_valid_out_NO_SHIFT_REG Dilation.v(13398) " "Verilog HDL or VHDL warning at Dilation.v(13398): object \"rnode_167to170_bb1_rows_10_0_push25_rows_9_0_pop26_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to170_bb1_rows_10_0_push25_rows_9_0_pop26_0_stall_in_NO_SHIFT_REG Dilation.v(13399) " "Verilog HDL or VHDL warning at Dilation.v(13399): object \"rnode_167to170_bb1_rows_10_0_push25_rows_9_0_pop26_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_7_0_push28_rows_6_0_pop29_0_valid_out_NO_SHIFT_REG Dilation.v(13439) " "Verilog HDL or VHDL warning at Dilation.v(13439): object \"rnode_170to171_bb1_rows_7_0_push28_rows_6_0_pop29_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_7_0_push28_rows_6_0_pop29_0_stall_in_NO_SHIFT_REG Dilation.v(13440) " "Verilog HDL or VHDL warning at Dilation.v(13440): object \"rnode_170to171_bb1_rows_7_0_push28_rows_6_0_pop29_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13440 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_7_0_push28_rows_6_0_pop29_0_NO_SHIFT_REG Dilation.v(13441) " "Verilog HDL or VHDL warning at Dilation.v(13441): object \"rnode_170to171_bb1_rows_7_0_push28_rows_6_0_pop29_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13441 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497882 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_8_0_push27_rows_7_0_pop28_0_valid_out_NO_SHIFT_REG Dilation.v(13473) " "Verilog HDL or VHDL warning at Dilation.v(13473): object \"rnode_170to171_bb1_rows_8_0_push27_rows_7_0_pop28_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_8_0_push27_rows_7_0_pop28_0_stall_in_NO_SHIFT_REG Dilation.v(13474) " "Verilog HDL or VHDL warning at Dilation.v(13474): object \"rnode_170to171_bb1_rows_8_0_push27_rows_7_0_pop28_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_8_0_push27_rows_7_0_pop28_0_NO_SHIFT_REG Dilation.v(13475) " "Verilog HDL or VHDL warning at Dilation.v(13475): object \"rnode_170to171_bb1_rows_8_0_push27_rows_7_0_pop28_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_9_0_push26_rows_8_0_pop27_0_valid_out_NO_SHIFT_REG Dilation.v(13507) " "Verilog HDL or VHDL warning at Dilation.v(13507): object \"rnode_170to171_bb1_rows_9_0_push26_rows_8_0_pop27_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_9_0_push26_rows_8_0_pop27_0_stall_in_NO_SHIFT_REG Dilation.v(13508) " "Verilog HDL or VHDL warning at Dilation.v(13508): object \"rnode_170to171_bb1_rows_9_0_push26_rows_8_0_pop27_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_9_0_push26_rows_8_0_pop27_0_NO_SHIFT_REG Dilation.v(13509) " "Verilog HDL or VHDL warning at Dilation.v(13509): object \"rnode_170to171_bb1_rows_9_0_push26_rows_8_0_pop27_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_10_0_push25_rows_9_0_pop26_0_valid_out_NO_SHIFT_REG Dilation.v(13541) " "Verilog HDL or VHDL warning at Dilation.v(13541): object \"rnode_170to171_bb1_rows_10_0_push25_rows_9_0_pop26_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13541 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_10_0_push25_rows_9_0_pop26_0_stall_in_NO_SHIFT_REG Dilation.v(13542) " "Verilog HDL or VHDL warning at Dilation.v(13542): object \"rnode_170to171_bb1_rows_10_0_push25_rows_9_0_pop26_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497883 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_10_0_push25_rows_9_0_pop26_0_NO_SHIFT_REG Dilation.v(13543) " "Verilog HDL or VHDL warning at Dilation.v(13543): object \"rnode_170to171_bb1_rows_10_0_push25_rows_9_0_pop26_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497884 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_13_0_pop22__valid_out_0 Dilation.v(13805) " "Verilog HDL or VHDL warning at Dilation.v(13805): object \"local_bb1_rows_13_0_pop22__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13805 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497885 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_14_0_pop21__valid_out_0 Dilation.v(13808) " "Verilog HDL or VHDL warning at Dilation.v(13808): object \"local_bb1_rows_14_0_pop21__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497885 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_12_0_pop23__valid_out_0 Dilation.v(13811) " "Verilog HDL or VHDL warning at Dilation.v(13811): object \"local_bb1_rows_12_0_pop23__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497885 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_15_0_pop20__valid_out_0 Dilation.v(13814) " "Verilog HDL or VHDL warning at Dilation.v(13814): object \"local_bb1_rows_15_0_pop20__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13814 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497885 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__385_valid_out Dilation.v(13817) " "Verilog HDL or VHDL warning at Dilation.v(13817): object \"local_bb1__385_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13817 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497885 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__385_stall_local Dilation.v(13821) " "Verilog HDL warning at Dilation.v(13821): object local_bb1__385_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497885 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_14_0_push21_rows_13_0_pop22_inputs_ready Dilation.v(13864) " "Verilog HDL or VHDL warning at Dilation.v(13864): object \"local_bb1_rows_14_0_push21_rows_13_0_pop22_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_14_0_push21_rows_13_0_pop22_valid_out_NO_SHIFT_REG Dilation.v(13865) " "Verilog HDL or VHDL warning at Dilation.v(13865): object \"local_bb1_rows_14_0_push21_rows_13_0_pop22_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_14_0_push21_rows_13_0_pop22_causedstall Dilation.v(13872) " "Verilog HDL or VHDL warning at Dilation.v(13872): object \"local_bb1_rows_14_0_push21_rows_13_0_pop22_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_15_0_push20_rows_14_0_pop21_inputs_ready Dilation.v(13929) " "Verilog HDL or VHDL warning at Dilation.v(13929): object \"local_bb1_rows_15_0_push20_rows_14_0_pop21_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_15_0_push20_rows_14_0_pop21_valid_out_NO_SHIFT_REG Dilation.v(13930) " "Verilog HDL or VHDL warning at Dilation.v(13930): object \"local_bb1_rows_15_0_push20_rows_14_0_pop21_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_15_0_push20_rows_14_0_pop21_causedstall Dilation.v(13937) " "Verilog HDL or VHDL warning at Dilation.v(13937): object \"local_bb1_rows_15_0_push20_rows_14_0_pop21_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13937 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_13_0_push22_rows_12_0_pop23_inputs_ready Dilation.v(13994) " "Verilog HDL or VHDL warning at Dilation.v(13994): object \"local_bb1_rows_13_0_push22_rows_12_0_pop23_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13994 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_13_0_push22_rows_12_0_pop23_valid_out_NO_SHIFT_REG Dilation.v(13995) " "Verilog HDL or VHDL warning at Dilation.v(13995): object \"local_bb1_rows_13_0_push22_rows_12_0_pop23_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 13995 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497886 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_13_0_push22_rows_12_0_pop23_causedstall Dilation.v(14002) " "Verilog HDL or VHDL warning at Dilation.v(14002): object \"local_bb1_rows_13_0_push22_rows_12_0_pop23_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14002 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_inputs_ready Dilation.v(14059) " "Verilog HDL or VHDL warning at Dilation.v(14059): object \"local_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14059 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_valid_out_NO_SHIFT_REG Dilation.v(14060) " "Verilog HDL or VHDL warning at Dilation.v(14060): object \"local_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14060 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_causedstall Dilation.v(14067) " "Verilog HDL or VHDL warning at Dilation.v(14067): object \"local_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14067 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1__385_0_stall_in_0_NO_SHIFT_REG Dilation.v(14125) " "Verilog HDL or VHDL warning at Dilation.v(14125): object \"rnode_166to167_bb1__385_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_166to167_bb1__385_0_stall_in_1_NO_SHIFT_REG Dilation.v(14128) " "Verilog HDL or VHDL warning at Dilation.v(14128): object \"rnode_166to167_bb1__385_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_14_0_push21_rows_13_0_pop22_0_valid_out_NO_SHIFT_REG Dilation.v(14163) " "Verilog HDL or VHDL warning at Dilation.v(14163): object \"rnode_167to168_bb1_rows_14_0_push21_rows_13_0_pop22_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_14_0_push21_rows_13_0_pop22_0_stall_in_NO_SHIFT_REG Dilation.v(14164) " "Verilog HDL or VHDL warning at Dilation.v(14164): object \"rnode_167to168_bb1_rows_14_0_push21_rows_13_0_pop22_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497887 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_15_0_push20_rows_14_0_pop21_0_valid_out_NO_SHIFT_REG Dilation.v(14197) " "Verilog HDL or VHDL warning at Dilation.v(14197): object \"rnode_167to168_bb1_rows_15_0_push20_rows_14_0_pop21_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_15_0_push20_rows_14_0_pop21_0_stall_in_NO_SHIFT_REG Dilation.v(14198) " "Verilog HDL or VHDL warning at Dilation.v(14198): object \"rnode_167to168_bb1_rows_15_0_push20_rows_14_0_pop21_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_13_0_push22_rows_12_0_pop23_0_valid_out_NO_SHIFT_REG Dilation.v(14231) " "Verilog HDL or VHDL warning at Dilation.v(14231): object \"rnode_167to168_bb1_rows_13_0_push22_rows_12_0_pop23_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_13_0_push22_rows_12_0_pop23_0_stall_in_NO_SHIFT_REG Dilation.v(14232) " "Verilog HDL or VHDL warning at Dilation.v(14232): object \"rnode_167to168_bb1_rows_13_0_push22_rows_12_0_pop23_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_valid_out_NO_SHIFT_REG Dilation.v(14265) " "Verilog HDL or VHDL warning at Dilation.v(14265): object \"rnode_167to168_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_stall_in_NO_SHIFT_REG Dilation.v(14266) " "Verilog HDL or VHDL warning at Dilation.v(14266): object \"rnode_167to168_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_14_0_push21_rows_13_0_pop22_0_valid_out_NO_SHIFT_REG Dilation.v(14306) " "Verilog HDL or VHDL warning at Dilation.v(14306): object \"rnode_168to170_bb1_rows_14_0_push21_rows_13_0_pop22_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_14_0_push21_rows_13_0_pop22_0_stall_in_NO_SHIFT_REG Dilation.v(14307) " "Verilog HDL or VHDL warning at Dilation.v(14307): object \"rnode_168to170_bb1_rows_14_0_push21_rows_13_0_pop22_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_15_0_push20_rows_14_0_pop21_0_valid_out_NO_SHIFT_REG Dilation.v(14340) " "Verilog HDL or VHDL warning at Dilation.v(14340): object \"rnode_168to170_bb1_rows_15_0_push20_rows_14_0_pop21_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_15_0_push20_rows_14_0_pop21_0_stall_in_NO_SHIFT_REG Dilation.v(14341) " "Verilog HDL or VHDL warning at Dilation.v(14341): object \"rnode_168to170_bb1_rows_15_0_push20_rows_14_0_pop21_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_13_0_push22_rows_12_0_pop23_0_valid_out_NO_SHIFT_REG Dilation.v(14374) " "Verilog HDL or VHDL warning at Dilation.v(14374): object \"rnode_168to170_bb1_rows_13_0_push22_rows_12_0_pop23_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_13_0_push22_rows_12_0_pop23_0_stall_in_NO_SHIFT_REG Dilation.v(14375) " "Verilog HDL or VHDL warning at Dilation.v(14375): object \"rnode_168to170_bb1_rows_13_0_push22_rows_12_0_pop23_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_valid_out_NO_SHIFT_REG Dilation.v(14408) " "Verilog HDL or VHDL warning at Dilation.v(14408): object \"rnode_168to170_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to170_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_stall_in_NO_SHIFT_REG Dilation.v(14409) " "Verilog HDL or VHDL warning at Dilation.v(14409): object \"rnode_168to170_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497889 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_14_0_push21_rows_13_0_pop22_0_valid_out_NO_SHIFT_REG Dilation.v(14449) " "Verilog HDL or VHDL warning at Dilation.v(14449): object \"rnode_170to171_bb1_rows_14_0_push21_rows_13_0_pop22_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_14_0_push21_rows_13_0_pop22_0_stall_in_NO_SHIFT_REG Dilation.v(14450) " "Verilog HDL or VHDL warning at Dilation.v(14450): object \"rnode_170to171_bb1_rows_14_0_push21_rows_13_0_pop22_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_14_0_push21_rows_13_0_pop22_0_NO_SHIFT_REG Dilation.v(14451) " "Verilog HDL or VHDL warning at Dilation.v(14451): object \"rnode_170to171_bb1_rows_14_0_push21_rows_13_0_pop22_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_15_0_push20_rows_14_0_pop21_0_valid_out_NO_SHIFT_REG Dilation.v(14483) " "Verilog HDL or VHDL warning at Dilation.v(14483): object \"rnode_170to171_bb1_rows_15_0_push20_rows_14_0_pop21_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_15_0_push20_rows_14_0_pop21_0_stall_in_NO_SHIFT_REG Dilation.v(14484) " "Verilog HDL or VHDL warning at Dilation.v(14484): object \"rnode_170to171_bb1_rows_15_0_push20_rows_14_0_pop21_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_15_0_push20_rows_14_0_pop21_0_NO_SHIFT_REG Dilation.v(14485) " "Verilog HDL or VHDL warning at Dilation.v(14485): object \"rnode_170to171_bb1_rows_15_0_push20_rows_14_0_pop21_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_13_0_push22_rows_12_0_pop23_0_valid_out_NO_SHIFT_REG Dilation.v(14517) " "Verilog HDL or VHDL warning at Dilation.v(14517): object \"rnode_170to171_bb1_rows_13_0_push22_rows_12_0_pop23_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_13_0_push22_rows_12_0_pop23_0_stall_in_NO_SHIFT_REG Dilation.v(14518) " "Verilog HDL or VHDL warning at Dilation.v(14518): object \"rnode_170to171_bb1_rows_13_0_push22_rows_12_0_pop23_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497890 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_13_0_push22_rows_12_0_pop23_0_NO_SHIFT_REG Dilation.v(14519) " "Verilog HDL or VHDL warning at Dilation.v(14519): object \"rnode_170to171_bb1_rows_13_0_push22_rows_12_0_pop23_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497891 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_valid_out_NO_SHIFT_REG Dilation.v(14551) " "Verilog HDL or VHDL warning at Dilation.v(14551): object \"rnode_170to171_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497891 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_stall_in_NO_SHIFT_REG Dilation.v(14552) " "Verilog HDL or VHDL warning at Dilation.v(14552): object \"rnode_170to171_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14552 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497891 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_NO_SHIFT_REG Dilation.v(14553) " "Verilog HDL or VHDL warning at Dilation.v(14553): object \"rnode_170to171_bb1_rows_1919_0_coalesced_push3_rows_15_0_pop20_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497891 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1923_0_pop16__valid_out_0 Dilation.v(14843) " "Verilog HDL or VHDL warning at Dilation.v(14843): object \"local_bb1_rows_1923_0_pop16__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14843 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497892 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1924_0_pop15__valid_out_0 Dilation.v(14846) " "Verilog HDL or VHDL warning at Dilation.v(14846): object \"local_bb1_rows_1924_0_pop15__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14846 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__409_valid_out_1 Dilation.v(14849) " "Verilog HDL or VHDL warning at Dilation.v(14849): object \"local_bb1__409_valid_out_1\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1921_0_pop18__valid_out_0 Dilation.v(14852) " "Verilog HDL or VHDL warning at Dilation.v(14852): object \"local_bb1_rows_1921_0_pop18__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1922_0_pop17__valid_out_0 Dilation.v(14855) " "Verilog HDL or VHDL warning at Dilation.v(14855): object \"local_bb1_rows_1922_0_pop17__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14855 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1925_0_pop14__valid_out_0 Dilation.v(14858) " "Verilog HDL or VHDL warning at Dilation.v(14858): object \"local_bb1_rows_1925_0_pop14__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__410_demorgan_valid_out Dilation.v(14861) " "Verilog HDL or VHDL warning at Dilation.v(14861): object \"local_bb1__410_demorgan_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__412_valid_out Dilation.v(14864) " "Verilog HDL or VHDL warning at Dilation.v(14864): object \"local_bb1__412_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__412_stall_local Dilation.v(14868) " "Verilog HDL warning at Dilation.v(14868): object local_bb1__412_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14868 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1924_0_push15_rows_1923_0_pop16_inputs_ready Dilation.v(14921) " "Verilog HDL or VHDL warning at Dilation.v(14921): object \"local_bb1_rows_1924_0_push15_rows_1923_0_pop16_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14921 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497893 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1924_0_push15_rows_1923_0_pop16_valid_out_NO_SHIFT_REG Dilation.v(14922) " "Verilog HDL or VHDL warning at Dilation.v(14922): object \"local_bb1_rows_1924_0_push15_rows_1923_0_pop16_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1924_0_push15_rows_1923_0_pop16_causedstall Dilation.v(14929) " "Verilog HDL or VHDL warning at Dilation.v(14929): object \"local_bb1_rows_1924_0_push15_rows_1923_0_pop16_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1925_0_push14_rows_1924_0_pop15_inputs_ready Dilation.v(14986) " "Verilog HDL or VHDL warning at Dilation.v(14986): object \"local_bb1_rows_1925_0_push14_rows_1924_0_pop15_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14986 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1925_0_push14_rows_1924_0_pop15_valid_out_NO_SHIFT_REG Dilation.v(14987) " "Verilog HDL or VHDL warning at Dilation.v(14987): object \"local_bb1_rows_1925_0_push14_rows_1924_0_pop15_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14987 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1925_0_push14_rows_1924_0_pop15_causedstall Dilation.v(14994) " "Verilog HDL or VHDL warning at Dilation.v(14994): object \"local_bb1_rows_1925_0_push14_rows_1924_0_pop15_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 14994 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1__409_0_stall_in_NO_SHIFT_REG Dilation.v(15053) " "Verilog HDL or VHDL warning at Dilation.v(15053): object \"rnode_167to168_bb1__409_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15053 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1922_0_push17_rows_1921_0_pop18_inputs_ready Dilation.v(15085) " "Verilog HDL or VHDL warning at Dilation.v(15085): object \"local_bb1_rows_1922_0_push17_rows_1921_0_pop18_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15085 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1922_0_push17_rows_1921_0_pop18_valid_out_NO_SHIFT_REG Dilation.v(15086) " "Verilog HDL or VHDL warning at Dilation.v(15086): object \"local_bb1_rows_1922_0_push17_rows_1921_0_pop18_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15086 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497894 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1922_0_push17_rows_1921_0_pop18_causedstall Dilation.v(15093) " "Verilog HDL or VHDL warning at Dilation.v(15093): object \"local_bb1_rows_1922_0_push17_rows_1921_0_pop18_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15093 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1923_0_push16_rows_1922_0_pop17_inputs_ready Dilation.v(15150) " "Verilog HDL or VHDL warning at Dilation.v(15150): object \"local_bb1_rows_1923_0_push16_rows_1922_0_pop17_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1923_0_push16_rows_1922_0_pop17_valid_out_NO_SHIFT_REG Dilation.v(15151) " "Verilog HDL or VHDL warning at Dilation.v(15151): object \"local_bb1_rows_1923_0_push16_rows_1922_0_pop17_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1923_0_push16_rows_1922_0_pop17_causedstall Dilation.v(15158) " "Verilog HDL or VHDL warning at Dilation.v(15158): object \"local_bb1_rows_1923_0_push16_rows_1922_0_pop17_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1926_0_push13_rows_1925_0_pop14_inputs_ready Dilation.v(15215) " "Verilog HDL or VHDL warning at Dilation.v(15215): object \"local_bb1_rows_1926_0_push13_rows_1925_0_pop14_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1926_0_push13_rows_1925_0_pop14_valid_out_NO_SHIFT_REG Dilation.v(15216) " "Verilog HDL or VHDL warning at Dilation.v(15216): object \"local_bb1_rows_1926_0_push13_rows_1925_0_pop14_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_rows_1926_0_push13_rows_1925_0_pop14_causedstall Dilation.v(15223) " "Verilog HDL or VHDL warning at Dilation.v(15223): object \"local_bb1_rows_1926_0_push13_rows_1925_0_pop14_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1__410_demorgan_0_stall_in_NO_SHIFT_REG Dilation.v(15282) " "Verilog HDL or VHDL warning at Dilation.v(15282): object \"rnode_167to168_bb1__410_demorgan_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497895 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_167to168_bb1__412_0_stall_in_NO_SHIFT_REG Dilation.v(15316) " "Verilog HDL or VHDL warning at Dilation.v(15316): object \"rnode_167to168_bb1__412_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_valid_out_NO_SHIFT_REG Dilation.v(15349) " "Verilog HDL or VHDL warning at Dilation.v(15349): object \"rnode_168to169_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_stall_in_NO_SHIFT_REG Dilation.v(15350) " "Verilog HDL or VHDL warning at Dilation.v(15350): object \"rnode_168to169_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_valid_out_NO_SHIFT_REG Dilation.v(15383) " "Verilog HDL or VHDL warning at Dilation.v(15383): object \"rnode_168to169_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_stall_in_NO_SHIFT_REG Dilation.v(15384) " "Verilog HDL or VHDL warning at Dilation.v(15384): object \"rnode_168to169_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_valid_out_NO_SHIFT_REG Dilation.v(15417) " "Verilog HDL or VHDL warning at Dilation.v(15417): object \"rnode_168to169_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_stall_in_NO_SHIFT_REG Dilation.v(15418) " "Verilog HDL or VHDL warning at Dilation.v(15418): object \"rnode_168to169_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497896 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_valid_out_NO_SHIFT_REG Dilation.v(15451) " "Verilog HDL or VHDL warning at Dilation.v(15451): object \"rnode_168to169_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_stall_in_NO_SHIFT_REG Dilation.v(15452) " "Verilog HDL or VHDL warning at Dilation.v(15452): object \"rnode_168to169_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_valid_out_NO_SHIFT_REG Dilation.v(15485) " "Verilog HDL or VHDL warning at Dilation.v(15485): object \"rnode_168to169_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_stall_in_NO_SHIFT_REG Dilation.v(15486) " "Verilog HDL or VHDL warning at Dilation.v(15486): object \"rnode_168to169_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_valid_out_NO_SHIFT_REG Dilation.v(15526) " "Verilog HDL or VHDL warning at Dilation.v(15526): object \"rnode_169to170_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_stall_in_NO_SHIFT_REG Dilation.v(15527) " "Verilog HDL or VHDL warning at Dilation.v(15527): object \"rnode_169to170_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15527 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_valid_out_NO_SHIFT_REG Dilation.v(15560) " "Verilog HDL or VHDL warning at Dilation.v(15560): object \"rnode_169to170_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497897 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_stall_in_NO_SHIFT_REG Dilation.v(15561) " "Verilog HDL or VHDL warning at Dilation.v(15561): object \"rnode_169to170_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_valid_out_NO_SHIFT_REG Dilation.v(15594) " "Verilog HDL or VHDL warning at Dilation.v(15594): object \"rnode_169to170_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_stall_in_NO_SHIFT_REG Dilation.v(15595) " "Verilog HDL or VHDL warning at Dilation.v(15595): object \"rnode_169to170_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_valid_out_NO_SHIFT_REG Dilation.v(15628) " "Verilog HDL or VHDL warning at Dilation.v(15628): object \"rnode_169to170_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_stall_in_NO_SHIFT_REG Dilation.v(15629) " "Verilog HDL or VHDL warning at Dilation.v(15629): object \"rnode_169to170_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_valid_out_NO_SHIFT_REG Dilation.v(15662) " "Verilog HDL or VHDL warning at Dilation.v(15662): object \"rnode_169to170_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_stall_in_NO_SHIFT_REG Dilation.v(15663) " "Verilog HDL or VHDL warning at Dilation.v(15663): object \"rnode_169to170_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15663 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497898 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_valid_out_NO_SHIFT_REG Dilation.v(15703) " "Verilog HDL or VHDL warning at Dilation.v(15703): object \"rnode_170to171_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15703 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_stall_in_NO_SHIFT_REG Dilation.v(15704) " "Verilog HDL or VHDL warning at Dilation.v(15704): object \"rnode_170to171_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_NO_SHIFT_REG Dilation.v(15705) " "Verilog HDL or VHDL warning at Dilation.v(15705): object \"rnode_170to171_bb1_rows_1924_0_push15_rows_1923_0_pop16_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15705 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_valid_out_NO_SHIFT_REG Dilation.v(15737) " "Verilog HDL or VHDL warning at Dilation.v(15737): object \"rnode_170to171_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15737 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_stall_in_NO_SHIFT_REG Dilation.v(15738) " "Verilog HDL or VHDL warning at Dilation.v(15738): object \"rnode_170to171_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_NO_SHIFT_REG Dilation.v(15739) " "Verilog HDL or VHDL warning at Dilation.v(15739): object \"rnode_170to171_bb1_rows_1925_0_push14_rows_1924_0_pop15_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_valid_out_NO_SHIFT_REG Dilation.v(15771) " "Verilog HDL or VHDL warning at Dilation.v(15771): object \"rnode_170to171_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15771 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_stall_in_NO_SHIFT_REG Dilation.v(15772) " "Verilog HDL or VHDL warning at Dilation.v(15772): object \"rnode_170to171_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_NO_SHIFT_REG Dilation.v(15773) " "Verilog HDL or VHDL warning at Dilation.v(15773): object \"rnode_170to171_bb1_rows_1922_0_push17_rows_1921_0_pop18_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15773 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497899 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_valid_out_NO_SHIFT_REG Dilation.v(15805) " "Verilog HDL or VHDL warning at Dilation.v(15805): object \"rnode_170to171_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15805 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497900 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_stall_in_NO_SHIFT_REG Dilation.v(15806) " "Verilog HDL or VHDL warning at Dilation.v(15806): object \"rnode_170to171_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497900 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_NO_SHIFT_REG Dilation.v(15807) " "Verilog HDL or VHDL warning at Dilation.v(15807): object \"rnode_170to171_bb1_rows_1923_0_push16_rows_1922_0_pop17_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497900 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_valid_out_NO_SHIFT_REG Dilation.v(15839) " "Verilog HDL or VHDL warning at Dilation.v(15839): object \"rnode_170to171_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497900 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_stall_in_NO_SHIFT_REG Dilation.v(15840) " "Verilog HDL or VHDL warning at Dilation.v(15840): object \"rnode_170to171_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497900 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_NO_SHIFT_REG Dilation.v(15841) " "Verilog HDL or VHDL warning at Dilation.v(15841): object \"rnode_170to171_bb1_rows_1926_0_push13_rows_1925_0_pop14_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 15841 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497900 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__439_valid_out Dilation.v(16152) " "Verilog HDL or VHDL warning at Dilation.v(16152): object \"local_bb1__439_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497902 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__440_valid_out Dilation.v(16155) " "Verilog HDL or VHDL warning at Dilation.v(16155): object \"local_bb1__440_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497902 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__439_stall_local Dilation.v(16159) " "Verilog HDL warning at Dilation.v(16159): object local_bb1__439_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16159 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497902 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1__439_0_stall_in_NO_SHIFT_REG Dilation.v(16202) " "Verilog HDL or VHDL warning at Dilation.v(16202): object \"rnode_168to169_bb1__439_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497902 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_168to169_bb1__440_0_stall_in_NO_SHIFT_REG Dilation.v(16236) " "Verilog HDL or VHDL warning at Dilation.v(16236): object \"rnode_168to169_bb1__440_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497902 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop37__valid_out_0 Dilation.v(16562) " "Verilog HDL or VHDL warning at Dilation.v(16562): object \"local_bb1__pop37__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497904 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop38__valid_out_0 Dilation.v(16565) " "Verilog HDL or VHDL warning at Dilation.v(16565): object \"local_bb1__pop38__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497904 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__469_valid_out Dilation.v(16568) " "Verilog HDL or VHDL warning at Dilation.v(16568): object \"local_bb1__469_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497904 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__469_stall_local Dilation.v(16572) " "Verilog HDL warning at Dilation.v(16572): object local_bb1__469_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16572 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497904 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push38__pop37_inputs_ready Dilation.v(16613) " "Verilog HDL or VHDL warning at Dilation.v(16613): object \"local_bb1__push38__pop37_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497904 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push38__pop37_valid_out_NO_SHIFT_REG Dilation.v(16614) " "Verilog HDL or VHDL warning at Dilation.v(16614): object \"local_bb1__push38__pop37_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497904 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push38__pop37_causedstall Dilation.v(16621) " "Verilog HDL or VHDL warning at Dilation.v(16621): object \"local_bb1__push38__pop37_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push39__pop38_inputs_ready Dilation.v(16678) " "Verilog HDL or VHDL warning at Dilation.v(16678): object \"local_bb1__push39__pop38_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push39__pop38_valid_out_NO_SHIFT_REG Dilation.v(16679) " "Verilog HDL or VHDL warning at Dilation.v(16679): object \"local_bb1__push39__pop38_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push39__pop38_causedstall Dilation.v(16686) " "Verilog HDL or VHDL warning at Dilation.v(16686): object \"local_bb1__push39__pop38_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__469_0_stall_in_0_NO_SHIFT_REG Dilation.v(16745) " "Verilog HDL or VHDL warning at Dilation.v(16745): object \"rnode_169to170_bb1__469_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16745 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_169to170_bb1__469_0_stall_in_1_NO_SHIFT_REG Dilation.v(16748) " "Verilog HDL or VHDL warning at Dilation.v(16748): object \"rnode_169to170_bb1__469_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push38__pop37_0_valid_out_NO_SHIFT_REG Dilation.v(16783) " "Verilog HDL or VHDL warning at Dilation.v(16783): object \"rnode_170to171_bb1__push38__pop37_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16783 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push38__pop37_0_stall_in_NO_SHIFT_REG Dilation.v(16784) " "Verilog HDL or VHDL warning at Dilation.v(16784): object \"rnode_170to171_bb1__push38__pop37_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497905 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push38__pop37_0_NO_SHIFT_REG Dilation.v(16785) " "Verilog HDL or VHDL warning at Dilation.v(16785): object \"rnode_170to171_bb1__push38__pop37_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497906 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push39__pop38_0_valid_out_NO_SHIFT_REG Dilation.v(16817) " "Verilog HDL or VHDL warning at Dilation.v(16817): object \"rnode_170to171_bb1__push39__pop38_0_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16817 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497906 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push39__pop38_0_stall_in_NO_SHIFT_REG Dilation.v(16818) " "Verilog HDL or VHDL warning at Dilation.v(16818): object \"rnode_170to171_bb1__push39__pop38_0_stall_in_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497906 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__push39__pop38_0_NO_SHIFT_REG Dilation.v(16819) " "Verilog HDL or VHDL warning at Dilation.v(16819): object \"rnode_170to171_bb1__push39__pop38_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 16819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497906 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop44__valid_out_0 Dilation.v(17137) " "Verilog HDL or VHDL warning at Dilation.v(17137): object \"local_bb1__pop44__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497907 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop45__valid_out_0 Dilation.v(17140) " "Verilog HDL or VHDL warning at Dilation.v(17140): object \"local_bb1__pop45__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__497_valid_out Dilation.v(17143) " "Verilog HDL or VHDL warning at Dilation.v(17143): object \"local_bb1__497_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__pop43__valid_out_0 Dilation.v(17146) " "Verilog HDL or VHDL warning at Dilation.v(17146): object \"local_bb1__pop43__valid_out_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "local_bb1__497_stall_local Dilation.v(17150) " "Verilog HDL warning at Dilation.v(17150): object local_bb1__497_stall_local used but never assigned" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push45__pop44_inputs_ready Dilation.v(17193) " "Verilog HDL or VHDL warning at Dilation.v(17193): object \"local_bb1__push45__pop44_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push45__pop44_valid_out_NO_SHIFT_REG Dilation.v(17194) " "Verilog HDL or VHDL warning at Dilation.v(17194): object \"local_bb1__push45__pop44_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push45__pop44_NO_SHIFT_REG Dilation.v(17200) " "Verilog HDL or VHDL warning at Dilation.v(17200): object \"local_bb1__push45__pop44_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push45__pop44_causedstall Dilation.v(17201) " "Verilog HDL or VHDL warning at Dilation.v(17201): object \"local_bb1__push45__pop44_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push46__pop45_inputs_ready Dilation.v(17258) " "Verilog HDL or VHDL warning at Dilation.v(17258): object \"local_bb1__push46__pop45_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497908 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push46__pop45_valid_out_NO_SHIFT_REG Dilation.v(17259) " "Verilog HDL or VHDL warning at Dilation.v(17259): object \"local_bb1__push46__pop45_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push46__pop45_NO_SHIFT_REG Dilation.v(17265) " "Verilog HDL or VHDL warning at Dilation.v(17265): object \"local_bb1__push46__pop45_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push46__pop45_causedstall Dilation.v(17266) " "Verilog HDL or VHDL warning at Dilation.v(17266): object \"local_bb1__push46__pop45_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__497_0_stall_in_0_NO_SHIFT_REG Dilation.v(17325) " "Verilog HDL or VHDL warning at Dilation.v(17325): object \"rnode_170to171_bb1__497_0_stall_in_0_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnode_170to171_bb1__497_0_stall_in_1_NO_SHIFT_REG Dilation.v(17328) " "Verilog HDL or VHDL warning at Dilation.v(17328): object \"rnode_170to171_bb1__497_0_stall_in_1_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push44__pop43_inputs_ready Dilation.v(17362) " "Verilog HDL or VHDL warning at Dilation.v(17362): object \"local_bb1__push44__pop43_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push44__pop43_valid_out_NO_SHIFT_REG Dilation.v(17363) " "Verilog HDL or VHDL warning at Dilation.v(17363): object \"local_bb1__push44__pop43_valid_out_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push44__pop43_NO_SHIFT_REG Dilation.v(17369) " "Verilog HDL or VHDL warning at Dilation.v(17369): object \"local_bb1__push44__pop43_NO_SHIFT_REG\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497909 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1__push44__pop43_causedstall Dilation.v(17370) " "Verilog HDL or VHDL warning at Dilation.v(17370): object \"local_bb1__push44__pop43_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497910 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_exi1_valid_out Dilation.v(17693) " "Verilog HDL or VHDL warning at Dilation.v(17693): object \"local_bb1_c0_exi1_valid_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17693 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497911 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_exi1_stall_in Dilation.v(17694) " "Verilog HDL or VHDL warning at Dilation.v(17694): object \"local_bb1_c0_exi1_stall_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17694 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497911 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_exi1_inputs_ready Dilation.v(17695) " "Verilog HDL or VHDL warning at Dilation.v(17695): object \"local_bb1_c0_exi1_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497911 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_exit_c0_exi1_inputs_ready Dilation.v(17720) " "Verilog HDL or VHDL warning at Dilation.v(17720): object \"local_bb1_c0_exit_c0_exi1_inputs_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497911 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_c0_exit_c0_exi1_causedstall Dilation.v(17726) " "Verilog HDL or VHDL warning at Dilation.v(17726): object \"local_bb1_c0_exit_c0_exi1_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497912 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_bb1_st_c0_exe1_causedstall Dilation.v(17851) " "Verilog HDL or VHDL warning at Dilation.v(17851): object \"local_bb1_st_c0_exe1_causedstall\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786497912 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_cleanups_pop55_acl_pop_i4_7_feedback " "Elaborating entity \"acl_pop\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_cleanups_pop55_acl_pop_i4_7_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_cleanups_pop55_acl_pop_i4_7_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_pop.v(67) " "Verilog HDL assignment warning at acl_pop.v(67): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786498417 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_pop:local_bb1_cleanups_pop55_acl_pop_i4_7_feedback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined " "Elaborating entity \"acl_pipeline\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_keep_going_forked_pipelined" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_pop:pop1\"" {  } { { "system/synthesis/submodules/acl_pipeline.v" "pop1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pipeline.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_pop.v(67) " "Verilog HDL assignment warning at acl_pop.v(67): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786498441 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_pipeline:local_bb1_keep_going_forked_pipelined|acl_pop:pop1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\"" {  } { { "system/synthesis/submodules/acl_pipeline.v" "push" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pipeline.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pipeline:local_bb1_keep_going_forked_pipelined\|acl_push:push\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_indvars_iv16_pop52_acl_pop_i64_0_feedback " "Elaborating entity \"acl_pop\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_indvars_iv16_pop52_acl_pop_i64_0_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_indvars_iv16_pop52_acl_pop_i64_0_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_pop.v(67) " "Verilog HDL assignment warning at acl_pop.v(67): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786498554 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_pop:local_bb1_indvars_iv16_pop52_acl_pop_i64_0_feedback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_1to161_forked_0_reg_161_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 161 " "Parameter \"lpm_numwords\" = \"161\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498726 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786498726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_15d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_15d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_15d1 " "Found entity 1: scfifo_15d1" {  } { { "db/scfifo_15d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_15d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786498788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786498788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_15d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated " "Elaborating entity \"scfifo_15d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r7a1 " "Found entity 1: a_dpfifo_r7a1" {  } { { "db/a_dpfifo_r7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786498828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786498828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo " "Elaborating entity \"a_dpfifo_r7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\"" {  } { { "db/scfifo_15d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_15d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f5k1 " "Found entity 1: altsyncram_f5k1" {  } { { "db/altsyncram_f5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_f5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786498938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786498938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f5k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|altsyncram_f5k1:FIFOram " "Elaborating entity \"altsyncram_f5k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|altsyncram_f5k1:FIFOram\"" {  } { { "db/a_dpfifo_r7a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786498940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r7a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_r7a1.tdf" "three_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_kgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r7a1.tdf" "rd_ptr_msb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_r7a1.tdf" "usedw_counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_1to161_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_r7a1.tdf" "wr_ptr" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r7a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multi_fanout_adaptor system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_multi_fanout_adaptor:rnode_161to162_forked_0_reg_162_fanout_adaptor " "Elaborating entity \"acl_multi_fanout_adaptor\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_multi_fanout_adaptor:rnode_161to162_forked_0_reg_162_fanout_adaptor\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_161to162_forked_0_reg_162_fanout_adaptor" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_161to162_forked_0_reg_162_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499273 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786499275 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786499294 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_161to162_forked_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 160 " "Parameter \"lpm_numwords\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499457 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786499457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_05d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_05d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_05d1 " "Found entity 1: scfifo_05d1" {  } { { "db/scfifo_05d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_05d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_05d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated " "Elaborating entity \"scfifo_05d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q7a1 " "Found entity 1: a_dpfifo_q7a1" {  } { { "db/a_dpfifo_q7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_q7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo " "Elaborating entity \"a_dpfifo_q7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\"" {  } { { "db/scfifo_05d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_05d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to161_bb1_keep_going_forked_0_reg_161_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q7a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_q7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 174 " "Parameter \"lpm_numwords\" = \"174\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499692 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786499692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_u6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_u6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_u6d1 " "Found entity 1: scfifo_u6d1" {  } { { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_u6d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated " "Elaborating entity \"scfifo_u6d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o9a1 " "Found entity 1: a_dpfifo_o9a1" {  } { { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o9a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo " "Elaborating entity \"a_dpfifo_o9a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\"" {  } { { "db/scfifo_u6d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_19k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_19k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_19k1 " "Found entity 1: altsyncram_19k1" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786499892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786499892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_19k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram " "Elaborating entity \"altsyncram_19k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\"" {  } { { "db/a_dpfifo_o9a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786499894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o9a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500065 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786500068 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786500098 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_175to176_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_176_fifo\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_initerations_push53_next_initerations_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_initerations_push53_next_initerations_feedback\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 177 " "Parameter \"lpm_numwords\" = \"177\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500341 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786500341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b5d1 " "Found entity 1: scfifo_b5d1" {  } { { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786500406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786500406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b5d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated " "Elaborating entity \"scfifo_b5d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_58a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_58a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_58a1 " "Found entity 1: a_dpfifo_58a1" {  } { { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786500430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786500430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_58a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo " "Elaborating entity \"a_dpfifo_58a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\"" {  } { { "db/scfifo_b5d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5k1 " "Found entity 1: altsyncram_l5k1" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786500507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786500507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram " "Elaborating entity \"altsyncram_l5k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\"" {  } { { "db/a_dpfifo_58a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_58a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786500648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 177 " "Parameter \"lpm_numwords\" = \"177\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500649 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786500649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_85d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_85d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_85d1 " "Found entity 1: scfifo_85d1" {  } { { "db/scfifo_85d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_85d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786500717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786500717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_85d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated " "Elaborating entity \"scfifo_85d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_28a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_28a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_28a1 " "Found entity 1: a_dpfifo_28a1" {  } { { "db/a_dpfifo_28a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_28a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786500803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786500803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_28a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\|a_dpfifo_28a1:dpfifo " "Elaborating entity \"a_dpfifo_28a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\|a_dpfifo_28a1:dpfifo\"" {  } { { "db/scfifo_85d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_85d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500862 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786500864 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786500916 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_179to180_bb1_initerations_push53_next_initerations_0_reg_180_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_2to179_bb1_masked_0_reg_179_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786500970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 178 " "Parameter \"lpm_numwords\" = \"178\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501062 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786501062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_95d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_95d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_95d1 " "Found entity 1: scfifo_95d1" {  } { { "db/scfifo_95d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_95d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786501128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786501128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_95d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_95d1:auto_generated " "Elaborating entity \"scfifo_95d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_95d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_38a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_38a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_38a1 " "Found entity 1: a_dpfifo_38a1" {  } { { "db/a_dpfifo_38a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_38a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786501152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786501152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_38a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_95d1:auto_generated\|a_dpfifo_38a1:dpfifo " "Elaborating entity \"a_dpfifo_38a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_95d1:auto_generated\|a_dpfifo_38a1:dpfifo\"" {  } { { "db/scfifo_95d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_95d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_95d1:auto_generated\|a_dpfifo_38a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to179_bb1_masked_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_95d1:auto_generated\|a_dpfifo_38a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_38a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_38a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_indvars_iv16_push52_indvars_iv_next17_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786501978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 174 " "Parameter \"lpm_numwords\" = \"174\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786501979 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786501979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_55d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_55d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_55d1 " "Found entity 1: scfifo_55d1" {  } { { "db/scfifo_55d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_55d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_55d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated " "Elaborating entity \"scfifo_55d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v7a1 " "Found entity 1: a_dpfifo_v7a1" {  } { { "db/a_dpfifo_v7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_v7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo " "Elaborating entity \"a_dpfifo_v7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_first_cleanup_xor_or_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\"" {  } { { "db/scfifo_55d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_55d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_ " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\"" {  } { { "system/synthesis/submodules/Dilation.v" "lsu_local_bb1_ld_" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_writeack lsu_top.v(436) " "Verilog HDL or VHDL warning at lsu_top.v(436): object \"lsu_writeack\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502124 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extra_unaligned_reqs lsu_top.v(579) " "Verilog HDL or VHDL warning at lsu_top.v(579): object \"extra_unaligned_reqs\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502124 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(214) " "Output port \"o_input_fifo_depth\" at lsu_top.v(214) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786502131 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_read system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read " "Elaborating entity \"lsu_bursting_read\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "bursting_read" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502158 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_addr_next_hold lsu_bursting_load_stores.v(91) " "Verilog HDL warning at lsu_bursting_load_stores.v(91): object R_addr_next_hold used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 91 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786502160 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "cache \"M20K\" lsu_bursting_load_stores.v(93) " "Verilog HDL warning at lsu_bursting_load_stores.v(93): can't infer memory for variable 'cache' with attribute '\"M20K\"'." {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 93 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Quartus II" 0 -1 1430786502160 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cache_pre lsu_bursting_load_stores.v(94) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(94): object \"in_cache_pre\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502183 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift lsu_bursting_load_stores.v(113) " "Verilog HDL warning at lsu_bursting_load_stores.v(113): object shift used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 113 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786502184 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_consecutive lsu_bursting_load_stores.v(117) " "Verilog HDL warning at lsu_bursting_load_stores.v(117): object R_consecutive used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 117 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786502184 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_cache_addr lsu_bursting_load_stores.v(126) " "Verilog HDL warning at lsu_bursting_load_stores.v(126): object R_cache_addr used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 126 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430786502184 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_addr_next_hold 0 lsu_bursting_load_stores.v(91) " "Net \"R_addr_next_hold\" at lsu_bursting_load_stores.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430786502214 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 lsu_bursting_load_stores.v(113) " "Net \"shift\" at lsu_bursting_load_stores.v(113) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430786502214 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_consecutive\[0\] 0 lsu_bursting_load_stores.v(117) " "Net \"R_consecutive\[0\]\" at lsu_bursting_load_stores.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430786502214 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_cache_addr 0 lsu_bursting_load_stores.v(126) " "Net \"R_cache_addr\" at lsu_bursting_load_stores.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430786502214 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_active lsu_bursting_load_stores.v(67) " "Output port \"o_active\" at lsu_bursting_load_stores.v(67) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786502215 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_unaligned_reqs lsu_bursting_load_stores.v(79) " "Output port \"extra_unaligned_reqs\" at lsu_bursting_load_stores.v(79) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786502215 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_io_pipeline system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline " "Elaborating entity \"acl_io_pipeline\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_PIPE_INPUT.in_pipeline" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stall_free_coalescer system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer " "Elaborating entity \"acl_stall_free_coalescer\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "coalescer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(989) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(989): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786502291 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lsu_bursting_load_stores.v(992) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(992): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786502291 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(995) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(995): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786502291 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1002) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1002): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786502291 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_pipelined_read system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read " "Elaborating entity \"lsu_bursting_pipelined_read\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "pipelined_read" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_rd_data lsu_bursting_load_stores.v(504) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(504): object \"R_rd_data\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502325 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_byte_offset lsu_bursting_load_stores.v(512) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(512): object \"d_byte_offset\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502326 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_second lsu_bursting_load_stores.v(514) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(514): object \"d_second\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502326 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_2nd_valid lsu_bursting_load_stores.v(514) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(514): object \"d_2nd_valid\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502326 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_shift lsu_bursting_load_stores.v(516) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(516): object \"d_shift\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786502326 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 6 lsu_bursting_load_stores.v(779) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(779): truncated value with size 15 to match size of target (6)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786502328 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 lsu_bursting_load_stores.v(847) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(847): truncated value with size 256 to match size of target (8)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786502328 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_WORD_OFFSET_FIFO.offset_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 246 " "Parameter \"almost_full_value\" = \"246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502441 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786502441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_abd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_abd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_abd1 " "Found entity 1: scfifo_abd1" {  } { { "db/scfifo_abd1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_abd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_abd1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated " "Elaborating entity \"scfifo_abd1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_oaa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_oaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_oaa1 " "Found entity 1: a_dpfifo_oaa1" {  } { { "db/a_dpfifo_oaa1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_oaa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_oaa1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo " "Elaborating entity \"a_dpfifo_oaa1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\"" {  } { { "db/scfifo_abd1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_abd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5k1 " "Found entity 1: altsyncram_p5k1" {  } { { "db/altsyncram_p5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_p5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\|altsyncram_p5k1:FIFOram " "Elaborating entity \"altsyncram_p5k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\|altsyncram_p5k1:FIFOram\"" {  } { { "db/a_dpfifo_oaa1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_oaa1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_oaa1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_oaa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_abd1:auto_generated\|a_dpfifo_oaa1:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_oaa1.tdf" "two_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_oaa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "rd_request_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786502764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 20 " "Parameter \"almost_full_value\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 3 " "Parameter \"almost_empty_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502765 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786502765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t3g1 " "Found entity 1: scfifo_t3g1" {  } { { "db/scfifo_t3g1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_t3g1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t3g1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated " "Elaborating entity \"scfifo_t3g1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5ca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5ca1 " "Found entity 1: a_dpfifo_5ca1" {  } { { "db/a_dpfifo_5ca1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_5ca1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5ca1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo " "Elaborating entity \"a_dpfifo_5ca1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\"" {  } { { "db/scfifo_t3g1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_t3g1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8k1 " "Found entity 1: altsyncram_j8k1" {  } { { "db/altsyncram_j8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_j8k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786502938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786502938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j8k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\|altsyncram_j8k1:FIFOram " "Elaborating entity \"altsyncram_j8k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\|altsyncram_j8k1:FIFOram\"" {  } { { "db/a_dpfifo_5ca1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_5ca1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786502941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "rd_back_wfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 901 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 73 " "Parameter \"almost_full_value\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503112 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 901 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786503112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_26b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_26b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_26b1 " "Found entity 1: scfifo_26b1" {  } { { "db/scfifo_26b1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_26b1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786503175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786503175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_26b1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_26b1:auto_generated " "Elaborating entity \"scfifo_26b1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_26b1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4d91 " "Found entity 1: a_dpfifo_4d91" {  } { { "db/a_dpfifo_4d91.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_4d91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786503209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786503209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4d91 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_26b1:auto_generated\|a_dpfifo_4d91:dpfifo " "Elaborating entity \"a_dpfifo_4d91\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_26b1:auto_generated\|a_dpfifo_4d91:dpfifo\"" {  } { { "db/scfifo_26b1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_26b1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ck1 " "Found entity 1: altsyncram_7ck1" {  } { { "db/altsyncram_7ck1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_7ck1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786503374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786503374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ck1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_26b1:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_7ck1:FIFOram " "Elaborating entity \"altsyncram_7ck1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_26b1:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_7ck1:FIFOram\"" {  } { { "db/a_dpfifo_4d91.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_4d91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 177 " "Parameter \"lpm_numwords\" = \"177\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786503955 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786503955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_17d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_17d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_17d1 " "Found entity 1: scfifo_17d1" {  } { { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786504015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786504015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_17d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated " "Elaborating entity \"scfifo_17d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r9a1 " "Found entity 1: a_dpfifo_r9a1" {  } { { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786504044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786504044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r9a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo " "Elaborating entity \"a_dpfifo_r9a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\"" {  } { { "db/scfifo_17d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_notexitcond_notexit_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504107 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786504109 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_push:local_bb1_notexitcond_notexit_feedback|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_notexitcond_notexit_feedback\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_rows_1_0_pop34__feedback " "Elaborating entity \"acl_pop\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_rows_1_0_pop34__feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_rows_1_0_pop34__feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_pop.v(67) " "Verilog HDL assignment warning at acl_pop.v(67): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786504406 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_pop:local_bb1_rows_1_0_pop34__feedback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_164to165_bb1_c0_ene1_0_reg_165_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_164to165_bb1_c0_ene1_0_reg_165_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_164to165_bb1_c0_ene1_0_reg_165_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504430 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786504433 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_164to165_bb1_c0_ene1_0_reg_165_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786504433 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_164to165_bb1_c0_ene1_0_reg_165_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_163to164_bb1_c0_ene3_0_reg_164_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_163to164_bb1_c0_ene3_0_reg_164_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_163to164_bb1_c0_ene3_0_reg_164_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504447 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786504450 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_163to164_bb1_c0_ene3_0_reg_164_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786504450 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_163to164_bb1_c0_ene3_0_reg_164_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_rows_0_0_push35_c0_ene3_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786504888 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_push:local_bb1_rows_0_0_push35_c0_ene3_feedback|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_coalesce_counter_pop54_acl_pop_i12_1903_feedback " "Elaborating entity \"acl_pop\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_coalesce_counter_pop54_acl_pop_i12_1903_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_coalesce_counter_pop54_acl_pop_i12_1903_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 4531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786504939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_pop.v(67) " "Verilog HDL assignment warning at acl_pop.v(67): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786504939 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_pop:local_bb1_coalesce_counter_pop54_acl_pop_i12_1903_feedback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_reg_170_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_reg_170_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_reg_170_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505029 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505034 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_reg_170_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505034 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_166to170_bb1_rows_0_0_push35_c0_ene3_0_reg_170_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_reg_170_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_reg_170_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_reg_170_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505064 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505068 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_reg_170_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505068 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_167to170_bb1_rows_6_0_push29_rows_5_0_pop30_0_reg_170_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_rows_1919_0_coalesced_pop3__feedback " "Elaborating entity \"acl_pop\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_pop:local_bb1_rows_1919_0_coalesced_pop3__feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_rows_1919_0_coalesced_pop3__feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 5990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_pop.v(67) " "Verilog HDL assignment warning at acl_pop.v(67): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_pop.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_pop.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786505087 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_pop:local_bb1_rows_1919_0_coalesced_pop3__feedback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_reg_170_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_reg_170_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_reg_170_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 6777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505140 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505145 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_reg_170_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505145 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_168to170_bb1_rows_12_0_push23_rows_11_0_pop24_0_reg_170_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_166to168_bb1_not_select6_0_reg_168_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_166to168_bb1_not_select6_0_reg_168_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_166to168_bb1_not_select6_0_reg_168_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505255 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505259 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_166to168_bb1_not_select6_0_reg_168_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786505259 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_166to168_bb1_not_select6_0_reg_168_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_coalesce_counter_push54_next_coalesce_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786505298 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_push:local_bb1_coalesce_counter_push54_next_coalesce_feedback|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_1927_0_push12_rows_1926_0_pop13_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_1927_0_push12_rows_1926_0_pop13_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_rows_1927_0_push12_rows_1926_0_pop13_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 8444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_1927_0_push12_rows_1926_0_pop13_feedback\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1_rows_1927_0_push12_rows_1926_0_pop13_feedback\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_push.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback " "Elaborating entity \"acl_push\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1__coalesced_push2_rows_1935_0_pop4_feedback" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_push.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_push.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1905 " "Parameter \"lpm_numwords\" = \"1905\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505539 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786505539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_98d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_98d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_98d1 " "Found entity 1: scfifo_98d1" {  } { { "db/scfifo_98d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_98d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786505605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786505605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_98d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated " "Elaborating entity \"scfifo_98d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3ba1 " "Found entity 1: a_dpfifo_3ba1" {  } { { "db/a_dpfifo_3ba1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786505646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786505646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3ba1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo " "Elaborating entity \"a_dpfifo_3ba1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\"" {  } { { "db/scfifo_98d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_98d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbk1 " "Found entity 1: altsyncram_jbk1" {  } { { "db/altsyncram_jbk1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_jbk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786505734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786505734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbk1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|altsyncram_jbk1:FIFOram " "Elaborating entity \"altsyncram_jbk1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|altsyncram_jbk1:FIFOram\"" {  } { { "db/a_dpfifo_3ba1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hm8 " "Found entity 1: cmpr_hm8" {  } { { "db/cmpr_hm8.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cmpr_hm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786505826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786505826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hm8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cmpr_hm8:almost_full_comparer " "Elaborating entity \"cmpr_hm8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cmpr_hm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3ba1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hm8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cmpr_hm8:three_comparison " "Elaborating entity \"cmpr_hm8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cmpr_hm8:three_comparison\"" {  } { { "db/a_dpfifo_3ba1.tdf" "three_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786505987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786505987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cntr_uhb:rd_ptr_msb " "Elaborating entity \"cntr_uhb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cntr_uhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3ba1.tdf" "rd_ptr_msb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786505990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_bi7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786506128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786506128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cntr_bi7:usedw_counter " "Elaborating entity \"cntr_bi7\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cntr_bi7:usedw_counter\"" {  } { { "db/a_dpfifo_3ba1.tdf" "usedw_counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786506131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_vhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786506265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786506265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cntr_vhb:wr_ptr " "Elaborating entity \"cntr_vhb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_push:local_bb1__coalesced_push2_rows_1935_0_pop4_feedback\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_98d1:auto_generated\|a_dpfifo_3ba1:dpfifo\|cntr_vhb:wr_ptr\"" {  } { { "db/a_dpfifo_3ba1.tdf" "wr_ptr" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_3ba1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786506268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_reg_168_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_reg_168_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_reg_168_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 9597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786506321 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786506326 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_reg_168_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786506326 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_167to168_bb1_coalesce_counter_push54_next_coalesce_0_reg_168_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_reg_170_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_reg_170_fifo\"" {  } { { "system/synthesis/submodules/Dilation.v" "rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_reg_170_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 10756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786506415 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786506419 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_reg_170_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786506419 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_168to170_bb1_coalesce_counter_push54_next_coalesce_0_reg_170_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stall_free_sink system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance " "Elaborating entity \"acl_stall_free_sink\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\"" {  } { { "system/synthesis/submodules/Dilation.v" "local_bb1_c0_exit_c0_exi1_instance" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786506918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_stall_free_sink.v(71) " "Verilog HDL assignment warning at acl_stall_free_sink.v(71): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786506920 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IIshreg acl_stall_free_sink.v(63) " "Verilog HDL Always Construct warning at acl_stall_free_sink.v(63): inferring latch(es) for variable \"IIshreg\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1430786506920 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_stall_free_sink.v(88) " "Verilog HDL assignment warning at acl_stall_free_sink.v(88): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786506920 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIshreg\[0\] acl_stall_free_sink.v(63) " "Inferred latch for \"IIshreg\[0\]\" at acl_stall_free_sink.v(63)" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430786506924 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786506938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507033 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786507033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_35d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_35d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_35d1 " "Found entity 1: scfifo_35d1" {  } { { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_35d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated " "Elaborating entity \"scfifo_35d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t7a1 " "Found entity 1: a_dpfifo_t7a1" {  } { { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo " "Elaborating entity \"a_dpfifo_t7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\"" {  } { { "db/scfifo_35d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_85k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85k1 " "Found entity 1: altsyncram_85k1" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_85k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram " "Elaborating entity \"altsyncram_85k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\"" {  } { { "db/a_dpfifo_t7a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t7a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_t7a1.tdf" "three_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_t7a1.tdf" "rd_ptr_msb" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_t7a1.tdf" "usedw_counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786507552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786507552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_t7a1.tdf" "wr_ptr" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_stall_free_sink.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\"" {  } { { "system/synthesis/submodules/Dilation.v" "lsu_local_bb1_st_c0_exe1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_cache_hit_count lsu_top.v(578) " "Verilog HDL or VHDL warning at lsu_top.v(578): object \"req_cache_hit_count\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786507593 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extra_unaligned_reqs lsu_top.v(579) " "Verilog HDL or VHDL warning at lsu_top.v(579): object \"extra_unaligned_reqs\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786507593 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_readdata lsu_top.v(196) " "Output port \"o_readdata\" at lsu_top.v(196) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786507599 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(214) " "Output port \"o_input_fifo_depth\" at lsu_top.v(214) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786507599 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_write system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write " "Elaborating entity \"lsu_bursting_write\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\"" {  } { { "system/synthesis/submodules/lsu_top.v" "bursting_write" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_write_internal system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write " "Elaborating entity \"lsu_bursting_write_internal\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "bursting_write" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "word2_bit_enable lsu_bursting_load_stores.v(1324) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(1324): object \"word2_bit_enable\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786507655 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pending_nop lsu_bursting_load_stores.v(1565) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(1565): object \"pending_nop\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786507656 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_pending lsu_bursting_load_stores.v(1574) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(1574): object \"ack_pending\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786507656 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 lsu_bursting_load_stores.v(1574) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1574): truncated value with size 12 to match size of target (9)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507668 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 lsu_bursting_load_stores.v(1586) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1586): truncated value with size 6 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507668 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lsu_bursting_load_stores.v(1604) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1604): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507668 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1618) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1618): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507669 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bursting_coalescer system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|bursting_coalescer:coalescer " "Elaborating entity \"bursting_coalescer\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|bursting_coalescer:coalescer\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "coalescer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lsu_bursting_load_stores.v(1754) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1754): truncated value with size 32 to match size of target (25)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507950 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1756) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1756): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507950 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lsu_bursting_load_stores.v(1757) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1757): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507950 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1764) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1764): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786507950 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "req_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786507970 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786507977 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786507977 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo_inner" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 299 " "Parameter \"lpm_width\" = \"299\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508150 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786508150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v6d1 " "Found entity 1: scfifo_v6d1" {  } { { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786508217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786508217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v6d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated " "Elaborating entity \"scfifo_v6d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p9a1 " "Found entity 1: a_dpfifo_p9a1" {  } { { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786508253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786508253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p9a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo " "Elaborating entity \"a_dpfifo_p9a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\"" {  } { { "db/scfifo_v6d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8k1 " "Found entity 1: altsyncram_v8k1" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786508461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786508461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram " "Elaborating entity \"altsyncram_v8k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\"" {  } { { "db/a_dpfifo_p9a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786508463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786509030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786509030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p9a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_p9a1.tdf" "three_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_ug7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786509116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786509116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_p9a1.tdf" "usedw_counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786509199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786509199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_p9a1.tdf" "wr_ptr" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo_outer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509228 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786509234 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786509323 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_data_fifo:fifo_outer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "ack_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509417 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786509420 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786509420 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo_inner" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509829 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786509829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_45d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_45d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_45d1 " "Found entity 1: scfifo_45d1" {  } { { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786509893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786509893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_45d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated " "Elaborating entity \"scfifo_45d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u7a1 " "Found entity 1: a_dpfifo_u7a1" {  } { { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786509966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786509966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo " "Elaborating entity \"a_dpfifo_u7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\"" {  } { { "db/scfifo_45d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786509969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95k1 " "Found entity 1: altsyncram_95k1" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786510149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786510149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram " "Elaborating entity \"altsyncram_95k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\"" {  } { { "db/a_dpfifo_u7a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cmpr_5l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786510247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786510247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u7a1.tdf" "almost_full_comparer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_u7a1.tdf" "three_comparison" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786510347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786510347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cntr_vg7:usedw_counter " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cntr_vg7:usedw_counter\"" {  } { { "db/a_dpfifo_u7a1.tdf" "usedw_counter" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786510427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786510427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cntr_jgb:wr_ptr " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|cntr_jgb:wr_ptr\"" {  } { { "db/a_dpfifo_u7a1.tdf" "wr_ptr" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo_outer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510454 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786510456 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786510530 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_data_fifo:fifo_outer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "req_fifo2" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510563 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786510567 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "almost_full acl_data_fifo.v(66) " "Output port \"almost_full\" at acl_data_fifo.v(66) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786510567 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo_inner" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510645 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786510645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t4d1 " "Found entity 1: scfifo_t4d1" {  } { { "db/scfifo_t4d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_t4d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786510711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786510711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t4d1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_t4d1:auto_generated " "Elaborating entity \"scfifo_t4d1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_t4d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_n7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_n7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_n7a1 " "Found entity 1: a_dpfifo_n7a1" {  } { { "db/a_dpfifo_n7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_n7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786510739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786510739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_n7a1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_t4d1:auto_generated\|a_dpfifo_n7a1:dpfifo " "Elaborating entity \"a_dpfifo_n7a1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_t4d1:auto_generated\|a_dpfifo_n7a1:dpfifo\"" {  } { { "db/scfifo_t4d1.tdf" "dpfifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_t4d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786510741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4k1 " "Found entity 1: altsyncram_t4k1" {  } { { "db/altsyncram_t4k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_t4k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786511022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786511022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4k1 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_t4d1:auto_generated\|a_dpfifo_n7a1:dpfifo\|altsyncram_t4k1:FIFOram " "Elaborating entity \"altsyncram_t4k1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_t4d1:auto_generated\|a_dpfifo_n7a1:dpfifo\|altsyncram_t4k1:FIFOram\"" {  } { { "db/a_dpfifo_n7a1.tdf" "FIFOram" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_n7a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo_outer" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511141 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full acl_data_fifo.v(64) " "Output port \"full\" at acl_data_fifo.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786511143 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_new acl_ll_fifo.v(52) " "Verilog HDL or VHDL warning at acl_ll_fifo.v(52): object \"data_new\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ll_fifo.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786511172 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo2\|acl_data_fifo:fifo_outer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_basic_block_2 system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_2:dilation_basic_block_2 " "Elaborating entity \"dilation_basic_block_2\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_2:dilation_basic_block_2\"" {  } { { "system/synthesis/submodules/Dilation.v" "dilation_basic_block_2" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_num_live Dilation.v(18063) " "Verilog HDL or VHDL warning at Dilation.v(18063): object \"_num_live\" assigned a value but never read" {  } { { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786511219 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_2:dilation_basic_block_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|acl_loop_limiter:loop_limiter_0 " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|acl_loop_limiter:loop_limiter_0\"" {  } { { "system/synthesis/submodules/Dilation.v" "loop_limiter_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(59) " "Verilog HDL assignment warning at acl_loop_limiter.v(59): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_loop_limiter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786511235 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|acl_loop_limiter:loop_limiter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(60) " "Verilog HDL assignment warning at acl_loop_limiter.v(60): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_loop_limiter.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786511235 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|acl_loop_limiter:loop_limiter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(88) " "Verilog HDL assignment warning at acl_loop_limiter.v(88): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_loop_limiter.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786511236 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|acl_loop_limiter:loop_limiter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilation_sys_cycle_time system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_sys_cycle_time:system_cycle_time_module " "Elaborating entity \"dilation_sys_cycle_time\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_sys_cycle_time:system_cycle_time_module\"" {  } { { "system/synthesis/submodules/Dilation.v" "system_cycle_time_module" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic system:the_system\|Dilation_system:dilation_system\|acl_avm_to_ic:gmem0_.t\[0\].gmem0_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|acl_avm_to_ic:gmem0_.t\[0\].gmem0_avm_to_ic\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "gmem0_.t\[0\].gmem0_avm_to_ic" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ic_arb_id\[0\] acl_avm_to_ic.v(45) " "Output port \"ic_arb_id\[0\]\" at acl_avm_to_ic.v(45) has no driver" {  } { { "system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_avm_to_ic.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430786511284 "|top|system:the_system|Dilation_system:dilation_system|acl_avm_to_ic:gmem0_.t[0].gmem0_avm_to_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconnect_0 system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0 " "Elaborating entity \"interconnect_0\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "gmem0_.global_ic_preroutegmem0_router_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Dilation_system.v(579) " "Verilog HDL assignment warning at Dilation_system.v(579): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786511339 "|top|system:the_system|Dilation_system:dilation_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_intf system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_master_intf\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_intf:m\[0\].m_intf\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].m_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511463 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_master_intf " "Entity \"acl_ic_master_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].m_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 560 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430786511470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].arb_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511487 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].arb_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 568 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430786511491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].wrp_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511503 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].wrp_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 572 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430786511504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].rrp_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511513 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].rrp_intf" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 577 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430786511516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].m_endp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "s.s_endp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_endpoint.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_endpoint.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconnect_1 system:the_system\|Dilation_system:dilation_system\|interconnect_1:gmem0_.global_ic_preroutegmem0_router_1 " "Elaborating entity \"interconnect_1\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_1:gmem0_.global_ic_preroutegmem0_router_1\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "gmem0_.global_ic_preroutegmem0_router_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Dilation_system.v(766) " "Verilog HDL assignment warning at Dilation_system.v(766): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786511757 "|top|system:the_system|Dilation_system:dilation_system|interconnect_1:gmem0_.global_ic_preroutegmem0_router_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_mem_router system:the_system\|Dilation_system:dilation_system\|acl_ic_mem_router:gmem0_.router\[0\].router " "Elaborating entity \"acl_ic_mem_router\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|acl_ic_mem_router:gmem0_.router\[0\].router\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "gmem0_.router\[0\].router" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pending acl_ic_mem_router.v(66) " "Verilog HDL or VHDL warning at acl_ic_mem_router.v(66): object \"pending\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_mem_router.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_mem_router.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430786511901 "|top|system:the_system|Dilation_system:dilation_system|acl_ic_mem_router:gmem0_.router[0].router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconnect_2 system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw " "Elaborating entity \"interconnect_2\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "gmem0_.global_icgmem0_port_0_0_rw" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786511936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Dilation_system.v(954) " "Verilog HDL assignment warning at Dilation_system.v(954): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786511949 "|top|system:the_system|Dilation_system:dilation_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[0\].m_endp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786512183 "|top|system:the_system|Dilation_system:dilation_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[1\].m_endp\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "m\[1\].m_endp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786512251 "|top|system:the_system|Dilation_system:dilation_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "s.s_endp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_endpoint.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_endpoint.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_ic_slave_rrp.v(178) " "Verilog HDL assignment warning at acl_ic_slave_rrp.v(178): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_rrp.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786512397 "|top|system:the_system|Dilation_system:dilation_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "read_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_ic_slave_rrp.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "a\[0\].a" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm system:the_system\|Dilation_system:dilation_system\|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"system:the_system\|Dilation_system:dilation_system\|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/Dilation_system.v" "gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_root system:the_system\|cra_ring_root:cra_root " "Elaborating entity \"cra_ring_root\" for hierarchy \"system:the_system\|cra_ring_root:cra_root\"" {  } { { "system/synthesis/system.v" "cra_root" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_node system:the_system\|cra_ring_node:avs_dilation_cra_cra_ring " "Elaborating entity \"cra_ring_node\" for hierarchy \"system:the_system\|cra_ring_node:avs_dilation_cra_cra_ring\"" {  } { { "system/synthesis/system.v" "avs_dilation_cra_cra_ring" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cra_ring_node.sv(21) " "Verilog HDL assignment warning at cra_ring_node.sv(21): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/cra_ring_node.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430786512701 "|top|system:the_system|cra_ring_node:avs_dilation_cra_cra_ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:the_system\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "acl_iface_kernel_mem0_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_mm_interconnect_0.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_1 system:the_system\|system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_mm_interconnect_1\" for hierarchy \"system:the_system\|system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/system.v" "mm_interconnect_1" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:acl_iface_kernel_cra_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:acl_iface_kernel_cra_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_1.v" "acl_iface_kernel_cra_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_mm_interconnect_1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786512911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cra_root_cra_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cra_root_cra_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_1.v" "cra_root_cra_slave_translator" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_mm_interconnect_1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786513106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_counter_30 async_counter_30:AC30 " "Elaborating entity \"async_counter_30\" for hierarchy \"async_counter_30:AC30\"" {  } { { "top.v" "AC30" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786513134 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw GEN_WORD_OFFSET_FIFO.offset_fifo 1 8 " "Port \"usedw\" on the entity instantiation of \"GEN_WORD_OFFSET_FIFO.offset_fifo\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_WORD_OFFSET_FIFO.offset_fifo" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 569 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430786523817 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[63\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[62\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[61\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[60\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[59\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[58\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[57\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[56\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[55\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[54\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[53\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[52\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[51\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[50\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[49\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[48\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[47\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[46\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[45\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[44\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[43\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[42\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[41\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[40\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[39\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[38\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[37\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[36\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[35\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[34\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[33\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[32\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[31\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[30\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[29\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[28\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[27\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[26\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[25\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[24\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[23\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[22\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[21\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[20\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[19\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[18\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[17\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[16\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[15\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[14\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[13\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[12\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[11\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[10\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[9\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[8\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[7\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[6\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[5\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[4\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[3\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[2\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[1\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[31\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[30\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[29\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[28\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[27\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[26\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[25\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[24\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[23\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[22\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[21\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[20\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[19\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[18\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[17\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[16\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[15\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[14\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[13\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[12\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[11\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[10\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[9\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[8\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[7\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[6\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[5\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[4\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[3\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[2\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[1\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786528457 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 2128 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430786530868 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[31\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[30\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[29\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[28\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[27\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[26\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[25\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[24\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[23\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[22\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[21\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[20\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[19\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[18\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[17\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[16\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[15\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[14\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[13\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[12\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[11\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[10\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[9\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[8\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[7\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[6\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[5\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[4\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[3\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[2\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[1\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430786530904 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 191 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430786537594 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 40 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 72 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[2\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 104 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[3\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 136 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[4\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 168 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[5\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 200 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[6\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 232 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[7\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 264 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[8\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 296 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[9\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 328 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[10\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:ack_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_45d1:auto_generated\|a_dpfifo_u7a1:dpfifo\|altsyncram_95k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_95k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_95k1.tdf" 360 2 0 } } { "db/a_dpfifo_u7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_u7a1.tdf" 47 2 0 } } { "db/scfifo_45d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_45d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1534 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_95k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[288\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[288\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9256 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[289\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[289\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9288 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[290\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[290\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9320 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[291\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[291\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9352 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[292\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[292\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9384 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[293\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[293\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9416 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[294\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[294\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9448 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[295\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[295\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9480 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[296\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[296\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9512 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[297\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[297\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9544 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[298\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|lsu_top:lsu_local_bb1_st_c0_exe1\|lsu_bursting_write:bursting_write\|lsu_bursting_write_internal:bursting_write\|acl_data_fifo:req_fifo\|acl_fifo:fifo_inner\|scfifo:scfifo_component\|scfifo_v6d1:auto_generated\|a_dpfifo_p9a1:dpfifo\|altsyncram_v8k1:FIFOram\|q_b\[298\]\"" {  } { { "db/altsyncram_v8k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_v8k1.tdf" 9576 2 0 } } { "db/a_dpfifo_p9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_p9a1.tdf" 47 2 0 } } { "db/scfifo_v6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_v6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 341 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1517 0 0 } } { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_bursting_load_stores.v" 1202 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/lsu_top.v" 900 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17898 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|lsu_top:lsu_local_bb1_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_v8k1:FIFOram|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 40 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 72 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[2\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 104 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[3\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 136 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[4\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 168 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[5\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 200 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[6\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 232 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[7\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|altsyncram_85k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_85k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_85k1.tdf" 264 2 0 } } { "db/a_dpfifo_t7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_t7a1.tdf" 47 2 0 } } { "db/scfifo_35d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_35d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_stall_free_sink.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_stall_free_sink.v" 128 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 17741 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_85k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_notexitcond_notexit_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\|a_dpfifo_28a1:dpfifo\|altsyncram_f5k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_notexitcond_notexit_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\|a_dpfifo_28a1:dpfifo\|altsyncram_f5k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_f5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_f5k1.tdf" 40 2 0 } } { "db/a_dpfifo_28a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_28a1.tdf" 47 2 0 } } { "db/scfifo_85d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_85d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2856 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_notexitcond_notexit_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|altsyncram_f5k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 40 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2708 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 72 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2708 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[2\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 104 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2708 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[3\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 136 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2708 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_cleanups_push55_next_cleanups_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 40 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 72 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[2\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 104 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[3\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 136 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[4\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 168 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[5\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 200 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[6\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 232 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[7\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 264 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[8\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 296 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[9\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 328 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[10\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 360 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[11\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 392 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[12\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 424 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[13\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 456 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[14\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 488 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[15\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 520 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[16\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 552 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[17\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 584 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[18\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 616 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[19\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 648 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[20\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 680 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[21\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 712 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[22\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 744 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[23\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 776 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[24\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 808 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[25\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 840 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[26\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 872 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[27\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 904 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[28\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 936 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[29\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 968 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1000 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1032 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1064 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1096 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1128 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1160 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1192 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1224 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1256 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1288 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1320 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1352 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1384 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1416 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1448 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1480 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1512 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1544 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1576 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1608 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1640 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1672 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1704 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1736 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1768 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1800 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1832 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1864 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1896 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1928 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1960 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1992 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 2024 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_17d1:auto_generated\|a_dpfifo_r9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 2056 2 0 } } { "db/a_dpfifo_r9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_r9a1.tdf" 47 2 0 } } { "db/scfifo_17d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_17d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 2609 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_indvars_iv16_push52_indvars_iv_next17_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\|a_dpfifo_28a1:dpfifo\|altsyncram_f5k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_85d1:auto_generated\|a_dpfifo_28a1:dpfifo\|altsyncram_f5k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_f5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_f5k1.tdf" 40 2 0 } } { "db/a_dpfifo_28a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_28a1.tdf" 47 2 0 } } { "db/scfifo_85d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_85d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1906 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_lastiniteration_last_initeration_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|altsyncram_f5k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 40 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1872 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 72 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1872 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[2\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 104 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1872 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[3\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b5d1:auto_generated\|a_dpfifo_58a1:dpfifo\|altsyncram_l5k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_l5k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_l5k1.tdf" 136 2 0 } } { "db/a_dpfifo_58a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_58a1.tdf" 47 2 0 } } { "db/scfifo_b5d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_b5d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1872 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_3to179_bb1_initerations_push53_next_initerations_0_reg_179_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|altsyncram_l5k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 40 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 72 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[2\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 104 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[3\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 136 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[4\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 168 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[5\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 200 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[6\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 232 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[7\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 264 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[8\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 296 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[9\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 328 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[10\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 360 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[11\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 392 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[12\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 424 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[13\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 456 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[14\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 488 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[15\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 520 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[16\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 552 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[17\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 584 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[18\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 616 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[19\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 648 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[20\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 680 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[21\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 712 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[22\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 744 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[23\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 776 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[24\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 808 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[25\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 840 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[26\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 872 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[27\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 904 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[28\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 936 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[29\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 968 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1000 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1032 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1064 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1096 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1128 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1160 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1192 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1224 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1256 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1288 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1320 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1352 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1384 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1416 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1448 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1480 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1512 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1544 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1576 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1608 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1640 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1672 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1704 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1736 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1768 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1800 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1832 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1864 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1896 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1928 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1960 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 1992 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2024 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2056 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[64\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2088 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[65\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2120 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[66\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2152 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[67\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2184 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[68\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2216 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[69\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2248 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[70\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2280 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[71\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2312 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[72\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2344 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[73\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2376 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[74\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2408 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[75\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2440 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[76\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2472 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[77\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2504 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[78\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2536 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[79\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2568 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[80\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2600 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[81\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2632 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[82\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2664 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[83\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2696 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[84\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2728 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[85\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2760 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[86\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2792 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[87\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2824 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[88\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2856 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[89\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2888 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[90\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2920 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[91\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2952 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 2984 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3016 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3048 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3080 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[96\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3112 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[97\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3144 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[98\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3176 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[99\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3208 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[100\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3240 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[101\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3272 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[102\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3304 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[103\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3336 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[104\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3368 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[105\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3400 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[106\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3432 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[107\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3464 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[108\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3496 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[109\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3528 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[110\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3560 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[111\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3592 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[112\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3624 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[113\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3656 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[114\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3688 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[115\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3720 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[116\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3752 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[117\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3784 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[118\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3816 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[119\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3848 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[120\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3880 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[121\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3912 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[122\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3944 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[123\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 3976 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[124\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4008 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[125\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4040 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4072 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4104 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[128\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4136 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[129\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4168 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[130\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4200 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[131\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4232 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[132\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4264 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[133\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4296 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[134\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4328 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[135\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4360 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[136\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4392 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[137\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4424 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[138\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4456 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[139\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4488 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[140\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4520 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[141\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4552 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[142\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4584 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[143\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4616 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[144\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4648 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[145\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4680 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[146\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4712 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[147\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4744 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[148\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4776 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[149\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4808 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[150\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4840 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[151\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4872 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[152\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4904 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[153\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4936 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[154\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 4968 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[155\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5000 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[156\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5032 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[157\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5064 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[158\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5096 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[159\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5128 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[160\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5160 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[161\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5192 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[162\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5224 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[163\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5256 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[164\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5288 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[165\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5320 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[166\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5352 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[167\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5384 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[168\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5416 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[169\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5448 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[170\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5480 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[171\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5512 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[172\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5544 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[173\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5576 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[174\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5608 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[175\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5640 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[176\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5672 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[177\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5704 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[178\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5736 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[179\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5768 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[180\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5800 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[181\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5832 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[182\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5864 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[183\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5896 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[184\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5928 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[185\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5960 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[186\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 5992 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[187\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 6024 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[188\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 6056 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[189\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 6088 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[190\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 6120 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[191\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_75k1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_75k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_75k1.tdf" 6152 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_id_iterator.v" 87 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19471 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786537594 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ram_block1a191"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430786537594 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430786537594 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1000 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1032 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1064 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1096 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1128 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1160 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1192 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1224 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1256 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1288 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1320 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1352 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1384 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1416 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1448 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1480 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1512 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1544 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1576 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1608 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1640 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1672 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1704 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1736 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1768 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1800 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1832 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1864 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1896 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1928 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1960 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 1992 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 2024 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|Dilation_system:dilation_system\|dilation_top_wrapper:dilation\|dilation_function_wrapper:kernel\|dilation_function:dilation_function_inst0\|dilation_basic_block_1:dilation_basic_block_1\|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u6d1:auto_generated\|a_dpfifo_o9a1:dpfifo\|altsyncram_19k1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_19k1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_19k1.tdf" 2056 2 0 } } { "db/a_dpfifo_o9a1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/a_dpfifo_o9a1.tdf" 47 2 0 } } { "db/scfifo_u6d1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/scfifo_u6d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "e:/soc_sdk/quartus/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_fifo.v" 82 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/acl_data_fifo.v" 91 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 1501 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 18979 0 0 } } { "system/synthesis/submodules/Dilation.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation.v" 19510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 510 0 0 } } { "system/synthesis/submodules/Dilation_system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/Dilation_system.v" 82 0 0 } } { "system/synthesis/system.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/system.v" 215 0 0 } } { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786540686 "|top|system:the_system|Dilation_system:dilation_system|dilation_top_wrapper:dilation|dilation_function_wrapper:kernel|dilation_function:dilation_function_inst0|dilation_basic_block_1:dilation_basic_block_1|acl_data_fifo:rnode_2to175_bb1_indvars_iv16_pop52_acl_pop_i64_0_0_reg_175_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_19k1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430786540686 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430786540686 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430786571058 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430786571058 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430786571058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786571397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571398 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786571398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786571477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786571477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786571626 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786571626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_0aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786571799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786571799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430786572298 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430786572298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/db/altsyncram_g9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430786572458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430786572458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "265 " "265 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430786576298 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786603645 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1430786603645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786605558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1151 " "1151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430786620362 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 189 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 187 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 1819 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/system/synthesis/submodules/altera_pll_reconfig_core.v" 181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786620535 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1430786620535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_acl_iface_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786621885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.map.smsg " "Generated suppressed messages file E:/SOC_SDK/Quartus/hld/board/terasic/de1soc/design/Dilation_Operation/bin_Dilation_Operation/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430786624406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 1 0 0 " "Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430786628380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430786628380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16204 " "Implemented 16204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430786631535 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430786631535 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430786631535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14088 " "Implemented 14088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430786631535 ""} { "Info" "ICUT_CUT_TM_RAMS" "1372 " "Implemented 1372 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430786631535 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430786631535 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1430786631535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430786631535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1523 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1523 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1211 " "Peak virtual memory: 1211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430786632168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 08:43:52 2015 " "Processing ended: Tue May 05 08:43:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430786632168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430786632168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430786632168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430786632168 ""}
