// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/a/RAM64.hdl
/**
 * Memory of sixty four 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM64 {
    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
      DMux8Way(in=load , sel=address[3..5] , a=i0 , b=i1 , c=i2 , d=i3 , e=i4 , f=i5 , g=i6 , h=i7 );                     
      RAM8(in=in , load=i0 , address=address[0..2] , out=r0 );
      RAM8(in=in , load=i1 , address=address[0..2] , out=r1 );
      RAM8(in=in , load=i2 , address=address[0..2] , out=r2 );
      RAM8(in=in , load=i3 , address=address[0..2] , out=r3 );
      RAM8(in=in , load=i4 , address=address[0..2] , out=r4 );
      RAM8(in=in , load=i5 , address=address[0..2] , out=r5 );
      RAM8(in=in , load=i6 , address=address[0..2] , out=r6 );
      RAM8(in=in , load=i7 , address=address[0..2] , out=r7 );
      Mux8Way16(a=r0 , b=r1 , c=r2 , d=r3 , e=r4 , f=r5 , g=r6 , h=r7 , sel=address[3..5] , out=out );
}