Configurable Logic Block — Virtex 5, Virtex 6, Series 7, Spartan 6
##################################################################


Bitstream — Virtex 5
====================

CLBLL
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc5v-CLBLL.html

CLBLM
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc5v-CLBLM.html


Bitstream — Virtex 6
====================

CLBLL
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc6v-CLBLL.html

CLBLM
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc6v-CLBLM.html


Bitstream — Series 7
====================

CLBLL
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc7v-CLBLL.html

CLBLM
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc7v-CLBLM.html


Bitstream — Spartan 6
=====================

CLEXL
-----

.. raw:: html   
   :file: ../gen-xilinx-tile-xc6s-CLEXL.html

CLEXM
-----

.. raw:: html
   :file: ../gen-xilinx-tile-xc6s-CLEXM.html
