static int F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_5 ) ;\r\nstruct V_6 * V_7 = V_4 -> V_8 ;\r\nint V_9 = V_2 -> V_10 . V_11 ;\r\nif ( V_9 < 1 )\r\nV_9 = 1 ;\r\nif ( F_3 ( V_4 , 0 ) ) {\r\nT_1 V_12 ;\r\nV_12 = V_9 * V_7 -> V_13 ;\r\nV_12 = V_12 / 100 ;\r\n#if 0\r\n#ifndef F_4\r\nif(!(dev_priv->dsr_fb_update & MDFLD_DSR_MIPI_CONTROL) &&\r\n(dev_priv->dbi_panel_on || dev_priv->dbi_panel_on2)){\r\nmdfld_dsi_dbi_exit_dsr(dev,MDFLD_DSR_MIPI_CONTROL, 0, 0);\r\ndev_dbg(dev->dev, "Out of DSR before set brightness to %d.\n",adjusted_level);\r\n}\r\n#endif\r\nmdfld_dsi_brightness_control(dev, 0, adjusted_level);\r\nif ((dev_priv->dbi_panel_on2) || (dev_priv->dpi_panel_on2))\r\nmdfld_dsi_brightness_control(dev, 2, adjusted_level);\r\n#endif\r\nF_5 ( V_4 ) ;\r\n}\r\nV_14 = V_9 ;\r\nreturn 0 ;\r\n}\r\nint F_6 ( struct V_1 * V_2 )\r\n{\r\nreturn V_14 ;\r\n}\r\nstatic int F_7 ( struct V_3 * V_4 )\r\n{\r\nstruct V_6 * V_7 = V_4 -> V_8 ;\r\nstruct V_15 V_10 ;\r\nmemset ( & V_10 , 0 , sizeof( struct V_15 ) ) ;\r\nV_10 . V_16 = 100 ;\r\nV_10 . type = V_17 ;\r\nV_5 = F_8 ( L_1 ,\r\nNULL , ( void * ) V_4 , & V_18 , & V_10 ) ;\r\nif ( F_9 ( V_5 ) )\r\nreturn F_10 ( V_5 ) ;\r\nV_7 -> V_19 = 100 ;\r\nV_7 -> V_13 = 100 ;\r\nV_5 -> V_10 . V_11 = 100 ;\r\nV_5 -> V_10 . V_16 = 100 ;\r\nF_11 ( V_5 ) ;\r\nV_7 -> V_1 = V_5 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_12 ( struct V_3 * V_4 )\r\n{\r\n}\r\nstatic int F_13 ( struct V_3 * V_4 , int V_20 )\r\n{\r\nstruct V_6 * V_7 = V_4 -> V_8 ;\r\nint V_21 ;\r\nT_1 V_22 = V_23 ;\r\nT_1 V_24 = V_25 ;\r\nT_1 V_26 = V_27 ;\r\nT_1 V_28 = V_29 ;\r\nT_1 V_30 = V_31 ;\r\nT_1 V_32 = V_33 ;\r\nT_1 V_34 = V_35 ;\r\nT_1 V_36 = V_37 ;\r\nT_1 V_38 = V_39 ;\r\nT_1 V_40 = V_41 ;\r\nT_1 V_42 = V_43 ;\r\nT_1 V_44 = V_45 ;\r\nT_1 V_46 = V_47 ;\r\nT_1 V_48 = V_49 ;\r\nT_1 V_50 = V_51 ;\r\nT_1 V_52 = V_53 ;\r\nT_1 V_54 = V_55 ;\r\nT_1 V_56 = V_57 ;\r\nT_1 V_58 = V_59 ;\r\nT_1 V_60 = V_61 ;\r\nT_1 * V_62 = & V_7 -> V_63 ;\r\nT_1 * V_64 = & V_7 -> V_65 ;\r\nT_1 * V_66 = & V_7 -> V_67 ;\r\nT_1 * V_68 = & V_7 -> V_69 ;\r\nT_1 * V_70 = & V_7 -> V_71 ;\r\nT_1 * V_72 = & V_7 -> V_73 ;\r\nT_1 * V_74 = & V_7 -> V_75 ;\r\nT_1 * V_76 = & V_7 -> V_77 ;\r\nT_1 * V_78 = & V_7 -> V_79 ;\r\nT_1 * V_80 = & V_7 -> V_81 ;\r\nT_1 * V_82 = & V_7 -> V_83 ;\r\nT_1 * V_84 = & V_7 -> V_85 ;\r\nT_1 * V_86 = & V_7 -> V_87 ;\r\nT_1 * V_88 = & V_7 -> V_89 ;\r\nT_1 * V_90 = & V_7 -> V_91 ;\r\nT_1 * V_92 = & V_7 -> V_93 ;\r\nT_1 * V_94 = & V_7 -> V_95 ;\r\nT_1 * V_96 = & V_7 -> V_97 ;\r\nT_1 * V_98 = & V_7 -> V_99 ;\r\nT_1 * V_100 = V_7 -> V_101 ;\r\nswitch ( V_20 ) {\r\ncase 0 :\r\nbreak;\r\ncase 1 :\r\nV_22 = V_102 ;\r\nV_24 = V_103 ;\r\nV_26 = V_104 ;\r\nV_28 = V_105 ;\r\nV_30 = V_106 ;\r\nV_32 = V_107 ;\r\nV_34 = V_108 ;\r\nV_36 = V_109 ;\r\nV_38 = V_110 ;\r\nV_40 = V_111 ;\r\nV_42 = V_112 ;\r\nV_44 = V_113 ;\r\nV_46 = V_114 ;\r\nV_48 = V_115 ;\r\nV_50 = V_116 ;\r\nV_52 = V_117 ;\r\nV_56 = V_118 ;\r\nV_58 = V_119 ;\r\nV_60 = V_120 ;\r\nV_62 = & V_7 -> V_121 ;\r\nV_64 = & V_7 -> V_122 ;\r\nV_66 = & V_7 -> V_123 ;\r\nV_68 = & V_7 -> V_124 ;\r\nV_70 = & V_7 -> V_125 ;\r\nV_72 = & V_7 -> V_126 ;\r\nV_74 = & V_7 -> V_127 ;\r\nV_76 = & V_7 -> V_128 ;\r\nV_78 = & V_7 -> V_129 ;\r\nV_80 = & V_7 -> V_130 ;\r\nV_82 = & V_7 -> V_131 ;\r\nV_84 = & V_7 -> V_132 ;\r\nV_86 = & V_7 -> V_133 ;\r\nV_88 = & V_7 -> V_134 ;\r\nV_90 = & V_7 -> V_135 ;\r\nV_92 = & V_7 -> V_136 ;\r\nV_96 = & V_7 -> V_137 ;\r\nV_98 = & V_7 -> V_138 ;\r\nV_100 = V_7 -> V_139 ;\r\nbreak;\r\ncase 2 :\r\nV_26 = V_140 ;\r\nV_28 = V_141 ;\r\nV_30 = V_142 ;\r\nV_32 = V_143 ;\r\nV_34 = V_144 ;\r\nV_36 = V_145 ;\r\nV_38 = V_146 ;\r\nV_40 = V_147 ;\r\nV_42 = V_148 ;\r\nV_44 = V_149 ;\r\nV_46 = V_150 ;\r\nV_48 = V_151 ;\r\nV_50 = V_152 ;\r\nV_52 = V_153 ;\r\nV_54 = V_154 ;\r\nV_56 = V_155 ;\r\nV_58 = V_156 ;\r\nV_60 = V_157 ;\r\nV_66 = & V_7 -> V_158 ;\r\nV_68 = & V_7 -> V_159 ;\r\nV_70 = & V_7 -> V_160 ;\r\nV_72 = & V_7 -> V_161 ;\r\nV_74 = & V_7 -> V_162 ;\r\nV_76 = & V_7 -> V_163 ;\r\nV_78 = & V_7 -> V_164 ;\r\nV_80 = & V_7 -> V_165 ;\r\nV_82 = & V_7 -> V_166 ;\r\nV_84 = & V_7 -> V_167 ;\r\nV_86 = & V_7 -> V_168 ;\r\nV_88 = & V_7 -> V_169 ;\r\nV_90 = & V_7 -> V_170 ;\r\nV_92 = & V_7 -> V_171 ;\r\nV_94 = & V_7 -> V_172 ;\r\nV_96 = & V_7 -> V_173 ;\r\nV_98 = & V_7 -> V_174 ;\r\nV_100 = V_7 -> V_175 ;\r\nbreak;\r\ndefault:\r\nF_14 ( L_2 , V_176 ) ;\r\nreturn - V_177 ;\r\n}\r\n* V_62 = F_15 ( V_22 ) ;\r\n* V_64 = F_15 ( V_24 ) ;\r\n* V_66 = F_15 ( V_26 ) ;\r\n* V_68 = F_15 ( V_28 ) ;\r\n* V_70 = F_15 ( V_30 ) ;\r\n* V_72 = F_15 ( V_32 ) ;\r\n* V_74 = F_15 ( V_34 ) ;\r\n* V_76 = F_15 ( V_36 ) ;\r\n* V_78 = F_15 ( V_38 ) ;\r\n* V_80 = F_15 ( V_40 ) ;\r\n* V_82 = F_15 ( V_42 ) ;\r\n* V_84 = F_15 ( V_44 ) ;\r\n* V_86 = F_15 ( V_46 ) ;\r\n* V_88 = F_15 ( V_48 ) ;\r\n* V_90 = F_15 ( V_50 ) ;\r\n* V_92 = F_15 ( V_52 ) ;\r\n* V_96 = F_15 ( V_56 ) ;\r\n* V_98 = F_15 ( V_58 ) ;\r\nfor ( V_21 = 0 ; V_21 < 256 ; V_21 ++ )\r\nV_100 [ V_21 ] = F_15 ( V_60 + ( V_21 << 2 ) ) ;\r\nif ( V_20 == 1 ) {\r\nV_7 -> V_178 = F_15 ( V_179 ) ;\r\nV_7 -> V_180 = F_15 ( V_181 ) ;\r\nV_7 -> V_182 = F_15 ( V_183 ) ;\r\nV_7 -> V_184 = F_15 ( V_185 ) ;\r\nreturn 0 ;\r\n}\r\n* V_94 = F_15 ( V_54 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_3 * V_4 )\r\n{\r\nstruct V_6 * V_7 = V_4 -> V_8 ;\r\nV_7 -> V_186 = F_15 ( V_187 ) ;\r\nV_7 -> V_188 = F_15 ( V_189 ) ;\r\nV_7 -> V_190 = F_15 ( V_191 ) ;\r\nV_7 -> V_192 = F_15 ( V_193 ) ;\r\nV_7 -> V_194 = F_15 ( V_195 ) ;\r\nV_7 -> V_196 = F_15 ( V_197 ) ;\r\nV_7 -> V_198 = F_15 ( V_199 ) ;\r\nV_7 -> V_200 = F_15 ( V_201 ) ;\r\nV_7 -> V_202 = F_15 ( V_203 ) ;\r\nV_7 -> V_204 = F_15 ( V_205 ) ;\r\nV_7 -> V_206 = F_15 ( V_207 ) ;\r\nV_7 -> V_208 = F_15 ( V_209 ) ;\r\nV_7 -> V_210 = F_15 ( V_211 ) ;\r\nV_7 -> V_212 = F_15 ( V_213 ) ;\r\nV_7 -> V_214 = F_15 ( V_215 ) ;\r\nV_7 -> V_216 = F_15 ( V_217 ) ;\r\nV_7 -> V_218 = F_15 ( V_205 + V_219 ) ;\r\nV_7 -> V_220 = F_15 ( V_207 + V_219 ) ;\r\nV_7 -> V_221 = F_15 ( V_209 + V_219 ) ;\r\nV_7 -> V_222 = F_15 ( V_211 + V_219 ) ;\r\nV_7 -> V_223 = F_15 ( V_213 + V_219 ) ;\r\nV_7 -> V_224 = F_15 ( V_215 + V_219 ) ;\r\nV_7 -> V_225 = F_15 ( V_217 + V_219 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( struct V_3 * V_4 , int V_20 )\r\n{\r\nstruct V_6 * V_7 = V_4 -> V_8 ;\r\nstruct V_226 * V_227 = NULL ;\r\nT_1 V_21 = 0 ;\r\nT_1 V_228 = 0 ;\r\nT_1 V_229 = 0 ;\r\nT_1 V_230 = 0 ;\r\nT_1 V_22 = V_23 ;\r\nT_1 V_24 = V_25 ;\r\nT_1 V_26 = V_27 ;\r\nT_1 V_28 = V_29 ;\r\nT_1 V_30 = V_31 ;\r\nT_1 V_32 = V_33 ;\r\nT_1 V_34 = V_35 ;\r\nT_1 V_36 = V_37 ;\r\nT_1 V_38 = V_39 ;\r\nT_1 V_40 = V_41 ;\r\nT_1 V_42 = V_43 ;\r\nT_1 V_44 = V_45 ;\r\nT_1 V_46 = V_47 ;\r\nT_1 V_48 = V_49 ;\r\nT_1 V_50 = V_51 ;\r\nT_1 V_52 = V_53 ;\r\nT_1 V_58 = V_59 ;\r\nT_1 V_54 = V_55 ;\r\nT_1 V_56 = V_57 ;\r\nT_1 V_60 = V_61 ;\r\nT_1 V_62 = V_7 -> V_63 & ~ V_231 ;\r\nT_1 V_64 = V_7 -> V_65 ;\r\nT_1 V_66 = V_7 -> V_67 ;\r\nT_1 V_68 = V_7 -> V_69 ;\r\nT_1 V_70 = V_7 -> V_71 ;\r\nT_1 V_72 = V_7 -> V_73 ;\r\nT_1 V_74 = V_7 -> V_75 ;\r\nT_1 V_76 = V_7 -> V_77 ;\r\nT_1 V_78 = V_7 -> V_79 ;\r\nT_1 V_80 = V_7 -> V_81 ;\r\nT_1 V_82 = V_7 -> V_83 ;\r\nT_1 V_84 = V_7 -> V_85 ;\r\nT_1 V_86 = V_7 -> V_87 ;\r\nT_1 V_88 = V_7 -> V_89 ;\r\nT_1 V_90 = V_7 -> V_91 ;\r\nT_1 V_92 = V_7 -> V_93 ;\r\nT_1 V_98 = V_7 -> V_99 ;\r\nT_1 V_94 = V_7 -> V_95 ;\r\nT_1 V_96 = V_7 -> V_97 ;\r\nT_1 * V_100 = V_7 -> V_101 ;\r\nswitch ( V_20 ) {\r\ncase 0 :\r\nV_227 = V_7 -> V_232 [ 0 ] ;\r\nbreak;\r\ncase 1 :\r\nV_22 = V_102 ;\r\nV_24 = V_103 ;\r\nV_26 = V_104 ;\r\nV_28 = V_105 ;\r\nV_30 = V_106 ;\r\nV_32 = V_107 ;\r\nV_34 = V_108 ;\r\nV_36 = V_109 ;\r\nV_38 = V_110 ;\r\nV_40 = V_111 ;\r\nV_42 = V_112 ;\r\nV_44 = V_113 ;\r\nV_46 = V_114 ;\r\nV_48 = V_115 ;\r\nV_50 = V_116 ;\r\nV_52 = V_117 ;\r\nV_56 = V_118 ;\r\nV_60 = V_120 ;\r\nV_58 = V_119 ;\r\nV_62 = V_7 -> V_121 & ~ V_231 ;\r\nV_64 = V_7 -> V_122 ;\r\nV_66 = V_7 -> V_123 ;\r\nV_68 = V_7 -> V_124 ;\r\nV_70 = V_7 -> V_125 ;\r\nV_72 = V_7 -> V_126 ;\r\nV_74 = V_7 -> V_127 ;\r\nV_76 = V_7 -> V_128 ;\r\nV_78 = V_7 -> V_129 ;\r\nV_80 = V_7 -> V_130 ;\r\nV_82 = V_7 -> V_131 ;\r\nV_84 = V_7 -> V_132 ;\r\nV_86 = V_7 -> V_133 ;\r\nV_88 = V_7 -> V_134 ;\r\nV_90 = V_7 -> V_135 ;\r\nV_92 = V_7 -> V_136 ;\r\nV_96 = V_7 -> V_137 ;\r\nV_98 = V_7 -> V_138 ;\r\nV_100 = V_7 -> V_139 ;\r\nbreak;\r\ncase 2 :\r\nV_230 = V_233 ;\r\nV_26 = V_140 ;\r\nV_28 = V_141 ;\r\nV_30 = V_142 ;\r\nV_32 = V_143 ;\r\nV_34 = V_144 ;\r\nV_36 = V_145 ;\r\nV_38 = V_146 ;\r\nV_40 = V_147 ;\r\nV_42 = V_148 ;\r\nV_44 = V_149 ;\r\nV_46 = V_150 ;\r\nV_48 = V_151 ;\r\nV_50 = V_152 ;\r\nV_52 = V_153 ;\r\nV_54 = V_154 ;\r\nV_56 = V_155 ;\r\nV_60 = V_157 ;\r\nV_58 = V_156 ;\r\nV_66 = V_7 -> V_158 ;\r\nV_68 = V_7 -> V_159 ;\r\nV_70 = V_7 -> V_160 ;\r\nV_72 = V_7 -> V_161 ;\r\nV_74 = V_7 -> V_162 ;\r\nV_76 = V_7 -> V_163 ;\r\nV_78 = V_7 -> V_164 ;\r\nV_80 = V_7 -> V_165 ;\r\nV_82 = V_7 -> V_166 ;\r\nV_84 = V_7 -> V_167 ;\r\nV_86 = V_7 -> V_168 ;\r\nV_88 = V_7 -> V_169 ;\r\nV_90 = V_7 -> V_170 ;\r\nV_92 = V_7 -> V_171 ;\r\nV_98 = V_7 -> V_174 ;\r\nV_94 = V_7 -> V_172 ;\r\nV_96 = V_7 -> V_173 ;\r\nV_100 = V_7 -> V_175 ;\r\nV_227 = V_7 -> V_232 [ 1 ] ;\r\nbreak;\r\ndefault:\r\nF_14 ( L_2 , V_176 ) ;\r\nreturn - V_177 ;\r\n}\r\nF_18 ( 0x80000000 , V_234 ) ;\r\nif ( V_20 == 1 ) {\r\nF_18 ( V_62 & ~ V_231 , V_22 ) ;\r\nF_15 ( V_22 ) ;\r\nF_18 ( V_64 , V_24 ) ;\r\n} else {\r\nV_228 = F_15 ( V_22 ) ;\r\nif ( ! ( V_228 & V_231 ) ) {\r\nif ( V_228 & V_235 ) {\r\nV_228 &= ~ V_235 ;\r\nF_18 ( V_228 , V_22 ) ;\r\nF_19 ( 500 ) ;\r\n}\r\nF_18 ( V_64 , V_24 ) ;\r\nF_18 ( V_62 , V_22 ) ;\r\nF_19 ( 500 ) ;\r\nV_62 |= V_231 ;\r\nF_18 ( V_62 , V_22 ) ;\r\nF_15 ( V_22 ) ;\r\nwhile ( ( V_229 < 20000 ) && ! ( F_15 ( V_26 ) & V_236 ) ) {\r\nF_19 ( 150 ) ;\r\nV_229 ++ ;\r\n}\r\nif ( V_229 == 20000 ) {\r\nF_14 ( L_3 ,\r\nV_176 ) ;\r\nreturn - V_177 ;\r\n}\r\n}\r\n}\r\nF_18 ( V_68 , V_28 ) ;\r\nF_18 ( V_70 , V_30 ) ;\r\nF_18 ( V_72 , V_32 ) ;\r\nF_18 ( V_74 , V_34 ) ;\r\nF_18 ( V_76 , V_36 ) ;\r\nF_18 ( V_78 , V_38 ) ;\r\nF_18 ( V_80 , V_40 ) ;\r\nF_18 ( V_98 , V_58 ) ;\r\nF_18 ( V_82 , V_42 ) ;\r\nF_18 ( V_84 , V_44 ) ;\r\nF_18 ( V_86 , V_46 ) ;\r\nF_18 ( V_88 , V_48 ) ;\r\nF_18 ( V_90 , V_50 ) ;\r\nF_18 ( V_92 , V_52 ) ;\r\nif ( V_20 == 1 ) {\r\nF_18 ( V_7 -> V_178 , V_179 ) ;\r\nF_18 ( V_7 -> V_180 , V_181 ) ;\r\nF_18 ( V_7 -> V_182 , V_183 ) ;\r\nF_18 ( V_7 -> V_184 , V_185 ) ;\r\n} else {\r\nF_18 ( V_94 , V_54 ) ;\r\nF_20 ( V_227 , V_20 ) ;\r\nF_21 ( 20 ) ;\r\n}\r\nF_18 ( V_96 , V_56 ) ;\r\nF_21 ( 20 ) ;\r\nF_18 ( V_66 , V_26 ) ;\r\nfor ( V_21 = 0 ; V_21 < 256 ; V_21 ++ )\r\nF_18 ( V_100 [ V_21 ] , V_60 + ( V_21 << 2 ) ) ;\r\nif ( V_20 == 1 )\r\nreturn 0 ;\r\nif ( ! F_22 ( V_4 ) )\r\nF_23 ( V_4 , V_20 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_3 * V_4 )\r\n{\r\nstruct V_6 * V_7 = V_4 -> V_8 ;\r\nF_18 ( V_7 -> V_186 , V_187 ) ;\r\nF_18 ( V_7 -> V_190 , V_191 ) ;\r\nF_18 ( V_7 -> V_188 , V_189 ) ;\r\nF_18 ( V_7 -> V_192 , V_193 ) ;\r\nF_18 ( V_7 -> V_196 , V_197 ) ;\r\nF_18 ( V_7 -> V_194 , V_195 ) ;\r\nF_18 ( V_7 -> V_198 , V_199 ) ;\r\nF_18 ( V_7 -> V_202 , V_203 ) ;\r\nF_18 ( V_7 -> V_200 , V_201 ) ;\r\nF_18 ( V_7 -> V_204 , V_205 ) ;\r\nF_18 ( V_7 -> V_206 , V_207 ) ;\r\nF_18 ( V_7 -> V_208 , V_209 ) ;\r\nF_18 ( V_7 -> V_210 , V_211 ) ;\r\nF_18 ( V_7 -> V_212 , V_213 ) ;\r\nF_18 ( V_7 -> V_214 , V_215 ) ;\r\nF_18 ( V_7 -> V_216 , V_217 ) ;\r\nF_18 ( V_7 -> V_218 , V_205 + V_219 ) ;\r\nF_18 ( V_7 -> V_220 , V_207 + V_219 ) ;\r\nF_18 ( V_7 -> V_221 , V_209 + V_219 ) ;\r\nF_18 ( V_7 -> V_222 , V_211 + V_219 ) ;\r\nF_18 ( V_7 -> V_223 , V_213 + V_219 ) ;\r\nF_18 ( V_7 -> V_224 , V_215 + V_219 ) ;\r\nF_18 ( V_7 -> V_225 , V_217 + V_219 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_3 * V_4 )\r\n{\r\nF_16 ( V_4 ) ;\r\nF_13 ( V_4 , 0 ) ;\r\nF_13 ( V_4 , 0 ) ;\r\nF_13 ( V_4 , 2 ) ;\r\nF_13 ( V_4 , 1 ) ;\r\nF_26 ( V_4 , 0 ) ;\r\nF_26 ( V_4 , 2 ) ;\r\nF_26 ( V_4 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( struct V_3 * V_4 )\r\n{\r\nF_17 ( V_4 , 1 ) ;\r\nF_17 ( V_4 , 0 ) ;\r\nF_17 ( V_4 , 2 ) ;\r\nF_24 ( V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_28 ( struct V_3 * V_4 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( struct V_3 * V_4 )\r\n{\r\nreturn 0 ;\r\n}
