# YAML configuration file for AVR XT core architecture
#
# Copyright 2022-2025 Clement Savergne <csavergne@yahoo.com>
#
# This file is part of yasim-avr.
#
# yasim-avr is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# yasim-avr is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.

---
#========================================================================================
PORT:
    registers:
        - name: DIR
          offset: 0x00

        - name: DIRSET
          offset: 0x01

        - name: DIRCLR
          offset: 0x02

        - name: DIRTGL
          offset: 0x03

        - name: OUT
          offset: 0x04

        - name: OUTSET
          offset: 0x05

        - name: OUTCLR
          offset: 0x06

        - name: OUTTGL
          offset: 0x07

        - name: IN
          offset: 0x08

        - name: INTFLAGS
          offset: 0x09

        - name: PORTCTRL
          offset: 0x0A
          fields:
            SRL: { kind: BIT, pos: 0, supported: no }

        - name: PIN0CTRL
          offset: 0x10
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN1CTRL
          offset: 0x11
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN2CTRL
          offset: 0x12
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN3CTRL
          offset: 0x13
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN4CTRL
          offset: 0x14
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN5CTRL
          offset: 0x15
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN6CTRL
          offset: 0x16
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

        - name: PIN7CTRL
          offset: 0x17
          fields:
            ISC:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ INTDISABLE, BOTHEDGES, RISING, FALLING, INPUT_DISABLE, LEVEL ]
            PULLUPEN: { kind: BIT, pos: 3, one: enabled, zero: disabled }
            INVEN: { kind: BIT, pos: 7, one: inverted, zero: normal, supported: no }

#========================================================================================
VPORT:
    registers:
        - name: DIR
          offset: 0x00

        - name: OUT
          offset: 0x01

        - name: IN
          offset: 0x02

        - name: INTFLAGS
          offset: 0x03

#========================================================================================
USART:
    registers:
        - name: RXDATA
          offset: 0x00
          size: 2
          readonly: yes
          fields:
            DATA:
                kind: RAW
                LSB: 0
                MSB: 8
            PERR: { kind: BIT, pos: 9, one: error, zero: ok }
            FERR: { kind: BIT, pos: 10, one: error, zero: ok }
            BUFOVF: { kind: BIT, pos: 14, one: ovf, zero: ok }
            RXCIF: { kind: BIT, pos: 15, one: data, zero: empty }

        - name: TXDATA
          offset: 0x02
          size: 2
          fields:
            DATA:
                kind: RAW
                LSB: 0
                MSB: 8

        - name: STATUS
          offset: 0x04
          fields:
            WFB: { kind: BIT, pos: 0 }
            BDF: { kind: BIT, pos: 1 }
            ISFIF: { kind: BIT, pos: 3 }
            RXSIF: { kind: BIT, pos: 4 }
            DREIF: { kind: BIT, pos: 5, readonly: yes }
            TXCIF: { kind: BIT, pos: 6 }
            RXCIF: { kind: BIT, pos: 7, readonly: yes }

        - name: CTRLA
          offset: 0x05
          fields:
            RS485:
                kind:  ENUM
                LSB: 0
                MSB: 1
                values: { 0:DISABLED, 1:XDIR_DRIVE, 2:TXD_DRIVE }
                supported: no
            ABEIE: { kind: BIT, pos: 2 }
            LBME: { kind: BIT, pos: 3 }
            RXSIE: { kind: BIT, pos: 4 }
            DREIE: { kind: BIT, pos: 5 }
            TXCIE: { kind: BIT, pos: 6 }
            RXCIE: { kind: BIT, pos: 7 }

        - name: CTRLB
          offset: 0x06
          fields:
            MPCM: { kind: BIT, pos: 0, supported: no }
            RXMODE:
                kind: ENUM
                LSB: 1
                MSB: 2
                values: [ NORMAL, CLK2X, GENAUTO, LINAUTO ]
            ODME: { kind: BIT, pos: 3 }
            SFDEN: { kind: BIT, pos: 4 }
            TXEN: { kind: BIT, pos: 6 }
            RXEN: { kind: BIT, pos: 7 }

        - name: CTRLC
          offset: 0x07
          fields:
            CHSIZE:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: { 0: 5BIT, 1: 6BIT, 2: 7BIT, 3: 8BIT, 6: 9BITL, 7: 9BITH }
            SBMODE: { kind: BIT, pos: 3, one: 2BITS, zero: 1BIT }
            PMODE:
                kind: ENUM
                LSB: 4
                MSB: 5
                values: { 0:DISABLED, 2:EVEN, 3:ODD }
            CMODE:
                kind: ENUM
                LSB: 6
                MSB: 7
                values: [ ASYNC, SYNC, IRCOM, MSPI ]

            UCPHA: { kind: BIT, pos: 1, one: lead_edge, zero: tail_edge }
            UDORD: { kind: BIT, pos: 2, one: LSB_first, zero: MSB_first }

        - name: BAUD
          offset: 0x08
          size: 2
          kind: INT

        - name: CTRLD
          offset: 0x0A
          fields:
            ABW:
                kind: ENUM
                LSB: 6
                MSB: 7
                values: [ WDW0, WDW1, WDW2, WDW3 ]

        - name: DBGCTRL
          offset: 0x0B
          supported: no

        - name: EVCTRL
          offset: 0x0C
          supported: no

        - name: TXPLCTRL
          offset: 0x0D
          fields:
            TXPL:
                kind: INT
                LSB: 0
                MSB: 7
                values: { 0x00: "3/16", 0xFF: DISABLED }

        - name: RXPLCTRL
          offset: 0x0E
          fields:
            RXPL:
                kind: INT
                LSB: 0
                MSB: 6
                values: { 0x00: DISABLED }
                offset: 1
                unit: samples

#========================================================================================
SPI:
    registers:
        - name: CTRLA
          offset: 0x00
          fields:
            ENABLE: { kind: BIT, pos: 0, one: enabled, zero: disabled }
            PRESC:
                kind: ENUM
                LSB: 1
                MSB: 2
                values: [ DIV4, DIV16, DIV64, DIV128 ]
            CLK2X: { kind: BIT, pos: 4, one: 2X, zero: 1X }
            MASTER: { kind: BIT, pos: 5, one: master, zero: slave }
            DORD: { kind: BIT, pos: 6, one: LSB_first, zero: MSB_first }

        - name: CTRLB
          offset: 0x01
          fields:
            MODE:
                kind: ENUM
                LSB: 0
                MSB: 1
                values: [ MODE0, MODE1, MODE2, MODE3 ]

            SSD: { kind: BIT, pos: 2, one: disable, zero: enable }
            BUFWR: { kind: BIT, pos: 6 }
            BUFEN: { kind: BIT, pos: 7 }

        - name: INTCTRL
          offset: 0x02
          fields:
            IE: { kind: BIT, pos: 0 }
            SSIE: { kind: BIT, pos: 4 }
            DREIE: { kind: BIT, pos: 5 }
            TXCIE: { kind: BIT, pos: 6 }
            RXCIE: { kind: BIT, pos: 7 }

        - name: INTFLAGS
          offset: 0x03
          fields:
            WRCOL: { kind: BIT, pos: 6 }
            IF: { kind: BIT, pos: 7 }

            BUFOVF: { kind: BIT, pos: 0 }
            SSIF: { kind: BIT, pos: 4 }
            DREIF: { kind: BIT, pos: 5 }
            TXCIF: { kind: BIT, pos: 6 }
            RXCIF: { kind: BIT, pos: 7 }

        - name: DATA
          offset: 0x04

#========================================================================================
TWI:
    registers:
        - name: CTRLA
          offset: 0x00
          fields:
            FMPEN: { kind: BIT, pos: 1, one: enabled, zero: disabled, supported: no }
            SDAHOLD:
                kind: ENUM
                LSB: 2
                MSB: 3
                values: [ OFF, 50ns, 300ns, 500ns ]
                supported: no
            SDASETUP: { kind: BIT, pos: 4, one: 8CYC, zero: 4CYC, supported: no }

        - name: DUALCTRL
          offset: 0x01
          fields:
            ENABLE: { kind: BIT, pos: 0 , one: enabled, zero: disabled }
            FMPEN: { kind: BIT, pos: 1, one: enabled, zero: disabled, supported: no }
            SDAHOLD:
                kind: ENUM
                LSB: 2
                MSB: 3
                values: [ OFF, 50ns, 300ns, 500ns ]
                supported: no

        - name: DBGCTRL
          offset: 0x02
          supported: no

        - name: MCTRLA
          offset: 0x03
          fields:
            ENABLE: { kind: BIT, pos: 0, one: enabled, zero: disabled }
            SMEN: { kind: BIT, pos: 1, one: enabled, zero: disabled }
            TIMEOUT:
                kind: ENUM
                LSB: 2
                MSB: 3
                values: [ disabled, 50us, 100us, 200us ]
                supported: no
            QCEN: { kind: BIT, pos: 4, one: enabled, zero: disabled, supported: no }
            WIEN: { kind: BIT, pos: 6, one: enabled, zero: disabled }
            RIEN: { kind: BIT, pos: 7, one: enabled, zero: disabled }

        - name: MCTRLB
          offset: 0x04
          fields:
            MCMD:
                kind: ENUM
                LSB: 0
                MSB: 1
                values: [ NOACT, REPSTART, RECVTRANS, STOP ]
            ACKACT: { kind: BIT, pos: 2, one: nack, zero: ack }
            FLUSH: { kind: BIT, pos: 3 }

        - name: MSTATUS
          offset: 0x05
          fields:
            BUSSTATE:
                kind: ENUM
                LSB: 0
                MSB: 1
                values: [ UNKNOWN, IDLE, OWNER, BUSY ]
            BUSERR: { kind: BIT, pos: 2, one: error, zero: ok }
            ARBLOST: { kind: BIT, pos: 3 }
            RXACK: { kind: BIT, pos: 4, readonly: yes, one: nack, zero: ack }
            CLKHOLD: { kind: BIT, pos: 5 }
            WIF: { kind: BIT, pos: 6 }
            RIF: { kind: BIT, pos: 7 }

        - name: MBAUD
          offset: 0x06
          fields:
            BAUD:
                kind: INT

        - name: MADDR
          offset: 0x07
          fields:
            ADDR:
                kind: RAW

        - name: MDATA
          offset: 0x08
          fields:
            DATA:
                kind: RAW

        - name: SCTRLA
          offset: 0x09
          fields:
            ENABLE: { kind: BIT, pos: 0, one: enabled, zero: disabled }
            SMEN: { kind: BIT, pos: 1, one: enabled, zero: disabled }
            PMEN: { kind: BIT, pos: 2, one: enabled, zero: disabled }
            PIEN: { kind: BIT, pos: 5, one: enabled, zero: disabled }
            APIEN: { kind: BIT, pos: 6, one: enabled, zero: disabled }
            DIEN: { kind: BIT, pos: 7, one: enabled, zero: disabled }

        - name: SCTRLB
          offset: 0x0A
          fields:
            SCMD:
                kind: ENUM
                LSB: 0
                MSB: 1
                values: { 0: NOACT, 2: COMPTRANS, 3: RESPONSE }
            ACKACT: { kind: BIT, pos: 2, one: nack, zero: ack }

        - name: SSTATUS
          offset: 0x0B
          fields:
            AP: { kind: BIT, pos: 0, readonly: yes, one: adr, zero: stop }
            DIR: { kind: BIT, pos: 1, readonly: yes, one: "m<-s", zero: "m->s" }
            BUSERR: { kind: BIT, pos: 2, one: error, zero: ok }
            COLL: { kind: BIT, pos: 3 }
            RXACK: { kind: BIT, pos: 4, readonly: yes, one: nack, zero: ack }
            CLKHOLD: { kind: BIT, pos: 5 }
            APIF: { kind: BIT, pos: 6 }
            DIF: { kind: BIT, pos: 7 }

        - name: SADDR
          offset: 0x0C
          fields:
            ADDR:
                kind: RAW

        - name: SDATA
          offset: 0x0D
          fields:
            DATA:
                kind: RAW

        - name: SADDRMASK
          offset: 0x0E
          fields:
            ADDREN: { kind: BIT, pos: 0, one: enabled, zero: disabled }
            ADDRMASK:
                kind: RAW
                LSB: 1
                MSB: 7

#========================================================================================
PORTMUX_mega0:
    registers:
        - name: EVSYSROUTEA
          offset: 0x00
          supported: no

        - name: CCLROUTEA
          offset: 0x01
          supported: no

        - name: USARTROUTEA
          offset: 0x02
          fields:
            USART0:
                kind: ENUM
                LSB: 0
                MSB: 1
                values: { 0: DEFAULT, 1: ALT1, 3: NONE }
            USART1:
                kind: ENUM
                LSB: 2
                MSB: 3
                values: { 0: DEFAULT, 1: ALT1, 3: NONE }
            USART2:
                kind: ENUM
                LSB: 4
                MSB: 5
                values: { 0: DEFAULT, 1: ALT1, 3: NONE }
            USART3:
                kind: ENUM
                LSB: 6
                MSB: 7
                values: { 0: DEFAULT, 1: ALT1, 3: NONE }

        - name: TWISPIROUTEA
          offset: 0x03
          fields:
            SPI0:
                kind: ENUM
                LSB: 0
                MSB: 1
                values: { 0: DEFAULT, 1: ALT1, 2: ALT2, 3: NONE }
            TWI0:
                kind: ENUM
                LSB: 4
                MSB: 5
                values: { 0: DEFAULT, 1: ALT1, 2: ALT2 }

        - name: TCAROUTEA
          offset: 0x04
          fields:
            TCA0:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: { 0: PORTA, 1: PORTB, 2: PORTC, 3: PORTD, 4: PORTE, 5: PORTF }

        - name: TCBROUTEA
          offset: 0x05
          fields:
            TCB0: { kind: BIT, pos: 0, one: ALT, zero: DEFAULT }
            TCB1: { kind: BIT, pos: 1, one: ALT, zero: DEFAULT }
            TCB2: { kind: BIT, pos: 2, one: ALT, zero: DEFAULT }
            TCB3: { kind: BIT, pos: 3, one: ALT, zero: DEFAULT }

    config:
        mux_configs:
            TCA0:
                reg: TCAROUTEA/TCA0
                map: { 0x00: PA, 0x01: PB, 0x02: PC, 0x03: PD, 0x04: PE, 0x05: PF }

            TCB0:
                reg: TCBROUTEA/TCB0
                map: { 0x00: DFLT, 0x01: ALT1 }

            TCB1:
                reg: TCBROUTEA/TCB1
                map: { 0x00: DFLT, 0x01: ALT1 }

            TCB2:
                reg: TCBROUTEA/TCB2
                map: { 0x00: DFLT, 0x01: ALT1 }

            TCB3:
                reg: TCBROUTEA/TCB3
                map: { 0x00: DFLT, 0x01: ALT1 }

            USART0:
                reg: USARTROUTEA/USART0
                map: { 0x00: DFLT, 0x01: ALT1, 0x02: NONE, 0x03: NONE }

            USART1:
                reg: USARTROUTEA/USART1
                map: { 0x00: DFLT, 0x01: ALT1, 0x02: NONE, 0x03: NONE }

            USART2:
                reg: USARTROUTEA/USART2
                map: { 0x00: DFLT, 0x01: ALT1, 0x02: NONE, 0x03: NONE }

            USART3:
                reg: USARTROUTEA/USART3
                map: { 0x00: DFLT, 0x01: ALT1, 0x02: NONE, 0x03: NONE }

            SPI0:
                reg: TWISPIROUTEA/SPI0
                map: { 0x00: DFLT, 0x01: ALT1, 0x02: ALT2, 0x03: NONE }

            TWI0:
                reg: TWISPIROUTEA/TWI0
                map: { 0x00: DFLT, 0x01: ALT1, 0x02: ALT2 }


#========================================================================================
PORTMUX_tiny0:
    registers:
        - name: CTRLA
          offset: 0x00
          supported: no

        - name: CTRLB
          offset: 0x01
          fields:
            USART0: { kind: BIT, pos: 0, one: ALT, zero: DEFAULT }
            SPI0: { kind: BIT, pos: 2, one: ALT, zero: DEFAULT }

        - name: CTRLC
          offset: 0x02
          fields:
            TCA00: { kind: BIT, pos: 0, one: ALT, zero: DEFAULT }
            TCA01: { kind: BIT, pos: 1, one: ALT, zero: DEFAULT }
            TCA02: { kind: BIT, pos: 2, one: ALT, zero: DEFAULT }
            TCA03: { kind: BIT, pos: 3, one: ALT, zero: DEFAULT }
            TCA04: { kind: BIT, pos: 4, one: ALT, zero: DEFAULT }
            TCA05: { kind: BIT, pos: 5, one: ALT, zero: DEFAULT }

        - name: CTRLD
          offset: 0x03
          fields:
            TCB0: { kind: BIT, pos: 0, one: ALT, zero: DEFAULT }

    config:
        mux_configs:
            TCA00:
                reg: CTRLC/TCA00
                pin: 0
                map: { 0x00: DLFT, 0x01: ALT }

            TCA01:
                reg: CTRLC/TCA01
                pin: 1
                map: { 0x00: DLFT, 0x01: ALT }

            TCA02:
                reg: CTRLC/TCA02
                pin: 2
                map: { 0x00: DLFT, 0x01: ALT }

            TCA03:
                reg: CTRLC/TCA03
                pin: 3
                map: { 0x00: DLFT, 0x01: ALT }

            TCA04:
                reg: CTRLC/TCA04
                pin: 4
                map: { 0x00: DLFT, 0x01: ALT }

            TCA05:
                reg: CTRLC/TCA05
                pin: 5
                map: { 0x00: DLFT, 0x01: ALT }

            USART0:
                reg: CTRLB/USART0
                map: { 0x00: DFLT, 0x01: ALT }

            TCB0:
                reg: CTRLD/TCB0
                map: { 0x00: DFLT, 0x01: ALT }

            SPI0:
                reg: CTRLB/SPI0
                map: { 0x00: DFLT, 0x01: ALT }
