
006_dac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001df8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001f8c  08001f8c  00011f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fbc  08001fbc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001fbc  08001fbc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001fbc  08001fbc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fbc  08001fbc  00011fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001fc0  08001fc0  00011fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001fc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  2000000c  08001fd0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  08001fd0  00020044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006264  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013d4  00000000  00000000  000262a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000558  00000000  00000000  00027678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004b0  00000000  00000000  00027bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e8b2  00000000  00000000  00028080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000065bf  00000000  00000000  00046932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8975  00000000  00000000  0004cef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00105866  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013e4  00000000  00000000  001058bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001f74 	.word	0x08001f74

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001f74 	.word	0x08001f74

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 f9c2 	bl	8000560 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f81c 	bl	8000218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f888 	bl	80002f4 <MX_GPIO_Init>
  MX_DAC1_Init();
 80001e4:	f000 f85c 	bl	80002a0 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, 4090);
 80001e8:	f640 73fa 	movw	r3, #4090	; 0xffa
 80001ec:	2200      	movs	r2, #0
 80001ee:	2100      	movs	r1, #0
 80001f0:	4807      	ldr	r0, [pc, #28]	; (8000210 <main+0x3c>)
 80001f2:	f000 fb22 	bl	800083a <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 80001f6:	2100      	movs	r1, #0
 80001f8:	4805      	ldr	r0, [pc, #20]	; (8000210 <main+0x3c>)
 80001fa:	f000 fb43 	bl	8000884 <HAL_DAC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  dac_value=HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_1);
 80001fe:	2100      	movs	r1, #0
 8000200:	4803      	ldr	r0, [pc, #12]	; (8000210 <main+0x3c>)
 8000202:	f000 fb8a 	bl	800091a <HAL_DAC_GetValue>
 8000206:	4603      	mov	r3, r0
 8000208:	b29a      	uxth	r2, r3
 800020a:	4b02      	ldr	r3, [pc, #8]	; (8000214 <main+0x40>)
 800020c:	801a      	strh	r2, [r3, #0]
 800020e:	e7f6      	b.n	80001fe <main+0x2a>
 8000210:	20000028 	.word	0x20000028
 8000214:	2000003c 	.word	0x2000003c

08000218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b090      	sub	sp, #64	; 0x40
 800021c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021e:	f107 0318 	add.w	r3, r7, #24
 8000222:	2228      	movs	r2, #40	; 0x28
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f001 fe9c 	bl	8001f64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800022c:	1d3b      	adds	r3, r7, #4
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]
 8000238:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800023a:	2302      	movs	r3, #2
 800023c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023e:	2301      	movs	r3, #1
 8000240:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000242:	2310      	movs	r3, #16
 8000244:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000246:	2302      	movs	r3, #2
 8000248:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800024a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800024e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000250:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000254:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025a:	f107 0318 	add.w	r3, r7, #24
 800025e:	4618      	mov	r0, r3
 8000260:	f000 fd60 	bl	8000d24 <HAL_RCC_OscConfig>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <SystemClock_Config+0x56>
  {
    Error_Handler();
 800026a:	f000 f8ab 	bl	80003c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026e:	230f      	movs	r3, #15
 8000270:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000272:	2302      	movs	r3, #2
 8000274:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800027a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800027e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000280:	2300      	movs	r3, #0
 8000282:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2102      	movs	r1, #2
 8000288:	4618      	mov	r0, r3
 800028a:	f001 fc61 	bl	8001b50 <HAL_RCC_ClockConfig>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d001      	beq.n	8000298 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000294:	f000 f896 	bl	80003c4 <Error_Handler>
  }
}
 8000298:	bf00      	nop
 800029a:	3740      	adds	r7, #64	; 0x40
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2200      	movs	r2, #0
 80002aa:	601a      	str	r2, [r3, #0]
 80002ac:	605a      	str	r2, [r3, #4]
 80002ae:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80002b0:	4b0e      	ldr	r3, [pc, #56]	; (80002ec <MX_DAC1_Init+0x4c>)
 80002b2:	4a0f      	ldr	r2, [pc, #60]	; (80002f0 <MX_DAC1_Init+0x50>)
 80002b4:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80002b6:	480d      	ldr	r0, [pc, #52]	; (80002ec <MX_DAC1_Init+0x4c>)
 80002b8:	f000 fa9d 	bl	80007f6 <HAL_DAC_Init>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 80002c2:	f000 f87f 	bl	80003c4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80002c6:	2300      	movs	r3, #0
 80002c8:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2200      	movs	r2, #0
 80002d2:	4619      	mov	r1, r3
 80002d4:	4805      	ldr	r0, [pc, #20]	; (80002ec <MX_DAC1_Init+0x4c>)
 80002d6:	f000 fb35 	bl	8000944 <HAL_DAC_ConfigChannel>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 80002e0:	f000 f870 	bl	80003c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80002e4:	bf00      	nop
 80002e6:	3710      	adds	r7, #16
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	20000028 	.word	0x20000028
 80002f0:	40007400 	.word	0x40007400

080002f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b08a      	sub	sp, #40	; 0x28
 80002f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002fa:	f107 0314 	add.w	r3, r7, #20
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
 8000308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030a:	4b2b      	ldr	r3, [pc, #172]	; (80003b8 <MX_GPIO_Init+0xc4>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	4a2a      	ldr	r2, [pc, #168]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000310:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000314:	6153      	str	r3, [r2, #20]
 8000316:	4b28      	ldr	r3, [pc, #160]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000318:	695b      	ldr	r3, [r3, #20]
 800031a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800031e:	613b      	str	r3, [r7, #16]
 8000320:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000322:	4b25      	ldr	r3, [pc, #148]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000324:	695b      	ldr	r3, [r3, #20]
 8000326:	4a24      	ldr	r2, [pc, #144]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000328:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800032c:	6153      	str	r3, [r2, #20]
 800032e:	4b22      	ldr	r3, [pc, #136]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000330:	695b      	ldr	r3, [r3, #20]
 8000332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800033a:	4b1f      	ldr	r3, [pc, #124]	; (80003b8 <MX_GPIO_Init+0xc4>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	4a1e      	ldr	r2, [pc, #120]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000344:	6153      	str	r3, [r2, #20]
 8000346:	4b1c      	ldr	r3, [pc, #112]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800034e:	60bb      	str	r3, [r7, #8]
 8000350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000352:	4b19      	ldr	r3, [pc, #100]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000354:	695b      	ldr	r3, [r3, #20]
 8000356:	4a18      	ldr	r2, [pc, #96]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800035c:	6153      	str	r3, [r2, #20]
 800035e:	4b16      	ldr	r3, [pc, #88]	; (80003b8 <MX_GPIO_Init+0xc4>)
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000366:	607b      	str	r3, [r7, #4]
 8000368:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	2120      	movs	r1, #32
 800036e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000372:	f000 fcbf 	bl	8000cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800037a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800037c:	4b0f      	ldr	r3, [pc, #60]	; (80003bc <MX_GPIO_Init+0xc8>)
 800037e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000380:	2300      	movs	r3, #0
 8000382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000384:	f107 0314 	add.w	r3, r7, #20
 8000388:	4619      	mov	r1, r3
 800038a:	480d      	ldr	r0, [pc, #52]	; (80003c0 <MX_GPIO_Init+0xcc>)
 800038c:	f000 fb28 	bl	80009e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000390:	2320      	movs	r3, #32
 8000392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000394:	2301      	movs	r3, #1
 8000396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000398:	2300      	movs	r3, #0
 800039a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039c:	2300      	movs	r3, #0
 800039e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003a0:	f107 0314 	add.w	r3, r7, #20
 80003a4:	4619      	mov	r1, r3
 80003a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003aa:	f000 fb19 	bl	80009e0 <HAL_GPIO_Init>

}
 80003ae:	bf00      	nop
 80003b0:	3728      	adds	r7, #40	; 0x28
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	40021000 	.word	0x40021000
 80003bc:	10210000 	.word	0x10210000
 80003c0:	48000800 	.word	0x48000800

080003c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c8:	b672      	cpsid	i
}
 80003ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003cc:	e7fe      	b.n	80003cc <Error_Handler+0x8>
	...

080003d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <HAL_MspInit+0x44>)
 80003d8:	699b      	ldr	r3, [r3, #24]
 80003da:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <HAL_MspInit+0x44>)
 80003dc:	f043 0301 	orr.w	r3, r3, #1
 80003e0:	6193      	str	r3, [r2, #24]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <HAL_MspInit+0x44>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	f003 0301 	and.w	r3, r3, #1
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ee:	4b09      	ldr	r3, [pc, #36]	; (8000414 <HAL_MspInit+0x44>)
 80003f0:	69db      	ldr	r3, [r3, #28]
 80003f2:	4a08      	ldr	r2, [pc, #32]	; (8000414 <HAL_MspInit+0x44>)
 80003f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003f8:	61d3      	str	r3, [r2, #28]
 80003fa:	4b06      	ldr	r3, [pc, #24]	; (8000414 <HAL_MspInit+0x44>)
 80003fc:	69db      	ldr	r3, [r3, #28]
 80003fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000402:	603b      	str	r3, [r7, #0]
 8000404:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000406:	2007      	movs	r0, #7
 8000408:	f000 f9c2 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040c:	bf00      	nop
 800040e:	3708      	adds	r7, #8
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40021000 	.word	0x40021000

08000418 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b08a      	sub	sp, #40	; 0x28
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000420:	f107 0314 	add.w	r3, r7, #20
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
 800042e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a15      	ldr	r2, [pc, #84]	; (800048c <HAL_DAC_MspInit+0x74>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d124      	bne.n	8000484 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800043a:	4b15      	ldr	r3, [pc, #84]	; (8000490 <HAL_DAC_MspInit+0x78>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	4a14      	ldr	r2, [pc, #80]	; (8000490 <HAL_DAC_MspInit+0x78>)
 8000440:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000444:	61d3      	str	r3, [r2, #28]
 8000446:	4b12      	ldr	r3, [pc, #72]	; (8000490 <HAL_DAC_MspInit+0x78>)
 8000448:	69db      	ldr	r3, [r3, #28]
 800044a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800044e:	613b      	str	r3, [r7, #16]
 8000450:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <HAL_DAC_MspInit+0x78>)
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <HAL_DAC_MspInit+0x78>)
 8000458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800045c:	6153      	str	r3, [r2, #20]
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_DAC_MspInit+0x78>)
 8000460:	695b      	ldr	r3, [r3, #20]
 8000462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000466:	60fb      	str	r3, [r7, #12]
 8000468:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800046a:	2310      	movs	r3, #16
 800046c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800046e:	2303      	movs	r3, #3
 8000470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000472:	2300      	movs	r3, #0
 8000474:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000476:	f107 0314 	add.w	r3, r7, #20
 800047a:	4619      	mov	r1, r3
 800047c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000480:	f000 faae 	bl	80009e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000484:	bf00      	nop
 8000486:	3728      	adds	r7, #40	; 0x28
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40007400 	.word	0x40007400
 8000490:	40021000 	.word	0x40021000

08000494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000498:	e7fe      	b.n	8000498 <NMI_Handler+0x4>

0800049a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049a:	b480      	push	{r7}
 800049c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800049e:	e7fe      	b.n	800049e <HardFault_Handler+0x4>

080004a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a4:	e7fe      	b.n	80004a4 <MemManage_Handler+0x4>

080004a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004a6:	b480      	push	{r7}
 80004a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004aa:	e7fe      	b.n	80004aa <BusFault_Handler+0x4>

080004ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b0:	e7fe      	b.n	80004b0 <UsageFault_Handler+0x4>

080004b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004b2:	b480      	push	{r7}
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004b6:	bf00      	nop
 80004b8:	46bd      	mov	sp, r7
 80004ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004be:	4770      	bx	lr

080004c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr

080004ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e0:	f000 f884 	bl	80005ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004e4:	bf00      	nop
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <SystemInit+0x20>)
 80004ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004f2:	4a05      	ldr	r2, [pc, #20]	; (8000508 <SystemInit+0x20>)
 80004f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	e000ed00 	.word	0xe000ed00

0800050c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800050c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000544 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000510:	480d      	ldr	r0, [pc, #52]	; (8000548 <LoopForever+0x6>)
  ldr r1, =_edata
 8000512:	490e      	ldr	r1, [pc, #56]	; (800054c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000514:	4a0e      	ldr	r2, [pc, #56]	; (8000550 <LoopForever+0xe>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000518:	e002      	b.n	8000520 <LoopCopyDataInit>

0800051a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800051c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051e:	3304      	adds	r3, #4

08000520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000524:	d3f9      	bcc.n	800051a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000526:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000528:	4c0b      	ldr	r4, [pc, #44]	; (8000558 <LoopForever+0x16>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800052c:	e001      	b.n	8000532 <LoopFillZerobss>

0800052e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000530:	3204      	adds	r2, #4

08000532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000534:	d3fb      	bcc.n	800052e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000536:	f7ff ffd7 	bl	80004e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800053a:	f001 fcef 	bl	8001f1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800053e:	f7ff fe49 	bl	80001d4 <main>

08000542 <LoopForever>:

LoopForever:
    b LoopForever
 8000542:	e7fe      	b.n	8000542 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000544:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800054c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000550:	08001fc4 	.word	0x08001fc4
  ldr r2, =_sbss
 8000554:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000558:	20000044 	.word	0x20000044

0800055c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800055c:	e7fe      	b.n	800055c <ADC1_2_IRQHandler>
	...

08000560 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000564:	4b08      	ldr	r3, [pc, #32]	; (8000588 <HAL_Init+0x28>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a07      	ldr	r2, [pc, #28]	; (8000588 <HAL_Init+0x28>)
 800056a:	f043 0310 	orr.w	r3, r3, #16
 800056e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000570:	2003      	movs	r0, #3
 8000572:	f000 f90d 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000576:	2000      	movs	r0, #0
 8000578:	f000 f808 	bl	800058c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800057c:	f7ff ff28 	bl	80003d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000580:	2300      	movs	r3, #0
}
 8000582:	4618      	mov	r0, r3
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40022000 	.word	0x40022000

0800058c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000594:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <HAL_InitTick+0x54>)
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	4b12      	ldr	r3, [pc, #72]	; (80005e4 <HAL_InitTick+0x58>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	4619      	mov	r1, r3
 800059e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 f917 	bl	80007de <HAL_SYSTICK_Config>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005b6:	2301      	movs	r3, #1
 80005b8:	e00e      	b.n	80005d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2b0f      	cmp	r3, #15
 80005be:	d80a      	bhi.n	80005d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c0:	2200      	movs	r2, #0
 80005c2:	6879      	ldr	r1, [r7, #4]
 80005c4:	f04f 30ff 	mov.w	r0, #4294967295
 80005c8:	f000 f8ed 	bl	80007a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005cc:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <HAL_InitTick+0x5c>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005d2:	2300      	movs	r3, #0
 80005d4:	e000      	b.n	80005d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005d6:	2301      	movs	r3, #1
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000008 	.word	0x20000008
 80005e8:	20000004 	.word	0x20000004

080005ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <HAL_IncTick+0x20>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	461a      	mov	r2, r3
 80005f6:	4b06      	ldr	r3, [pc, #24]	; (8000610 <HAL_IncTick+0x24>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4413      	add	r3, r2
 80005fc:	4a04      	ldr	r2, [pc, #16]	; (8000610 <HAL_IncTick+0x24>)
 80005fe:	6013      	str	r3, [r2, #0]
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	20000008 	.word	0x20000008
 8000610:	20000040 	.word	0x20000040

08000614 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return uwTick;  
 8000618:	4b03      	ldr	r3, [pc, #12]	; (8000628 <HAL_GetTick+0x14>)
 800061a:	681b      	ldr	r3, [r3, #0]
}
 800061c:	4618      	mov	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	20000040 	.word	0x20000040

0800062c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f003 0307 	and.w	r3, r3, #7
 800063a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <__NVIC_SetPriorityGrouping+0x44>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000642:	68ba      	ldr	r2, [r7, #8]
 8000644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000648:	4013      	ands	r3, r2
 800064a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800065e:	4a04      	ldr	r2, [pc, #16]	; (8000670 <__NVIC_SetPriorityGrouping+0x44>)
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	60d3      	str	r3, [r2, #12]
}
 8000664:	bf00      	nop
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000678:	4b04      	ldr	r3, [pc, #16]	; (800068c <__NVIC_GetPriorityGrouping+0x18>)
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	0a1b      	lsrs	r3, r3, #8
 800067e:	f003 0307 	and.w	r3, r3, #7
}
 8000682:	4618      	mov	r0, r3
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	; (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	; (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	; 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	; 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff47 	bl	800062c <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff5c 	bl	8000674 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff ffb0 	bl	800074c <SysTick_Config>
 80007ec:	4603      	mov	r3, r0
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b082      	sub	sp, #8
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d101      	bne.n	8000808 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000804:	2301      	movs	r3, #1
 8000806:	e014      	b.n	8000832 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	b2db      	uxtb	r3, r3
 800080e:	2b00      	cmp	r3, #0
 8000810:	d105      	bne.n	800081e <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2200      	movs	r2, #0
 8000816:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f7ff fdfd 	bl	8000418 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2202      	movs	r2, #2
 8000822:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2201      	movs	r2, #1
 800082e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800083a:	b480      	push	{r7}
 800083c:	b087      	sub	sp, #28
 800083e:	af00      	add	r7, sp, #0
 8000840:	60f8      	str	r0, [r7, #12]
 8000842:	60b9      	str	r1, [r7, #8]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 8000852:	68bb      	ldr	r3, [r7, #8]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d105      	bne.n	8000864 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8000858:	697a      	ldr	r2, [r7, #20]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4413      	add	r3, r2
 800085e:	3308      	adds	r3, #8
 8000860:	617b      	str	r3, [r7, #20]
 8000862:	e004      	b.n	800086e <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000864:	697a      	ldr	r2, [r7, #20]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4413      	add	r3, r2
 800086a:	3314      	adds	r3, #20
 800086c:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	461a      	mov	r2, r3
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8000876:	2300      	movs	r3, #0
}
 8000878:	4618      	mov	r0, r3
 800087a:	371c      	adds	r7, #28
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	795b      	ldrb	r3, [r3, #5]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d101      	bne.n	800089a <HAL_DAC_Start+0x16>
 8000896:	2302      	movs	r3, #2
 8000898:	e039      	b.n	800090e <HAL_DAC_Start+0x8a>
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2201      	movs	r2, #1
 800089e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2202      	movs	r2, #2
 80008a4:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6819      	ldr	r1, [r3, #0]
 80008ac:	2201      	movs	r2, #1
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	409a      	lsls	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	430a      	orrs	r2, r1
 80008b8:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d10f      	bne.n	80008e0 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80008ca:	2b3c      	cmp	r3, #60	; 0x3c
 80008cc:	d118      	bne.n	8000900 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	685a      	ldr	r2, [r3, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f042 0201 	orr.w	r2, r2, #1
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	e00f      	b.n	8000900 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80008ea:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 80008ee:	d107      	bne.n	8000900 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	685a      	ldr	r2, [r3, #4]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f042 0202 	orr.w	r2, r2, #2
 80008fe:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2201      	movs	r2, #1
 8000904:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2200      	movs	r2, #0
 800090a:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800090c:	2300      	movs	r3, #0
}
 800090e:	4618      	mov	r0, r3
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800091a:	b480      	push	{r7}
 800091c:	b083      	sub	sp, #12
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
 8000922:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Returns the DAC channel data output register value */
  if(Channel == DAC_CHANNEL_1) 
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d103      	bne.n	8000932 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000930:	e002      	b.n	8000938 <HAL_DAC_GetValue+0x1e>
  }
  else /* channel = DAC_CHANNEL_2  */
  {
    return hdac->Instance->DOR2;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8000938:	4618      	mov	r0, r3
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8000944:	b480      	push	{r7}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
 8000954:	2300      	movs	r3, #0
 8000956:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	795b      	ldrb	r3, [r3, #5]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d101      	bne.n	8000964 <HAL_DAC_ConfigChannel+0x20>
 8000960:	2302      	movs	r3, #2
 8000962:	e036      	b.n	80009d2 <HAL_DAC_ConfigChannel+0x8e>
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	2201      	movs	r2, #1
 8000968:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	2202      	movs	r2, #2
 800096e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000978:	f640 72fe 	movw	r2, #4094	; 0xffe
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	43db      	mvns	r3, r3
 8000984:	697a      	ldr	r2, [r7, #20]
 8000986:	4013      	ands	r3, r2
 8000988:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	4313      	orrs	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	fa02 f303 	lsl.w	r3, r2, r3
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	697a      	ldr	r2, [r7, #20]
 80009aa:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	6819      	ldr	r1, [r3, #0]
 80009b2:	22c0      	movs	r2, #192	; 0xc0
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	43da      	mvns	r2, r3
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	400a      	ands	r2, r1
 80009c2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2201      	movs	r2, #1
 80009c8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	2200      	movs	r2, #0
 80009ce:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	371c      	adds	r7, #28
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
	...

080009e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b087      	sub	sp, #28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ee:	e160      	b.n	8000cb2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	2101      	movs	r1, #1
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	fa01 f303 	lsl.w	r3, r1, r3
 80009fc:	4013      	ands	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	f000 8152 	beq.w	8000cac <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d00b      	beq.n	8000a28 <HAL_GPIO_Init+0x48>
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d007      	beq.n	8000a28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a1c:	2b11      	cmp	r3, #17
 8000a1e:	d003      	beq.n	8000a28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	2b12      	cmp	r3, #18
 8000a26:	d130      	bne.n	8000a8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	2203      	movs	r2, #3
 8000a34:	fa02 f303 	lsl.w	r3, r2, r3
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a5e:	2201      	movs	r2, #1
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	091b      	lsrs	r3, r3, #4
 8000a74:	f003 0201 	and.w	r2, r3, #1
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	2203      	movs	r2, #3
 8000a96:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9a:	43db      	mvns	r3, r3
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	689a      	ldr	r2, [r3, #8]
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d003      	beq.n	8000aca <HAL_GPIO_Init+0xea>
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2b12      	cmp	r3, #18
 8000ac8:	d123      	bne.n	8000b12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	08da      	lsrs	r2, r3, #3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	3208      	adds	r2, #8
 8000ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	220f      	movs	r2, #15
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	4013      	ands	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	691a      	ldr	r2, [r3, #16]
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	f003 0307 	and.w	r3, r3, #7
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	08da      	lsrs	r2, r3, #3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3208      	adds	r2, #8
 8000b0c:	6939      	ldr	r1, [r7, #16]
 8000b0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43db      	mvns	r3, r3
 8000b24:	693a      	ldr	r2, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	f003 0203 	and.w	r2, r3, #3
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	f000 80ac 	beq.w	8000cac <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b54:	4b5e      	ldr	r3, [pc, #376]	; (8000cd0 <HAL_GPIO_Init+0x2f0>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4a5d      	ldr	r2, [pc, #372]	; (8000cd0 <HAL_GPIO_Init+0x2f0>)
 8000b5a:	f043 0301 	orr.w	r3, r3, #1
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b5b      	ldr	r3, [pc, #364]	; (8000cd0 <HAL_GPIO_Init+0x2f0>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b6c:	4a59      	ldr	r2, [pc, #356]	; (8000cd4 <HAL_GPIO_Init+0x2f4>)
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	089b      	lsrs	r3, r3, #2
 8000b72:	3302      	adds	r3, #2
 8000b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	f003 0303 	and.w	r3, r3, #3
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	220f      	movs	r2, #15
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b96:	d025      	beq.n	8000be4 <HAL_GPIO_Init+0x204>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a4f      	ldr	r2, [pc, #316]	; (8000cd8 <HAL_GPIO_Init+0x2f8>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d01f      	beq.n	8000be0 <HAL_GPIO_Init+0x200>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a4e      	ldr	r2, [pc, #312]	; (8000cdc <HAL_GPIO_Init+0x2fc>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d019      	beq.n	8000bdc <HAL_GPIO_Init+0x1fc>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a4d      	ldr	r2, [pc, #308]	; (8000ce0 <HAL_GPIO_Init+0x300>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d013      	beq.n	8000bd8 <HAL_GPIO_Init+0x1f8>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a4c      	ldr	r2, [pc, #304]	; (8000ce4 <HAL_GPIO_Init+0x304>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d00d      	beq.n	8000bd4 <HAL_GPIO_Init+0x1f4>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a4b      	ldr	r2, [pc, #300]	; (8000ce8 <HAL_GPIO_Init+0x308>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d007      	beq.n	8000bd0 <HAL_GPIO_Init+0x1f0>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a4a      	ldr	r2, [pc, #296]	; (8000cec <HAL_GPIO_Init+0x30c>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d101      	bne.n	8000bcc <HAL_GPIO_Init+0x1ec>
 8000bc8:	2306      	movs	r3, #6
 8000bca:	e00c      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000bcc:	2307      	movs	r3, #7
 8000bce:	e00a      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000bd0:	2305      	movs	r3, #5
 8000bd2:	e008      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	e006      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000bd8:	2303      	movs	r3, #3
 8000bda:	e004      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000bdc:	2302      	movs	r3, #2
 8000bde:	e002      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000be0:	2301      	movs	r3, #1
 8000be2:	e000      	b.n	8000be6 <HAL_GPIO_Init+0x206>
 8000be4:	2300      	movs	r3, #0
 8000be6:	697a      	ldr	r2, [r7, #20]
 8000be8:	f002 0203 	and.w	r2, r2, #3
 8000bec:	0092      	lsls	r2, r2, #2
 8000bee:	4093      	lsls	r3, r2
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bf6:	4937      	ldr	r1, [pc, #220]	; (8000cd4 <HAL_GPIO_Init+0x2f4>)
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	089b      	lsrs	r3, r3, #2
 8000bfc:	3302      	adds	r3, #2
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c04:	4b3a      	ldr	r3, [pc, #232]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	4013      	ands	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d003      	beq.n	8000c28 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c28:	4a31      	ldr	r2, [pc, #196]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c2a:	693b      	ldr	r3, [r7, #16]
 8000c2c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c2e:	4b30      	ldr	r3, [pc, #192]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	43db      	mvns	r3, r3
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d003      	beq.n	8000c52 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c52:	4a27      	ldr	r2, [pc, #156]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c58:	4b25      	ldr	r3, [pc, #148]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	4013      	ands	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d003      	beq.n	8000c7c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c7c:	4a1c      	ldr	r2, [pc, #112]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c82:	4b1b      	ldr	r3, [pc, #108]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000c84:	68db      	ldr	r3, [r3, #12]
 8000c86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d003      	beq.n	8000ca6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ca6:	4a12      	ldr	r2, [pc, #72]	; (8000cf0 <HAL_GPIO_Init+0x310>)
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f47f ae97 	bne.w	80009f0 <HAL_GPIO_Init+0x10>
  }
}
 8000cc2:	bf00      	nop
 8000cc4:	bf00      	nop
 8000cc6:	371c      	adds	r7, #28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	40010000 	.word	0x40010000
 8000cd8:	48000400 	.word	0x48000400
 8000cdc:	48000800 	.word	0x48000800
 8000ce0:	48000c00 	.word	0x48000c00
 8000ce4:	48001000 	.word	0x48001000
 8000ce8:	48001400 	.word	0x48001400
 8000cec:	48001800 	.word	0x48001800
 8000cf0:	40010400 	.word	0x40010400

08000cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	807b      	strh	r3, [r7, #2]
 8000d00:	4613      	mov	r3, r2
 8000d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d04:	787b      	ldrb	r3, [r7, #1]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d003      	beq.n	8000d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d0a:	887a      	ldrh	r2, [r7, #2]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d10:	e002      	b.n	8000d18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d12:	887a      	ldrh	r2, [r7, #2]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d102      	bne.n	8000d3e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f000 bf01 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	f000 8160 	beq.w	800100e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d4e:	4bae      	ldr	r3, [pc, #696]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f003 030c 	and.w	r3, r3, #12
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	d00c      	beq.n	8000d74 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d5a:	4bab      	ldr	r3, [pc, #684]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	f003 030c 	and.w	r3, r3, #12
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	d159      	bne.n	8000e1a <HAL_RCC_OscConfig+0xf6>
 8000d66:	4ba8      	ldr	r3, [pc, #672]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d72:	d152      	bne.n	8000e1a <HAL_RCC_OscConfig+0xf6>
 8000d74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d78:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d7c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000d80:	fa93 f3a3 	rbit	r3, r3
 8000d84:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d88:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d8c:	fab3 f383 	clz	r3, r3
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	095b      	lsrs	r3, r3, #5
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d102      	bne.n	8000da6 <HAL_RCC_OscConfig+0x82>
 8000da0:	4b99      	ldr	r3, [pc, #612]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	e015      	b.n	8000dd2 <HAL_RCC_OscConfig+0xae>
 8000da6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000daa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000db2:	fa93 f3a3 	rbit	r3, r3
 8000db6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000dba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dbe:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000dc2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000dc6:	fa93 f3a3 	rbit	r3, r3
 8000dca:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000dce:	4b8e      	ldr	r3, [pc, #568]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dd6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000dda:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000dde:	fa92 f2a2 	rbit	r2, r2
 8000de2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000de6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000dea:	fab2 f282 	clz	r2, r2
 8000dee:	b2d2      	uxtb	r2, r2
 8000df0:	f042 0220 	orr.w	r2, r2, #32
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	f002 021f 	and.w	r2, r2, #31
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f000 8102 	beq.w	800100c <HAL_RCC_OscConfig+0x2e8>
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 80fc 	bne.w	800100c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
 8000e16:	f000 be93 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e24:	d106      	bne.n	8000e34 <HAL_RCC_OscConfig+0x110>
 8000e26:	4b78      	ldr	r3, [pc, #480]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a77      	ldr	r2, [pc, #476]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e30:	6013      	str	r3, [r2, #0]
 8000e32:	e030      	b.n	8000e96 <HAL_RCC_OscConfig+0x172>
 8000e34:	1d3b      	adds	r3, r7, #4
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d10c      	bne.n	8000e58 <HAL_RCC_OscConfig+0x134>
 8000e3e:	4b72      	ldr	r3, [pc, #456]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a71      	ldr	r2, [pc, #452]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e48:	6013      	str	r3, [r2, #0]
 8000e4a:	4b6f      	ldr	r3, [pc, #444]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a6e      	ldr	r2, [pc, #440]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e54:	6013      	str	r3, [r2, #0]
 8000e56:	e01e      	b.n	8000e96 <HAL_RCC_OscConfig+0x172>
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e62:	d10c      	bne.n	8000e7e <HAL_RCC_OscConfig+0x15a>
 8000e64:	4b68      	ldr	r3, [pc, #416]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a67      	ldr	r2, [pc, #412]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e6e:	6013      	str	r3, [r2, #0]
 8000e70:	4b65      	ldr	r3, [pc, #404]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a64      	ldr	r2, [pc, #400]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	e00b      	b.n	8000e96 <HAL_RCC_OscConfig+0x172>
 8000e7e:	4b62      	ldr	r3, [pc, #392]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a61      	ldr	r2, [pc, #388]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e88:	6013      	str	r3, [r2, #0]
 8000e8a:	4b5f      	ldr	r3, [pc, #380]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a5e      	ldr	r2, [pc, #376]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000e90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e94:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d059      	beq.n	8000f54 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea0:	f7ff fbb8 	bl	8000614 <HAL_GetTick>
 8000ea4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea8:	e00a      	b.n	8000ec0 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eaa:	f7ff fbb3 	bl	8000614 <HAL_GetTick>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b64      	cmp	r3, #100	; 0x64
 8000eb8:	d902      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	f000 be40 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>
 8000ec0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000ecc:	fa93 f3a3 	rbit	r3, r3
 8000ed0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000ed4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed8:	fab3 f383 	clz	r3, r3
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	095b      	lsrs	r3, r3, #5
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d102      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x1ce>
 8000eec:	4b46      	ldr	r3, [pc, #280]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	e015      	b.n	8000f1e <HAL_RCC_OscConfig+0x1fa>
 8000ef2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ef6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000efa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000efe:	fa93 f3a3 	rbit	r3, r3
 8000f02:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000f06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f0a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f0e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000f12:	fa93 f3a3 	rbit	r3, r3
 8000f16:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f1a:	4b3b      	ldr	r3, [pc, #236]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f22:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000f26:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000f2a:	fa92 f2a2 	rbit	r2, r2
 8000f2e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000f32:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000f36:	fab2 f282 	clz	r2, r2
 8000f3a:	b2d2      	uxtb	r2, r2
 8000f3c:	f042 0220 	orr.w	r2, r2, #32
 8000f40:	b2d2      	uxtb	r2, r2
 8000f42:	f002 021f 	and.w	r2, r2, #31
 8000f46:	2101      	movs	r1, #1
 8000f48:	fa01 f202 	lsl.w	r2, r1, r2
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0ab      	beq.n	8000eaa <HAL_RCC_OscConfig+0x186>
 8000f52:	e05c      	b.n	800100e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f54:	f7ff fb5e 	bl	8000614 <HAL_GetTick>
 8000f58:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f5c:	e00a      	b.n	8000f74 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f5e:	f7ff fb59 	bl	8000614 <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b64      	cmp	r3, #100	; 0x64
 8000f6c:	d902      	bls.n	8000f74 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	f000 bde6 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>
 8000f74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f78:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000f80:	fa93 f3a3 	rbit	r3, r3
 8000f84:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000f88:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f8c:	fab3 f383 	clz	r3, r3
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	095b      	lsrs	r3, r3, #5
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	f043 0301 	orr.w	r3, r3, #1
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d102      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x282>
 8000fa0:	4b19      	ldr	r3, [pc, #100]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	e015      	b.n	8000fd2 <HAL_RCC_OscConfig+0x2ae>
 8000fa6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000faa:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fae:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000fb2:	fa93 f3a3 	rbit	r3, r3
 8000fb6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000fba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fbe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000fc2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000fc6:	fa93 f3a3 	rbit	r3, r3
 8000fca:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000fce:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <HAL_RCC_OscConfig+0x2e4>)
 8000fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fd6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000fda:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000fde:	fa92 f2a2 	rbit	r2, r2
 8000fe2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000fe6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000fea:	fab2 f282 	clz	r2, r2
 8000fee:	b2d2      	uxtb	r2, r2
 8000ff0:	f042 0220 	orr.w	r2, r2, #32
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	f002 021f 	and.w	r2, r2, #31
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8001000:	4013      	ands	r3, r2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1ab      	bne.n	8000f5e <HAL_RCC_OscConfig+0x23a>
 8001006:	e002      	b.n	800100e <HAL_RCC_OscConfig+0x2ea>
 8001008:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800100c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	2b00      	cmp	r3, #0
 800101a:	f000 8170 	beq.w	80012fe <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800101e:	4bd0      	ldr	r3, [pc, #832]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f003 030c 	and.w	r3, r3, #12
 8001026:	2b00      	cmp	r3, #0
 8001028:	d00c      	beq.n	8001044 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800102a:	4bcd      	ldr	r3, [pc, #820]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 030c 	and.w	r3, r3, #12
 8001032:	2b08      	cmp	r3, #8
 8001034:	d16d      	bne.n	8001112 <HAL_RCC_OscConfig+0x3ee>
 8001036:	4bca      	ldr	r3, [pc, #808]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800103e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001042:	d166      	bne.n	8001112 <HAL_RCC_OscConfig+0x3ee>
 8001044:	2302      	movs	r3, #2
 8001046:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800104e:	fa93 f3a3 	rbit	r3, r3
 8001052:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001056:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105a:	fab3 f383 	clz	r3, r3
 800105e:	b2db      	uxtb	r3, r3
 8001060:	095b      	lsrs	r3, r3, #5
 8001062:	b2db      	uxtb	r3, r3
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b01      	cmp	r3, #1
 800106c:	d102      	bne.n	8001074 <HAL_RCC_OscConfig+0x350>
 800106e:	4bbc      	ldr	r3, [pc, #752]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	e013      	b.n	800109c <HAL_RCC_OscConfig+0x378>
 8001074:	2302      	movs	r3, #2
 8001076:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800107e:	fa93 f3a3 	rbit	r3, r3
 8001082:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001086:	2302      	movs	r3, #2
 8001088:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800108c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001090:	fa93 f3a3 	rbit	r3, r3
 8001094:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001098:	4bb1      	ldr	r3, [pc, #708]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 800109a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109c:	2202      	movs	r2, #2
 800109e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80010a2:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80010a6:	fa92 f2a2 	rbit	r2, r2
 80010aa:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80010ae:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80010b2:	fab2 f282 	clz	r2, r2
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	f042 0220 	orr.w	r2, r2, #32
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	f002 021f 	and.w	r2, r2, #31
 80010c2:	2101      	movs	r1, #1
 80010c4:	fa01 f202 	lsl.w	r2, r1, r2
 80010c8:	4013      	ands	r3, r2
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d007      	beq.n	80010de <HAL_RCC_OscConfig+0x3ba>
 80010ce:	1d3b      	adds	r3, r7, #4
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d002      	beq.n	80010de <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	f000 bd31 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010de:	4ba0      	ldr	r3, [pc, #640]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	691b      	ldr	r3, [r3, #16]
 80010ec:	21f8      	movs	r1, #248	; 0xf8
 80010ee:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80010f6:	fa91 f1a1 	rbit	r1, r1
 80010fa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80010fe:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001102:	fab1 f181 	clz	r1, r1
 8001106:	b2c9      	uxtb	r1, r1
 8001108:	408b      	lsls	r3, r1
 800110a:	4995      	ldr	r1, [pc, #596]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 800110c:	4313      	orrs	r3, r2
 800110e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001110:	e0f5      	b.n	80012fe <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	2b00      	cmp	r3, #0
 800111a:	f000 8085 	beq.w	8001228 <HAL_RCC_OscConfig+0x504>
 800111e:	2301      	movs	r3, #1
 8001120:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001124:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001128:	fa93 f3a3 	rbit	r3, r3
 800112c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001130:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001134:	fab3 f383 	clz	r3, r3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800113e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	461a      	mov	r2, r3
 8001146:	2301      	movs	r3, #1
 8001148:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114a:	f7ff fa63 	bl	8000614 <HAL_GetTick>
 800114e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001152:	e00a      	b.n	800116a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001154:	f7ff fa5e 	bl	8000614 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d902      	bls.n	800116a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	f000 bceb 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>
 800116a:	2302      	movs	r3, #2
 800116c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001170:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001174:	fa93 f3a3 	rbit	r3, r3
 8001178:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800117c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001180:	fab3 f383 	clz	r3, r3
 8001184:	b2db      	uxtb	r3, r3
 8001186:	095b      	lsrs	r3, r3, #5
 8001188:	b2db      	uxtb	r3, r3
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b01      	cmp	r3, #1
 8001192:	d102      	bne.n	800119a <HAL_RCC_OscConfig+0x476>
 8001194:	4b72      	ldr	r3, [pc, #456]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	e013      	b.n	80011c2 <HAL_RCC_OscConfig+0x49e>
 800119a:	2302      	movs	r3, #2
 800119c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80011a4:	fa93 f3a3 	rbit	r3, r3
 80011a8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80011ac:	2302      	movs	r3, #2
 80011ae:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80011b2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80011b6:	fa93 f3a3 	rbit	r3, r3
 80011ba:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80011be:	4b68      	ldr	r3, [pc, #416]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 80011c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c2:	2202      	movs	r2, #2
 80011c4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80011c8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80011cc:	fa92 f2a2 	rbit	r2, r2
 80011d0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80011d4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80011d8:	fab2 f282 	clz	r2, r2
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	f042 0220 	orr.w	r2, r2, #32
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	f002 021f 	and.w	r2, r2, #31
 80011e8:	2101      	movs	r1, #1
 80011ea:	fa01 f202 	lsl.w	r2, r1, r2
 80011ee:	4013      	ands	r3, r2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d0af      	beq.n	8001154 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f4:	4b5a      	ldr	r3, [pc, #360]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	21f8      	movs	r1, #248	; 0xf8
 8001204:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001208:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800120c:	fa91 f1a1 	rbit	r1, r1
 8001210:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001214:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001218:	fab1 f181 	clz	r1, r1
 800121c:	b2c9      	uxtb	r1, r1
 800121e:	408b      	lsls	r3, r1
 8001220:	494f      	ldr	r1, [pc, #316]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 8001222:	4313      	orrs	r3, r2
 8001224:	600b      	str	r3, [r1, #0]
 8001226:	e06a      	b.n	80012fe <HAL_RCC_OscConfig+0x5da>
 8001228:	2301      	movs	r3, #1
 800122a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001232:	fa93 f3a3 	rbit	r3, r3
 8001236:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800123a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800123e:	fab3 f383 	clz	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001248:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	461a      	mov	r2, r3
 8001250:	2300      	movs	r3, #0
 8001252:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff f9de 	bl	8000614 <HAL_GetTick>
 8001258:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125c:	e00a      	b.n	8001274 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125e:	f7ff f9d9 	bl	8000614 <HAL_GetTick>
 8001262:	4602      	mov	r2, r0
 8001264:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d902      	bls.n	8001274 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	f000 bc66 	b.w	8001b40 <HAL_RCC_OscConfig+0xe1c>
 8001274:	2302      	movs	r3, #2
 8001276:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800127e:	fa93 f3a3 	rbit	r3, r3
 8001282:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001286:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800128a:	fab3 f383 	clz	r3, r3
 800128e:	b2db      	uxtb	r3, r3
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b2db      	uxtb	r3, r3
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d102      	bne.n	80012a4 <HAL_RCC_OscConfig+0x580>
 800129e:	4b30      	ldr	r3, [pc, #192]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	e013      	b.n	80012cc <HAL_RCC_OscConfig+0x5a8>
 80012a4:	2302      	movs	r3, #2
 80012a6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80012b6:	2302      	movs	r3, #2
 80012b8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80012bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80012c0:	fa93 f3a3 	rbit	r3, r3
 80012c4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80012c8:	4b25      	ldr	r3, [pc, #148]	; (8001360 <HAL_RCC_OscConfig+0x63c>)
 80012ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012cc:	2202      	movs	r2, #2
 80012ce:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80012d2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80012d6:	fa92 f2a2 	rbit	r2, r2
 80012da:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80012de:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80012e2:	fab2 f282 	clz	r2, r2
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	f042 0220 	orr.w	r2, r2, #32
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	f002 021f 	and.w	r2, r2, #31
 80012f2:	2101      	movs	r1, #1
 80012f4:	fa01 f202 	lsl.w	r2, r1, r2
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1af      	bne.n	800125e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0308 	and.w	r3, r3, #8
 8001308:	2b00      	cmp	r3, #0
 800130a:	f000 80da 	beq.w	80014c2 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	695b      	ldr	r3, [r3, #20]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d069      	beq.n	80013ec <HAL_RCC_OscConfig+0x6c8>
 8001318:	2301      	movs	r3, #1
 800131a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001322:	fa93 f3a3 	rbit	r3, r3
 8001326:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800132a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800132e:	fab3 f383 	clz	r3, r3
 8001332:	b2db      	uxtb	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <HAL_RCC_OscConfig+0x640>)
 8001338:	4413      	add	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	461a      	mov	r2, r3
 800133e:	2301      	movs	r3, #1
 8001340:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001342:	f7ff f967 	bl	8000614 <HAL_GetTick>
 8001346:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e00d      	b.n	8001368 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff f962 	bl	8000614 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d905      	bls.n	8001368 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e3ef      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 8001360:	40021000 	.word	0x40021000
 8001364:	10908120 	.word	0x10908120
 8001368:	2302      	movs	r3, #2
 800136a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001372:	fa93 f2a3 	rbit	r2, r3
 8001376:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001380:	2202      	movs	r2, #2
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	fa93 f2a3 	rbit	r2, r3
 800138e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001398:	2202      	movs	r2, #2
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	fa93 f2a3 	rbit	r2, r3
 80013a6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80013aa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ac:	4ba4      	ldr	r3, [pc, #656]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80013ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013b0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80013b4:	2102      	movs	r1, #2
 80013b6:	6019      	str	r1, [r3, #0]
 80013b8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	fa93 f1a3 	rbit	r1, r3
 80013c2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80013c6:	6019      	str	r1, [r3, #0]
  return result;
 80013c8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	fab3 f383 	clz	r3, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	f003 031f 	and.w	r3, r3, #31
 80013de:	2101      	movs	r1, #1
 80013e0:	fa01 f303 	lsl.w	r3, r1, r3
 80013e4:	4013      	ands	r3, r2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0b0      	beq.n	800134c <HAL_RCC_OscConfig+0x628>
 80013ea:	e06a      	b.n	80014c2 <HAL_RCC_OscConfig+0x79e>
 80013ec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013f0:	2201      	movs	r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	fa93 f2a3 	rbit	r2, r3
 80013fe:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001402:	601a      	str	r2, [r3, #0]
  return result;
 8001404:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001408:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800140a:	fab3 f383 	clz	r3, r3
 800140e:	b2db      	uxtb	r3, r3
 8001410:	461a      	mov	r2, r3
 8001412:	4b8c      	ldr	r3, [pc, #560]	; (8001644 <HAL_RCC_OscConfig+0x920>)
 8001414:	4413      	add	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	461a      	mov	r2, r3
 800141a:	2300      	movs	r3, #0
 800141c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800141e:	f7ff f8f9 	bl	8000614 <HAL_GetTick>
 8001422:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001426:	e009      	b.n	800143c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001428:	f7ff f8f4 	bl	8000614 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e381      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 800143c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001440:	2202      	movs	r2, #2
 8001442:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001444:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	fa93 f2a3 	rbit	r2, r3
 800144e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001458:	2202      	movs	r2, #2
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	fa93 f2a3 	rbit	r2, r3
 8001466:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001470:	2202      	movs	r2, #2
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	fa93 f2a3 	rbit	r2, r3
 800147e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001482:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001484:	4b6e      	ldr	r3, [pc, #440]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001486:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001488:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800148c:	2102      	movs	r1, #2
 800148e:	6019      	str	r1, [r3, #0]
 8001490:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fa93 f1a3 	rbit	r1, r3
 800149a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800149e:	6019      	str	r1, [r3, #0]
  return result;
 80014a0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	fab3 f383 	clz	r3, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	f003 031f 	and.w	r3, r3, #31
 80014b6:	2101      	movs	r1, #1
 80014b8:	fa01 f303 	lsl.w	r3, r1, r3
 80014bc:	4013      	ands	r3, r2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1b2      	bne.n	8001428 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 8157 	beq.w	8001780 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014d8:	4b59      	ldr	r3, [pc, #356]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80014da:	69db      	ldr	r3, [r3, #28]
 80014dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d112      	bne.n	800150a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014e4:	4b56      	ldr	r3, [pc, #344]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80014e6:	69db      	ldr	r3, [r3, #28]
 80014e8:	4a55      	ldr	r2, [pc, #340]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80014ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ee:	61d3      	str	r3, [r2, #28]
 80014f0:	4b53      	ldr	r3, [pc, #332]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80014f8:	f107 030c 	add.w	r3, r7, #12
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001504:	2301      	movs	r3, #1
 8001506:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150a:	4b4f      	ldr	r3, [pc, #316]	; (8001648 <HAL_RCC_OscConfig+0x924>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001512:	2b00      	cmp	r3, #0
 8001514:	d11a      	bne.n	800154c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001516:	4b4c      	ldr	r3, [pc, #304]	; (8001648 <HAL_RCC_OscConfig+0x924>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a4b      	ldr	r2, [pc, #300]	; (8001648 <HAL_RCC_OscConfig+0x924>)
 800151c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001520:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001522:	f7ff f877 	bl	8000614 <HAL_GetTick>
 8001526:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800152a:	e009      	b.n	8001540 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800152c:	f7ff f872 	bl	8000614 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b64      	cmp	r3, #100	; 0x64
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e2ff      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001540:	4b41      	ldr	r3, [pc, #260]	; (8001648 <HAL_RCC_OscConfig+0x924>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0ef      	beq.n	800152c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d106      	bne.n	8001564 <HAL_RCC_OscConfig+0x840>
 8001556:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4a39      	ldr	r2, [pc, #228]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6213      	str	r3, [r2, #32]
 8001562:	e02f      	b.n	80015c4 <HAL_RCC_OscConfig+0x8a0>
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x864>
 800156e:	4b34      	ldr	r3, [pc, #208]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	4a33      	ldr	r2, [pc, #204]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	6213      	str	r3, [r2, #32]
 800157a:	4b31      	ldr	r3, [pc, #196]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	4a30      	ldr	r2, [pc, #192]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001580:	f023 0304 	bic.w	r3, r3, #4
 8001584:	6213      	str	r3, [r2, #32]
 8001586:	e01d      	b.n	80015c4 <HAL_RCC_OscConfig+0x8a0>
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2b05      	cmp	r3, #5
 8001590:	d10c      	bne.n	80015ac <HAL_RCC_OscConfig+0x888>
 8001592:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	4a2a      	ldr	r2, [pc, #168]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	6213      	str	r3, [r2, #32]
 800159e:	4b28      	ldr	r3, [pc, #160]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80015a0:	6a1b      	ldr	r3, [r3, #32]
 80015a2:	4a27      	ldr	r2, [pc, #156]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6213      	str	r3, [r2, #32]
 80015aa:	e00b      	b.n	80015c4 <HAL_RCC_OscConfig+0x8a0>
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	4a23      	ldr	r2, [pc, #140]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	6213      	str	r3, [r2, #32]
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80015ba:	6a1b      	ldr	r3, [r3, #32]
 80015bc:	4a20      	ldr	r2, [pc, #128]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 80015be:	f023 0304 	bic.w	r3, r3, #4
 80015c2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d06a      	beq.n	80016a4 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ce:	f7ff f821 	bl	8000614 <HAL_GetTick>
 80015d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d6:	e00b      	b.n	80015f0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d8:	f7ff f81c 	bl	8000614 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d901      	bls.n	80015f0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80015ec:	2303      	movs	r3, #3
 80015ee:	e2a7      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 80015f0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015f4:	2202      	movs	r2, #2
 80015f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	fa93 f2a3 	rbit	r2, r3
 8001602:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800160c:	2202      	movs	r2, #2
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	fa93 f2a3 	rbit	r2, r3
 800161a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800161e:	601a      	str	r2, [r3, #0]
  return result;
 8001620:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001624:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001626:	fab3 f383 	clz	r3, r3
 800162a:	b2db      	uxtb	r3, r3
 800162c:	095b      	lsrs	r3, r3, #5
 800162e:	b2db      	uxtb	r3, r3
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d108      	bne.n	800164c <HAL_RCC_OscConfig+0x928>
 800163a:	4b01      	ldr	r3, [pc, #4]	; (8001640 <HAL_RCC_OscConfig+0x91c>)
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	e013      	b.n	8001668 <HAL_RCC_OscConfig+0x944>
 8001640:	40021000 	.word	0x40021000
 8001644:	10908120 	.word	0x10908120
 8001648:	40007000 	.word	0x40007000
 800164c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001650:	2202      	movs	r2, #2
 8001652:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001654:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	fa93 f2a3 	rbit	r2, r3
 800165e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	4bc0      	ldr	r3, [pc, #768]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 8001666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001668:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800166c:	2102      	movs	r1, #2
 800166e:	6011      	str	r1, [r2, #0]
 8001670:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001674:	6812      	ldr	r2, [r2, #0]
 8001676:	fa92 f1a2 	rbit	r1, r2
 800167a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800167e:	6011      	str	r1, [r2, #0]
  return result;
 8001680:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	fab2 f282 	clz	r2, r2
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001690:	b2d2      	uxtb	r2, r2
 8001692:	f002 021f 	and.w	r2, r2, #31
 8001696:	2101      	movs	r1, #1
 8001698:	fa01 f202 	lsl.w	r2, r1, r2
 800169c:	4013      	ands	r3, r2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d09a      	beq.n	80015d8 <HAL_RCC_OscConfig+0x8b4>
 80016a2:	e063      	b.n	800176c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a4:	f7fe ffb6 	bl	8000614 <HAL_GetTick>
 80016a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ac:	e00b      	b.n	80016c6 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016ae:	f7fe ffb1 	bl	8000614 <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80016be:	4293      	cmp	r3, r2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e23c      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 80016c6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016ca:	2202      	movs	r2, #2
 80016cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	fa93 f2a3 	rbit	r2, r3
 80016d8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016e2:	2202      	movs	r2, #2
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	fa93 f2a3 	rbit	r2, r3
 80016f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016f4:	601a      	str	r2, [r3, #0]
  return result;
 80016f6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016fa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016fc:	fab3 f383 	clz	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	095b      	lsrs	r3, r3, #5
 8001704:	b2db      	uxtb	r3, r3
 8001706:	f043 0302 	orr.w	r3, r3, #2
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d102      	bne.n	8001716 <HAL_RCC_OscConfig+0x9f2>
 8001710:	4b95      	ldr	r3, [pc, #596]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	e00d      	b.n	8001732 <HAL_RCC_OscConfig+0xa0e>
 8001716:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800171a:	2202      	movs	r2, #2
 800171c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	fa93 f2a3 	rbit	r2, r3
 8001728:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	4b8e      	ldr	r3, [pc, #568]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 8001730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001732:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001736:	2102      	movs	r1, #2
 8001738:	6011      	str	r1, [r2, #0]
 800173a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	fa92 f1a2 	rbit	r1, r2
 8001744:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001748:	6011      	str	r1, [r2, #0]
  return result;
 800174a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	fab2 f282 	clz	r2, r2
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	f002 021f 	and.w	r2, r2, #31
 8001760:	2101      	movs	r1, #1
 8001762:	fa01 f202 	lsl.w	r2, r1, r2
 8001766:	4013      	ands	r3, r2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1a0      	bne.n	80016ae <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800176c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001770:	2b01      	cmp	r3, #1
 8001772:	d105      	bne.n	8001780 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001774:	4b7c      	ldr	r3, [pc, #496]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 8001776:	69db      	ldr	r3, [r3, #28]
 8001778:	4a7b      	ldr	r2, [pc, #492]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 800177a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800177e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 81d9 	beq.w	8001b3e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800178c:	4b76      	ldr	r3, [pc, #472]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 030c 	and.w	r3, r3, #12
 8001794:	2b08      	cmp	r3, #8
 8001796:	f000 81a6 	beq.w	8001ae6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	f040 811e 	bne.w	80019e2 <HAL_RCC_OscConfig+0xcbe>
 80017a6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	fa93 f2a3 	rbit	r2, r3
 80017ba:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017be:	601a      	str	r2, [r3, #0]
  return result;
 80017c0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017c4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c6:	fab3 f383 	clz	r3, r3
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	461a      	mov	r2, r3
 80017d8:	2300      	movs	r3, #0
 80017da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017dc:	f7fe ff1a 	bl	8000614 <HAL_GetTick>
 80017e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017e4:	e009      	b.n	80017fa <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e6:	f7fe ff15 	bl	8000614 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e1a2      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 80017fa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001802:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001804:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	fa93 f2a3 	rbit	r2, r3
 800180e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001812:	601a      	str	r2, [r3, #0]
  return result;
 8001814:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001818:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800181a:	fab3 f383 	clz	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	095b      	lsrs	r3, r3, #5
 8001822:	b2db      	uxtb	r3, r3
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b01      	cmp	r3, #1
 800182c:	d102      	bne.n	8001834 <HAL_RCC_OscConfig+0xb10>
 800182e:	4b4e      	ldr	r3, [pc, #312]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	e01b      	b.n	800186c <HAL_RCC_OscConfig+0xb48>
 8001834:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800183c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	fa93 f2a3 	rbit	r2, r3
 8001848:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001852:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	fa93 f2a3 	rbit	r2, r3
 8001862:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	4b3f      	ldr	r3, [pc, #252]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001870:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001874:	6011      	str	r1, [r2, #0]
 8001876:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800187a:	6812      	ldr	r2, [r2, #0]
 800187c:	fa92 f1a2 	rbit	r1, r2
 8001880:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001884:	6011      	str	r1, [r2, #0]
  return result;
 8001886:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	fab2 f282 	clz	r2, r2
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	f042 0220 	orr.w	r2, r2, #32
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	f002 021f 	and.w	r2, r2, #31
 800189c:	2101      	movs	r1, #1
 800189e:	fa01 f202 	lsl.w	r2, r1, r2
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d19e      	bne.n	80017e6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018a8:	4b2f      	ldr	r3, [pc, #188]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 80018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ac:	f023 020f 	bic.w	r2, r3, #15
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b6:	492c      	ldr	r1, [pc, #176]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	62cb      	str	r3, [r1, #44]	; 0x2c
 80018bc:	4b2a      	ldr	r3, [pc, #168]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80018c4:	1d3b      	adds	r3, r7, #4
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6a19      	ldr	r1, [r3, #32]
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	430b      	orrs	r3, r1
 80018d2:	4925      	ldr	r1, [pc, #148]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	604b      	str	r3, [r1, #4]
 80018d8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	fa93 f2a3 	rbit	r2, r3
 80018ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018f0:	601a      	str	r2, [r3, #0]
  return result;
 80018f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018f6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018f8:	fab3 f383 	clz	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001902:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	461a      	mov	r2, r3
 800190a:	2301      	movs	r3, #1
 800190c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190e:	f7fe fe81 	bl	8000614 <HAL_GetTick>
 8001912:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001916:	e009      	b.n	800192c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001918:	f7fe fe7c 	bl	8000614 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e109      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 800192c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001930:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001934:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001936:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	fa93 f2a3 	rbit	r2, r3
 8001940:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001944:	601a      	str	r2, [r3, #0]
  return result;
 8001946:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800194a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800194c:	fab3 f383 	clz	r3, r3
 8001950:	b2db      	uxtb	r3, r3
 8001952:	095b      	lsrs	r3, r3, #5
 8001954:	b2db      	uxtb	r3, r3
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d105      	bne.n	800196c <HAL_RCC_OscConfig+0xc48>
 8001960:	4b01      	ldr	r3, [pc, #4]	; (8001968 <HAL_RCC_OscConfig+0xc44>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	e01e      	b.n	80019a4 <HAL_RCC_OscConfig+0xc80>
 8001966:	bf00      	nop
 8001968:	40021000 	.word	0x40021000
 800196c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001970:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001974:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001976:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	fa93 f2a3 	rbit	r2, r3
 8001980:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800198a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	fa93 f2a3 	rbit	r2, r3
 800199a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	4b6a      	ldr	r3, [pc, #424]	; (8001b4c <HAL_RCC_OscConfig+0xe28>)
 80019a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80019a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019ac:	6011      	str	r1, [r2, #0]
 80019ae:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	fa92 f1a2 	rbit	r1, r2
 80019b8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80019bc:	6011      	str	r1, [r2, #0]
  return result;
 80019be:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	fab2 f282 	clz	r2, r2
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	f042 0220 	orr.w	r2, r2, #32
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	f002 021f 	and.w	r2, r2, #31
 80019d4:	2101      	movs	r1, #1
 80019d6:	fa01 f202 	lsl.w	r2, r1, r2
 80019da:	4013      	ands	r3, r2
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d09b      	beq.n	8001918 <HAL_RCC_OscConfig+0xbf4>
 80019e0:	e0ad      	b.n	8001b3e <HAL_RCC_OscConfig+0xe1a>
 80019e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	fa93 f2a3 	rbit	r2, r3
 80019f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019fa:	601a      	str	r2, [r3, #0]
  return result;
 80019fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a00:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a02:	fab3 f383 	clz	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	461a      	mov	r2, r3
 8001a14:	2300      	movs	r3, #0
 8001a16:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7fe fdfc 	bl	8000614 <HAL_GetTick>
 8001a1c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a20:	e009      	b.n	8001a36 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a22:	f7fe fdf7 	bl	8000614 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e084      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
 8001a36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	fa93 f2a3 	rbit	r2, r3
 8001a4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a4e:	601a      	str	r2, [r3, #0]
  return result;
 8001a50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a54:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a56:	fab3 f383 	clz	r3, r3
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	095b      	lsrs	r3, r3, #5
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d102      	bne.n	8001a70 <HAL_RCC_OscConfig+0xd4c>
 8001a6a:	4b38      	ldr	r3, [pc, #224]	; (8001b4c <HAL_RCC_OscConfig+0xe28>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	e01b      	b.n	8001aa8 <HAL_RCC_OscConfig+0xd84>
 8001a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	fa93 f2a3 	rbit	r2, r3
 8001a84:	f107 0320 	add.w	r3, r7, #32
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	f107 031c 	add.w	r3, r7, #28
 8001a8e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	f107 031c 	add.w	r3, r7, #28
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	fa93 f2a3 	rbit	r2, r3
 8001a9e:	f107 0318 	add.w	r3, r7, #24
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <HAL_RCC_OscConfig+0xe28>)
 8001aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa8:	f107 0214 	add.w	r2, r7, #20
 8001aac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ab0:	6011      	str	r1, [r2, #0]
 8001ab2:	f107 0214 	add.w	r2, r7, #20
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	fa92 f1a2 	rbit	r1, r2
 8001abc:	f107 0210 	add.w	r2, r7, #16
 8001ac0:	6011      	str	r1, [r2, #0]
  return result;
 8001ac2:	f107 0210 	add.w	r2, r7, #16
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	fab2 f282 	clz	r2, r2
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	f042 0220 	orr.w	r2, r2, #32
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	f002 021f 	and.w	r2, r2, #31
 8001ad8:	2101      	movs	r1, #1
 8001ada:	fa01 f202 	lsl.w	r2, r1, r2
 8001ade:	4013      	ands	r3, r2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d19e      	bne.n	8001a22 <HAL_RCC_OscConfig+0xcfe>
 8001ae4:	e02b      	b.n	8001b3e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d101      	bne.n	8001af4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e025      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001af4:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <HAL_RCC_OscConfig+0xe28>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001afc:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <HAL_RCC_OscConfig+0xe28>)
 8001afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b00:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b04:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b08:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d111      	bne.n	8001b3a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b16:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d108      	bne.n	8001b3a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001b28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b2c:	f003 020f 	and.w	r2, r3, #15
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d001      	beq.n	8001b3e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e000      	b.n	8001b40 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000

08001b50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b09e      	sub	sp, #120	; 0x78
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e162      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b68:	4b90      	ldr	r3, [pc, #576]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d910      	bls.n	8001b98 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b76:	4b8d      	ldr	r3, [pc, #564]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 0207 	bic.w	r2, r3, #7
 8001b7e:	498b      	ldr	r1, [pc, #556]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b86:	4b89      	ldr	r3, [pc, #548]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e14a      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d008      	beq.n	8001bb6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba4:	4b82      	ldr	r3, [pc, #520]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	497f      	ldr	r1, [pc, #508]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	f000 80dc 	beq.w	8001d7c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d13c      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xf6>
 8001bcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bd4:	fa93 f3a3 	rbit	r3, r3
 8001bd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bdc:	fab3 f383 	clz	r3, r3
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	095b      	lsrs	r3, r3, #5
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d102      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xa6>
 8001bf0:	4b6f      	ldr	r3, [pc, #444]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	e00f      	b.n	8001c16 <HAL_RCC_ClockConfig+0xc6>
 8001bf6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bfa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bfe:	fa93 f3a3 	rbit	r3, r3
 8001c02:	667b      	str	r3, [r7, #100]	; 0x64
 8001c04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c08:	663b      	str	r3, [r7, #96]	; 0x60
 8001c0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c0c:	fa93 f3a3 	rbit	r3, r3
 8001c10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c12:	4b67      	ldr	r3, [pc, #412]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c1a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c1e:	fa92 f2a2 	rbit	r2, r2
 8001c22:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c24:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c26:	fab2 f282 	clz	r2, r2
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	f042 0220 	orr.w	r2, r2, #32
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	f002 021f 	and.w	r2, r2, #31
 8001c36:	2101      	movs	r1, #1
 8001c38:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d17b      	bne.n	8001d3a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e0f3      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d13c      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0x178>
 8001c4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c52:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c56:	fa93 f3a3 	rbit	r3, r3
 8001c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c5e:	fab3 f383 	clz	r3, r3
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	095b      	lsrs	r3, r3, #5
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d102      	bne.n	8001c78 <HAL_RCC_ClockConfig+0x128>
 8001c72:	4b4f      	ldr	r3, [pc, #316]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	e00f      	b.n	8001c98 <HAL_RCC_ClockConfig+0x148>
 8001c78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c7c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c80:	fa93 f3a3 	rbit	r3, r3
 8001c84:	647b      	str	r3, [r7, #68]	; 0x44
 8001c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c8a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c94:	4b46      	ldr	r3, [pc, #280]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c9c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ca0:	fa92 f2a2 	rbit	r2, r2
 8001ca4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001ca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ca8:	fab2 f282 	clz	r2, r2
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	f042 0220 	orr.w	r2, r2, #32
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	f002 021f 	and.w	r2, r2, #31
 8001cb8:	2101      	movs	r1, #1
 8001cba:	fa01 f202 	lsl.w	r2, r1, r2
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d13a      	bne.n	8001d3a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e0b2      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
 8001cc8:	2302      	movs	r3, #2
 8001cca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd6:	fab3 f383 	clz	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	095b      	lsrs	r3, r3, #5
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d102      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0x1a0>
 8001cea:	4b31      	ldr	r3, [pc, #196]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	e00d      	b.n	8001d0c <HAL_RCC_ClockConfig+0x1bc>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	623b      	str	r3, [r7, #32]
 8001d00:	6a3b      	ldr	r3, [r7, #32]
 8001d02:	fa93 f3a3 	rbit	r3, r3
 8001d06:	61fb      	str	r3, [r7, #28]
 8001d08:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0c:	2202      	movs	r2, #2
 8001d0e:	61ba      	str	r2, [r7, #24]
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	fa92 f2a2 	rbit	r2, r2
 8001d16:	617a      	str	r2, [r7, #20]
  return result;
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	fab2 f282 	clz	r2, r2
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	f042 0220 	orr.w	r2, r2, #32
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	f002 021f 	and.w	r2, r2, #31
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d30:	4013      	ands	r3, r2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e079      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d3a:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f023 0203 	bic.w	r2, r3, #3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	491a      	ldr	r1, [pc, #104]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d4c:	f7fe fc62 	bl	8000614 <HAL_GetTick>
 8001d50:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d52:	e00a      	b.n	8001d6a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d54:	f7fe fc5e 	bl	8000614 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e061      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <HAL_RCC_ClockConfig+0x260>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f003 020c 	and.w	r2, r3, #12
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d1eb      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d214      	bcs.n	8001db4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f023 0207 	bic.w	r2, r3, #7
 8001d92:	4906      	ldr	r1, [pc, #24]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9a:	4b04      	ldr	r3, [pc, #16]	; (8001dac <HAL_RCC_ClockConfig+0x25c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d005      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e040      	b.n	8001e2e <HAL_RCC_ClockConfig+0x2de>
 8001dac:	40022000 	.word	0x40022000
 8001db0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d008      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <HAL_RCC_ClockConfig+0x2e8>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	491a      	ldr	r1, [pc, #104]	; (8001e38 <HAL_RCC_ClockConfig+0x2e8>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d009      	beq.n	8001df2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dde:	4b16      	ldr	r3, [pc, #88]	; (8001e38 <HAL_RCC_ClockConfig+0x2e8>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	00db      	lsls	r3, r3, #3
 8001dec:	4912      	ldr	r1, [pc, #72]	; (8001e38 <HAL_RCC_ClockConfig+0x2e8>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001df2:	f000 f829 	bl	8001e48 <HAL_RCC_GetSysClockFreq>
 8001df6:	4601      	mov	r1, r0
 8001df8:	4b0f      	ldr	r3, [pc, #60]	; (8001e38 <HAL_RCC_ClockConfig+0x2e8>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e00:	22f0      	movs	r2, #240	; 0xf0
 8001e02:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	fa92 f2a2 	rbit	r2, r2
 8001e0a:	60fa      	str	r2, [r7, #12]
  return result;
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	fab2 f282 	clz	r2, r2
 8001e12:	b2d2      	uxtb	r2, r2
 8001e14:	40d3      	lsrs	r3, r2
 8001e16:	4a09      	ldr	r2, [pc, #36]	; (8001e3c <HAL_RCC_ClockConfig+0x2ec>)
 8001e18:	5cd3      	ldrb	r3, [r2, r3]
 8001e1a:	fa21 f303 	lsr.w	r3, r1, r3
 8001e1e:	4a08      	ldr	r2, [pc, #32]	; (8001e40 <HAL_RCC_ClockConfig+0x2f0>)
 8001e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <HAL_RCC_ClockConfig+0x2f4>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fbb0 	bl	800058c <HAL_InitTick>
  
  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3778      	adds	r7, #120	; 0x78
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	08001f8c 	.word	0x08001f8c
 8001e40:	20000000 	.word	0x20000000
 8001e44:	20000004 	.word	0x20000004

08001e48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b08b      	sub	sp, #44	; 0x2c
 8001e4c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
 8001e52:	2300      	movs	r3, #0
 8001e54:	61bb      	str	r3, [r7, #24]
 8001e56:	2300      	movs	r3, #0
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e62:	4b2a      	ldr	r3, [pc, #168]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f003 030c 	and.w	r3, r3, #12
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d002      	beq.n	8001e78 <HAL_RCC_GetSysClockFreq+0x30>
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d003      	beq.n	8001e7e <HAL_RCC_GetSysClockFreq+0x36>
 8001e76:	e03f      	b.n	8001ef8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e78:	4b25      	ldr	r3, [pc, #148]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e7a:	623b      	str	r3, [r7, #32]
      break;
 8001e7c:	e03f      	b.n	8001efe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e84:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e88:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	fa92 f2a2 	rbit	r2, r2
 8001e90:	607a      	str	r2, [r7, #4]
  return result;
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	fab2 f282 	clz	r2, r2
 8001e98:	b2d2      	uxtb	r2, r2
 8001e9a:	40d3      	lsrs	r3, r2
 8001e9c:	4a1d      	ldr	r2, [pc, #116]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ea0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001ea2:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	220f      	movs	r2, #15
 8001eac:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	fa92 f2a2 	rbit	r2, r2
 8001eb4:	60fa      	str	r2, [r7, #12]
  return result;
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	fab2 f282 	clz	r2, r2
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	40d3      	lsrs	r3, r2
 8001ec0:	4a15      	ldr	r2, [pc, #84]	; (8001f18 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ec2:	5cd3      	ldrb	r3, [r2, r3]
 8001ec4:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d008      	beq.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ed0:	4a0f      	ldr	r2, [pc, #60]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	fb02 f303 	mul.w	r3, r2, r3
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee0:	e007      	b.n	8001ef2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ee2:	4a0b      	ldr	r2, [pc, #44]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	fb02 f303 	mul.w	r3, r2, r3
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef4:	623b      	str	r3, [r7, #32]
      break;
 8001ef6:	e002      	b.n	8001efe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ef8:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001efa:	623b      	str	r3, [r7, #32]
      break;
 8001efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001efe:	6a3b      	ldr	r3, [r7, #32]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	372c      	adds	r7, #44	; 0x2c
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	007a1200 	.word	0x007a1200
 8001f14:	08001f9c 	.word	0x08001f9c
 8001f18:	08001fac 	.word	0x08001fac

08001f1c <__libc_init_array>:
 8001f1c:	b570      	push	{r4, r5, r6, lr}
 8001f1e:	4d0d      	ldr	r5, [pc, #52]	; (8001f54 <__libc_init_array+0x38>)
 8001f20:	4c0d      	ldr	r4, [pc, #52]	; (8001f58 <__libc_init_array+0x3c>)
 8001f22:	1b64      	subs	r4, r4, r5
 8001f24:	10a4      	asrs	r4, r4, #2
 8001f26:	2600      	movs	r6, #0
 8001f28:	42a6      	cmp	r6, r4
 8001f2a:	d109      	bne.n	8001f40 <__libc_init_array+0x24>
 8001f2c:	4d0b      	ldr	r5, [pc, #44]	; (8001f5c <__libc_init_array+0x40>)
 8001f2e:	4c0c      	ldr	r4, [pc, #48]	; (8001f60 <__libc_init_array+0x44>)
 8001f30:	f000 f820 	bl	8001f74 <_init>
 8001f34:	1b64      	subs	r4, r4, r5
 8001f36:	10a4      	asrs	r4, r4, #2
 8001f38:	2600      	movs	r6, #0
 8001f3a:	42a6      	cmp	r6, r4
 8001f3c:	d105      	bne.n	8001f4a <__libc_init_array+0x2e>
 8001f3e:	bd70      	pop	{r4, r5, r6, pc}
 8001f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f44:	4798      	blx	r3
 8001f46:	3601      	adds	r6, #1
 8001f48:	e7ee      	b.n	8001f28 <__libc_init_array+0xc>
 8001f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f4e:	4798      	blx	r3
 8001f50:	3601      	adds	r6, #1
 8001f52:	e7f2      	b.n	8001f3a <__libc_init_array+0x1e>
 8001f54:	08001fbc 	.word	0x08001fbc
 8001f58:	08001fbc 	.word	0x08001fbc
 8001f5c:	08001fbc 	.word	0x08001fbc
 8001f60:	08001fc0 	.word	0x08001fc0

08001f64 <memset>:
 8001f64:	4402      	add	r2, r0
 8001f66:	4603      	mov	r3, r0
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d100      	bne.n	8001f6e <memset+0xa>
 8001f6c:	4770      	bx	lr
 8001f6e:	f803 1b01 	strb.w	r1, [r3], #1
 8001f72:	e7f9      	b.n	8001f68 <memset+0x4>

08001f74 <_init>:
 8001f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f76:	bf00      	nop
 8001f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f7a:	bc08      	pop	{r3}
 8001f7c:	469e      	mov	lr, r3
 8001f7e:	4770      	bx	lr

08001f80 <_fini>:
 8001f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f82:	bf00      	nop
 8001f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f86:	bc08      	pop	{r3}
 8001f88:	469e      	mov	lr, r3
 8001f8a:	4770      	bx	lr
