Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/ --output-directory=/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b/ --report-file=bsf:/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b.qsys
Progress: Loading experiment1b/experiment1b.qsys
Progress: Reading input file
Progress: Adding CLOCK_50_I [clock_source 12.0]
Progress: Parameterizing module CLOCK_50_I
Progress: Adding sram_0 [altera_up_avalon_sram 11.0]
Progress: Parameterizing module sram_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding SWITCH_I [altera_avalon_pio 12.0]
Progress: Parameterizing module SWITCH_I
Progress: Adding PUSH_BUTTON_I [altera_avalon_pio 12.0]
Progress: Parameterizing module PUSH_BUTTON_I
Progress: Adding LED_RED_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_RED_O
Progress: Adding LED_GREEN_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_GREEN_O
Progress: Adding custom_counter_component_0 [custom_counter_component 1.0]
Progress: Parameterizing module custom_counter_component_0
Progress: Adding custom_counter_component2_0 [custom_counter_component2 1.0]
Progress: Parameterizing module custom_counter_component2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: experiment1b.SWITCH_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: experiment1b.PUSH_BUTTON_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: experiment1b.SWITCH_I: Interrupt sender SWITCH_I.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/ --output-directory=/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b.sopcinfo --report-file=html:/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b.html --report-file=qip:/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b/synthesis/experiment1b.qip --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ECE/aiellocs/Desktop/4DS4/4DS4/Lab3/exercises/experiment1b/experiment1b.qsys
Progress: Loading experiment1b/experiment1b.qsys
Progress: Reading input file
Progress: Adding CLOCK_50_I [clock_source 12.0]
Progress: Parameterizing module CLOCK_50_I
Progress: Adding sram_0 [altera_up_avalon_sram 11.0]
Progress: Parameterizing module sram_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding SWITCH_I [altera_avalon_pio 12.0]
Progress: Parameterizing module SWITCH_I
Progress: Adding PUSH_BUTTON_I [altera_avalon_pio 12.0]
Progress: Parameterizing module PUSH_BUTTON_I
Progress: Adding LED_RED_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_RED_O
Progress: Adding LED_GREEN_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_GREEN_O
Progress: Adding custom_counter_component_0 [custom_counter_component 1.0]
Progress: Parameterizing module custom_counter_component_0
Progress: Adding custom_counter_component2_0 [custom_counter_component2 1.0]
Progress: Parameterizing module custom_counter_component2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: experiment1b.SWITCH_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: experiment1b.PUSH_BUTTON_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: experiment1b.SWITCH_I: Interrupt sender SWITCH_I.irq is not connected to an interrupt receiver
Info: experiment1b: Generating experiment1b "experiment1b" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 42 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 86 connections
Info: merlin_domain_transform: After transform: 42 modules, 228 connections
Info: merlin_router_transform: After transform: 53 modules, 272 connections
Info: merlin_burst_transform: After transform: 54 modules, 276 connections
Info: reset_adaptation_transform: After transform: 55 modules, 216 connections
Info: merlin_network_to_switch_transform: After transform: 76 modules, 260 connections
Info: merlin_width_transform: After transform: 78 modules, 266 connections
Info: merlin_interrupt_mapper_transform: After transform: 79 modules, 269 connections
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "experiment1b" instantiated altera_up_avalon_sram "sram_0"
Info: cpu_0: Starting RTL generation for module 'experiment1b_cpu_0'
Info: cpu_0:   Generation command is [exec /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /tools/altera/12.0/quartus/common/ip/altera/common/perl/5.8.3 -I /tools/altera/12.0/quartus/sopc_builder/bin/europa -I /tools/altera/12.0/quartus/sopc_builder/bin/perl_lib -I /tools/altera/12.0/quartus/sopc_builder/bin -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=experiment1b_cpu_0 --dir=/tmp/alt6828_1903212737597318669.dir/0024_cpu_0_gen/ --quartus_dir=/tools/altera/12.0/quartus --verilog --config=/tmp/alt6828_1903212737597318669.dir/0024_cpu_0_gen//experiment1b_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2016.01.28 18:41:04 (*) Starting Nios II generation
Info: cpu_0: # 2016.01.28 18:41:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_0: # 2016.01.28 18:41:04 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2016.01.28 18:41:04 (*)   Creating all objects for CPU
Info: cpu_0: # 2016.01.28 18:41:05 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2016.01.28 18:41:05 (*)   Creating plain-text RTL
Info: cpu_0: # 2016.01.28 18:41:06 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'experiment1b_cpu_0'
Info: cpu_0: "experiment1b" instantiated altera_nios2_qsys "cpu_0"
Info: Starting classic module elaboration.
"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6828_1903212737597318669.dir/0025_sopclgen  --no_splash --refresh /tmp/alt6828_1903212737597318669.dir/0025_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6828_1903212737597318669.dir/0025_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6828_1903212737597318669.dir/0025_sopclgen  --generate /tmp/alt6828_1903212737597318669.dir/0025_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"
.
# 2016.01.28 18:41:10 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "experiment1b" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Starting classic module elaboration.
"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6828_1903212737597318669.dir/0026_sopclgen  --no_splash --refresh /tmp/alt6828_1903212737597318669.dir/0026_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6828_1903212737597318669.dir/0026_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6828_1903212737597318669.dir/0026_sopclgen  --generate /tmp/alt6828_1903212737597318669.dir/0026_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"
.
# 2016.01.28 18:41:15 (*) Success: sopc_builder finished.
Info: SWITCH_I: "experiment1b" instantiated altera_avalon_pio "SWITCH_I"
Info: Starting classic module elaboration.
"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6828_1903212737597318669.dir/0027_sopclgen  --no_splash --refresh /tmp/alt6828_1903212737597318669.dir/0027_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6828_1903212737597318669.dir/0027_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6828_1903212737597318669.dir/0027_sopclgen  --generate /tmp/alt6828_1903212737597318669.dir/0027_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"
.
# 2016.01.28 18:41:20 (*) Success: sopc_builder finished.
Info: PUSH_BUTTON_I: "experiment1b" instantiated altera_avalon_pio "PUSH_BUTTON_I"
Error: Generation stopped, 66 or more modules remaining
Info: experiment1b: Done experiment1b" with 29 modules, 18 files, 688980 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
