component Main(start any) (stop any) {
	nodes {
		adder Reduce<int> { Add<int> }
		println Println<int> 
	}
	net {
		:start -> [
			(1 -> adder:port[0]),
			(2 -> adder:port[1])
		]
		adder:res -> println:data
		println:sig -> :stop
	}
}
