"C:/Efinity/2023.2/bin/efx_map" --project "soc" --root "top_soc" --write-efx-verilog "E:/infinix/T120F324_devkit/outflow/soc.map.v" --write-premap-module "E:/infinix/T120F324_devkit/outflow/soc.elab.vdb" --binary-db "E:/infinix/T120F324_devkit/outflow/soc.vdb" --device "T35F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "E:/infinix/T120F324_devkit/work_syn" --output-dir "E:/infinix/T120F324_devkit/outflow" --project-xml "E:/infinix/T120F324_devkit/soc.xml" --I "E:/infinix/T120F324_devkit" --I "E:/infinix/T120F324_devkit/ip/generateIP"