
*** Running vivado
    with args -log embedded_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source embedded_system_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source embedded_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yoxo/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.cache/ip 
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 341.938 ; gain = 68.469
Command: link_design -top embedded_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_PL_CLASSIFIER_w_VOTI_0_0/embedded_system_PL_CLASSIFIER_w_VOTI_0_0.dcp' for cell 'embedded_system_i/PL_CLASSIFIER_w_VOTI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_bram_ctrl_0_0/embedded_system_axi_bram_ctrl_0_0.dcp' for cell 'embedded_system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_bram_ctrl_0_bram_0/embedded_system_axi_bram_ctrl_0_bram_0.dcp' for cell 'embedded_system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_cdma_0_0/embedded_system_axi_cdma_0_0.dcp' for cell 'embedded_system_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_1/embedded_system_axi_dma_0_1.dcp' for cell 'embedded_system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_0/embedded_system_axi_dma_0_0.dcp' for cell 'embedded_system_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_2/embedded_system_axi_dma_0_2.dcp' for cell 'embedded_system_i/axi_dma_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_3/embedded_system_axi_dma_0_3.dcp' for cell 'embedded_system_i/axi_dma_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_gpio_0_0/embedded_system_axi_gpio_0_0.dcp' for cell 'embedded_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axis_to_bram_Bias_0_1/embedded_system_axis_to_bram_Bias_0_1.dcp' for cell 'embedded_system_i/axis_to_bram_Bias_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axis_to_bram_Kernel_0_0/embedded_system_axis_to_bram_Kernel_0_0.dcp' for cell 'embedded_system_i/axis_to_bram_Kernel_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axis_to_bram_PCV_0_0/embedded_system_axis_to_bram_PCV_0_0.dcp' for cell 'embedded_system_i/axis_to_bram_PCV_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_processing_system7_0_0/embedded_system_processing_system7_0_0.dcp' for cell 'embedded_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_ps7_0_50M_0/embedded_system_rst_ps7_0_50M_0.dcp' for cell 'embedded_system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_system_ila_0_1/embedded_system_system_ila_0_1.dcp' for cell 'embedded_system_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_xbar_0/embedded_system_xbar_0.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_0/embedded_system_auto_pc_0.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_1/embedded_system_auto_pc_1.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_2/embedded_system_auto_pc_2.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_3/embedded_system_auto_pc_3.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_4/embedded_system_auto_pc_4.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_5/embedded_system_auto_pc_5.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_6/embedded_system_auto_pc_6.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_auto_pc_7/embedded_system_auto_pc_7.dcp' for cell 'embedded_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1022 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: embedded_system_i/system_ila_0/U0/ila_lib UUID: 74bb7a88-4607-51de-8a37-46393a82b512 
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_gpio_0_0/embedded_system_axi_gpio_0_0_board.xdc] for cell 'embedded_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_gpio_0_0/embedded_system_axi_gpio_0_0_board.xdc] for cell 'embedded_system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_gpio_0_0/embedded_system_axi_gpio_0_0.xdc] for cell 'embedded_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_gpio_0_0/embedded_system_axi_gpio_0_0.xdc] for cell 'embedded_system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_1/embedded_system_axi_dma_0_1.xdc] for cell 'embedded_system_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_1/embedded_system_axi_dma_0_1.xdc] for cell 'embedded_system_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_processing_system7_0_0/embedded_system_processing_system7_0_0.xdc] for cell 'embedded_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_processing_system7_0_0/embedded_system_processing_system7_0_0.xdc] for cell 'embedded_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_ps7_0_50M_0/embedded_system_rst_ps7_0_50M_0_board.xdc] for cell 'embedded_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_ps7_0_50M_0/embedded_system_rst_ps7_0_50M_0_board.xdc] for cell 'embedded_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_ps7_0_50M_0/embedded_system_rst_ps7_0_50M_0.xdc] for cell 'embedded_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_ps7_0_50M_0/embedded_system_rst_ps7_0_50M_0.xdc] for cell 'embedded_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_0/embedded_system_axi_dma_0_0.xdc] for cell 'embedded_system_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_0/embedded_system_axi_dma_0_0.xdc] for cell 'embedded_system_i/axi_dma_1/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_2/embedded_system_axi_dma_0_2.xdc] for cell 'embedded_system_i/axi_dma_2/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_2/embedded_system_axi_dma_0_2.xdc] for cell 'embedded_system_i/axi_dma_2/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_3/embedded_system_axi_dma_0_3.xdc] for cell 'embedded_system_i/axi_dma_3/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_3/embedded_system_axi_dma_0_3.xdc] for cell 'embedded_system_i/axi_dma_3/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'embedded_system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'embedded_system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'embedded_system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'embedded_system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_cdma_0_0/embedded_system_axi_cdma_0_0.xdc] for cell 'embedded_system_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_cdma_0_0/embedded_system_axi_cdma_0_0.xdc] for cell 'embedded_system_i/axi_cdma_0/U0'
Parsing XDC File [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/constrs_1/new/clock_constraint.xdc]
Finished Parsing XDC File [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/constrs_1/new/clock_constraint.xdc]
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_1/embedded_system_axi_dma_0_1_clocks.xdc] for cell 'embedded_system_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_1/embedded_system_axi_dma_0_1_clocks.xdc] for cell 'embedded_system_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_0/embedded_system_axi_dma_0_0_clocks.xdc] for cell 'embedded_system_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_0/embedded_system_axi_dma_0_0_clocks.xdc] for cell 'embedded_system_i/axi_dma_1/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_2/embedded_system_axi_dma_0_2_clocks.xdc] for cell 'embedded_system_i/axi_dma_2/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_2/embedded_system_axi_dma_0_2_clocks.xdc] for cell 'embedded_system_i/axi_dma_2/U0'
Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_3/embedded_system_axi_dma_0_3_clocks.xdc] for cell 'embedded_system_i/axi_dma_3/U0'
Finished Parsing XDC File [c:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_dma_0_3/embedded_system_axi_dma_0_3_clocks.xdc] for cell 'embedded_system_i/axi_dma_3/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1421.859 ; gain = 583.820
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'embedded_system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'embedded_system_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1422.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 360 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  RAM16X1S => RAM32X1S (RAMS32): 19 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:49 . Memory (MB): peak = 1422.379 ; gain = 1080.441
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.379 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22695a928

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1433.156 ; gain = 10.777

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "020e4761bc5dcf22".
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1544.449 ; gain = 1.645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1544.449 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19397e837

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1544.449 ; gain = 16.148

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f19af29e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 1544.449 ; gain = 16.148
INFO: [Opt 31-389] Phase Retarget created 104 cells and removed 303 cells
INFO: [Opt 31-1021] In phase Retarget, 204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 27bf1f308

Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1544.449 ; gain = 16.148
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 480 cells
INFO: [Opt 31-1021] In phase Constant propagation, 182 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a2beec28

Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1544.449 ; gain = 16.148
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2300 cells
INFO: [Opt 31-1021] In phase Sweep, 2009 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1a2beec28

Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1544.449 ; gain = 16.148
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 17263d030

Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 1544.449 ; gain = 16.148
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 17263d030

Time (s): cpu = 00:00:54 ; elapsed = 00:01:18 . Memory (MB): peak = 1544.449 ; gain = 16.148
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             104  |             303  |                                            204  |
|  Constant propagation         |              48  |             480  |                                            182  |
|  Sweep                        |               0  |            2300  |                                           2009  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             79  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1544.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17263d030

Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 1544.449 ; gain = 16.148

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 29 newly gated: 1 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 14fa85b28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.795 . Memory (MB): peak = 1971.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14fa85b28

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1971.691 ; gain = 427.242

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a7877f8d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1971.691 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1a7877f8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1971.691 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1971.691 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a7877f8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:16 . Memory (MB): peak = 1971.691 ; gain = 549.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1971.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.runs/impl_1/embedded_system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file embedded_system_wrapper_drc_opted.rpt -pb embedded_system_wrapper_drc_opted.pb -rpx embedded_system_wrapper_drc_opted.rpx
Command: report_drc -file embedded_system_wrapper_drc_opted.rpt -pb embedded_system_wrapper_drc_opted.pb -rpx embedded_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.runs/impl_1/embedded_system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df6e10eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1971.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c59e5b96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 66f0b51c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 66f0b51c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 66f0b51c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4e627262

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1971.691 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16d418b5b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 112614512

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 112614512

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f4cb1a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190f527cb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e91c06de

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11be9925f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e95a9586

Time (s): cpu = 00:01:50 ; elapsed = 00:01:22 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 99db25d2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:22 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 99db25d2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:22 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 825f544d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 825f544d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ae26aaee

Time (s): cpu = 00:02:45 ; elapsed = 00:02:07 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ae26aaee

Time (s): cpu = 00:02:45 ; elapsed = 00:02:07 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ae26aaee

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ae26aaee

Time (s): cpu = 00:02:46 ; elapsed = 00:02:08 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 21045e7b2

Time (s): cpu = 00:02:46 ; elapsed = 00:02:08 . Memory (MB): peak = 1971.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21045e7b2

Time (s): cpu = 00:02:46 ; elapsed = 00:02:09 . Memory (MB): peak = 1971.691 ; gain = 0.000
Ending Placer Task | Checksum: 16efeba27

Time (s): cpu = 00:02:46 ; elapsed = 00:02:09 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:12 . Memory (MB): peak = 1971.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1971.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.runs/impl_1/embedded_system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file embedded_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file embedded_system_wrapper_utilization_placed.rpt -pb embedded_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file embedded_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1971.691 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d9d00aff ConstDB: 0 ShapeSum: 952eaf28 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d75b7360

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1971.691 ; gain = 0.000
Post Restoration Checksum: NetGraph: a0921424 NumContArr: 36c95f3c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d75b7360

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d75b7360

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1971.691 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d75b7360

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1971.691 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c1269287

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1971.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.277 | THS=-401.512|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 14fd2f1ca

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2070.777 ; gain = 99.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13933d49a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2070.777 ; gain = 99.086
Phase 2 Router Initialization | Checksum: ab5b1848

Time (s): cpu = 00:01:46 ; elapsed = 00:01:17 . Memory (MB): peak = 2070.777 ; gain = 99.086

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fadbaca9

Time (s): cpu = 00:02:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2110.566 ; gain = 138.875

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1609
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1b458c73f

Time (s): cpu = 01:07:00 ; elapsed = 00:40:11 . Memory (MB): peak = 2402.633 ; gain = 430.941

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f5fc0af5

Time (s): cpu = 01:09:21 ; elapsed = 00:42:21 . Memory (MB): peak = 2402.633 ; gain = 430.941

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25a5f8d6a

Time (s): cpu = 01:17:33 ; elapsed = 00:48:26 . Memory (MB): peak = 2402.633 ; gain = 430.941
Phase 4 Rip-up And Reroute | Checksum: 25a5f8d6a

Time (s): cpu = 01:17:33 ; elapsed = 00:48:26 . Memory (MB): peak = 2402.633 ; gain = 430.941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 183fd6230

Time (s): cpu = 01:17:36 ; elapsed = 00:48:28 . Memory (MB): peak = 2402.633 ; gain = 430.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e7749f01

Time (s): cpu = 01:17:36 ; elapsed = 00:48:28 . Memory (MB): peak = 2402.633 ; gain = 430.941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e7749f01

Time (s): cpu = 01:17:36 ; elapsed = 00:48:28 . Memory (MB): peak = 2402.633 ; gain = 430.941
Phase 5 Delay and Skew Optimization | Checksum: 1e7749f01

Time (s): cpu = 01:17:36 ; elapsed = 00:48:28 . Memory (MB): peak = 2402.633 ; gain = 430.941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa93530d

Time (s): cpu = 01:17:40 ; elapsed = 00:48:31 . Memory (MB): peak = 2402.633 ; gain = 430.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-3.143 | THS=-26.037|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1095199b7

Time (s): cpu = 01:36:36 ; elapsed = 01:02:09 . Memory (MB): peak = 2434.625 ; gain = 462.934
Phase 6.1 Hold Fix Iter | Checksum: 1095199b7

Time (s): cpu = 01:36:37 ; elapsed = 01:02:09 . Memory (MB): peak = 2434.625 ; gain = 462.934

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.076 | THS=-2.904 |

Phase 6.2 Additional Hold Fix | Checksum: 1b5fc947a

Time (s): cpu = 01:38:03 ; elapsed = 01:03:18 . Memory (MB): peak = 2493.199 ; gain = 521.508
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 6 Post Hold Fix | Checksum: 175ab6a53

Time (s): cpu = 02:08:40 ; elapsed = 01:27:30 . Memory (MB): peak = 2493.199 ; gain = 521.508

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.27172 %
  Global Horizontal Routing Utilization  = 6.08883 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2386882f9

Time (s): cpu = 02:08:41 ; elapsed = 01:27:31 . Memory (MB): peak = 2493.199 ; gain = 521.508

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2386882f9

Time (s): cpu = 02:08:41 ; elapsed = 01:27:31 . Memory (MB): peak = 2493.199 ; gain = 521.508

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e6a2a488

Time (s): cpu = 02:08:45 ; elapsed = 01:27:35 . Memory (MB): peak = 2493.199 ; gain = 521.508

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a6e86d32

Time (s): cpu = 02:08:49 ; elapsed = 01:27:38 . Memory (MB): peak = 2493.199 ; gain = 521.508
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.199 | THS=-0.199 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a6e86d32

Time (s): cpu = 02:08:49 ; elapsed = 01:27:38 . Memory (MB): peak = 2493.199 ; gain = 521.508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:08:49 ; elapsed = 01:27:38 . Memory (MB): peak = 2493.199 ; gain = 521.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:08:58 ; elapsed = 01:27:43 . Memory (MB): peak = 2493.199 ; gain = 521.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2493.199 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2493.199 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2493.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.runs/impl_1/embedded_system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file embedded_system_wrapper_drc_routed.rpt -pb embedded_system_wrapper_drc_routed.pb -rpx embedded_system_wrapper_drc_routed.rpx
Command: report_drc -file embedded_system_wrapper_drc_routed.rpt -pb embedded_system_wrapper_drc_routed.pb -rpx embedded_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.runs/impl_1/embedded_system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2493.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file embedded_system_wrapper_methodology_drc_routed.rpt -pb embedded_system_wrapper_methodology_drc_routed.pb -rpx embedded_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file embedded_system_wrapper_methodology_drc_routed.rpt -pb embedded_system_wrapper_methodology_drc_routed.pb -rpx embedded_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.runs/impl_1/embedded_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2493.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file embedded_system_wrapper_power_routed.rpt -pb embedded_system_wrapper_power_summary_routed.pb -rpx embedded_system_wrapper_power_routed.rpx
Command: report_power -file embedded_system_wrapper_power_routed.rpt -pb embedded_system_wrapper_power_summary_routed.pb -rpx embedded_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2493.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file embedded_system_wrapper_route_status.rpt -pb embedded_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file embedded_system_wrapper_timing_summary_routed.rpt -pb embedded_system_wrapper_timing_summary_routed.pb -rpx embedded_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file embedded_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file embedded_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file embedded_system_wrapper_bus_skew_routed.rpt -pb embedded_system_wrapper_bus_skew_routed.pb -rpx embedded_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 19:08:02 2022...

*** Running vivado
    with args -log embedded_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source embedded_system_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source embedded_system_wrapper.tcl -notrace
Command: open_checkpoint embedded_system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 250.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 973 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1374.484 ; gain = 12.953
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1374.484 ; gain = 12.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1374.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 366 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  RAM16X1S => RAM32X1S (RAMS32): 19 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1374.484 ; gain = 1123.527
INFO: [Memdata 28-208] The XPM instance: <embedded_system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <embedded_system_i/axi_dma_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <embedded_system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <embedded_system_i/axi_dma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <embedded_system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <embedded_system_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <embedded_system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <embedded_system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force embedded_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Bias_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Bias_reg[3]_i_2/O, cell embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Bias_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Kernel_Scale_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Kernel_Scale_reg[3]_i_1/O, cell embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_FSM/pm_FSM_Kernel_Bias/addr_RAM_Kernel_Scale_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Voting/win_class_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Voting/win_class_reg[2]_i_2/O, cell embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Voting/win_class_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0/ADDRBWRADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_1/ADDRBWRADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[4] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[0]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[5] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[1]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[6] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[2]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10 has an input control pin embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_10/ADDRARDADDR[7] (net: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ADDRARDADDR[3]) which is driven by a register (embedded_system_i/axis_to_bram_PCV_0/U0/MNG/count_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 40 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, embedded_system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 38 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[10].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[11].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[12].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[13].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[14].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[15].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[16].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[17].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[18].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[19].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[1].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[20].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[21].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[22].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[23].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[24].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[25].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[26].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[27].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[28].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[29].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[2].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[30].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[31].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[32].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[3].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[4].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[5].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[6].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[7].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[8].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[9].DSP_AxB_Cascade_pm/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade_34/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_pluc_C/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: embedded_system_i/PL_CLASSIFIER_w_VOTI_0/U0/PM_Classifier/inst_SVM/inst_DSP_AxB_wo_PCIN/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (embedded_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings, 36 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./embedded_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1899.879 ; gain = 525.395
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 19:10:34 2022...
