0.6
2018.3
Dec  6 2018
23:39:36
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_1/new/baud_controller_tb.v,1701093266,verilog,,,,baud_controller_tb,,,,,,,,
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v,1701092901,verilog,,/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_1/new/baud_controller_tb.v,,baud_controller,,,,,,,,
