0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/jc170/Documents/Vivado Projects/16bit_counter/16bit_counter.srcs/sources_1/new/16bit_counter.v,1586914564,verilog,,C:/Users/jc170/Documents/Vivado Projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v,,counter_16bit,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/7seg_controller/7seg_controller.srcs/sources_1/new/seven_segment.v,1587668211,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/sprite_memory.v,,segment_clock_divider;seven_segment_scanner;two_bit_counter;two_bit_decoder,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.sim/sim_1/behav/xsim/glbl.v,1587694838,verilog,,,,glbl,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/ppu_regfile_sim.v,1587920632,verilog,,,,ppu_regfile_sim,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/snes_sim.v,1588004473,verilog,,,,snes_sim,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/vga_controller_testbench.v,1587674926,verilog,,,,vga_controller_testbench,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/DFF.v,1587405885,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/clock_div.v,,DFF,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/clock_div.v,1587334589,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/coords_to_tables.v,,clock_divider;tff,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/coords_to_tables.v,1587521075,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/counters_to_coords.v,,counter_to_tables;within_bounds,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/counters_to_coords.v,1587659572,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/display_memory.v,,counters_to_coords,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/display_memory.v,1587608271,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/display_mux.v,,display_memory,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/display_mux.v,1587342223,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/hvcounter.v,,display_mux,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/hvcounter.v,1587339759,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/hvsync.v,,hvcounter,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/hvsync.v,1587341329,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/pixel_coords_to_addr.v,,hvsync,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/pixel_coords_to_addr.v,1587316980,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/ppu.v,,pixel_coords_to_addr,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/ppu.v,1587674447,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/rgb_slicer.v,,ppu,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/ppu_regfile.v,1587921695,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/ppu_regfile_sim.v,,ppu_regfile,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/rgb_slicer.v,1587407587,verilog,,C:/Users/jc170/Documents/Vivado Projects/7seg_controller/7seg_controller.srcs/sources_1/new/seven_segment.v,,rgb_slicer,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/snes_controller.v,1588003800,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/snes_sim.v,,snes_clock_divider;snes_controller,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/sprite_memory.v,1587662596,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/tile_coords_to_addr.v,,sprite_memory,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/tile_coords_to_addr.v,1587508280,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/tileset_memory.v,,tile_coords_to_addr,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/tileset_memory.v,1587608259,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/top.v,,tileset_memory,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/top.v,1587673578,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/transparency_detection.v,,top,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/transparency_detection.v,1587663515,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/vblank.v,,transparency_detection,,,,,,,,
C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/vblank.v,1587675139,verilog,,C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/vga_controller_testbench.v,,vblank,,,,,,,,
