#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x646697f08630 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x646697f300b0_0 .net "CFG_BAUD_RATE", 3 0, v0x646697f0d1a0_0;  1 drivers
v0x646697f30190_0 .net "CFG_STOP_BITS", 1 0, v0x646697f2daa0_0;  1 drivers
v0x646697f302a0_0 .net "RXD_in", 0 0, v0x646697f2d9e0_0;  1 drivers
v0x646697f30390_0 .net "RX_DATA", 7 0, v0x646697f2eea0_0;  1 drivers
v0x646697f30480_0 .net "RX_DATA_VALID", 0 0, v0x646697f2ef90_0;  1 drivers
v0x646697f305c0_0 .net "RX_PARITY_ERROR", 0 0, v0x646697f2f100_0;  1 drivers
v0x646697f306b0_0 .net "START_STB", 0 0, v0x646697f2ded0_0;  1 drivers
v0x646697f307a0_0 .net "TXD_out", 0 0, v0x646697f2f330_0;  1 drivers
v0x646697f30890_0 .net "TX_DATA", 7 0, v0x646697f2e050_0;  1 drivers
v0x646697f30950_0 .net "clock", 0 0, v0x646697f2e130_0;  1 drivers
v0x646697f30a40_0 .net "reset", 0 0, v0x646697f2e1f0_0;  1 drivers
S_0x646697f087c0 .scope module, "P0" "probador" 2 40, 3 1 0, S_0x646697f08630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "START_STB";
    .port_info 3 /OUTPUT 1 "CFG_PARITY";
    .port_info 4 /OUTPUT 1 "RXD_in";
    .port_info 5 /OUTPUT 8 "TX_DATA";
    .port_info 6 /OUTPUT 2 "CFG_STOP_BITS";
    .port_info 7 /OUTPUT 4 "CFG_BAUD_RATE";
    .port_info 8 /INPUT 1 "RX_DATA_VALID";
    .port_info 9 /INPUT 1 "RX_PARITY_ERROR";
    .port_info 10 /INPUT 1 "TXD_out";
    .port_info 11 /INPUT 8 "RX_DATA";
v0x646697f0d1a0_0 .var "CFG_BAUD_RATE", 3 0;
v0x646697f2d9e0_0 .var "CFG_PARITY", 0 0;
v0x646697f2daa0_0 .var "CFG_STOP_BITS", 1 0;
v0x646697f2db60_0 .var "RXD_in", 0 0;
v0x646697f2dc20_0 .net "RX_DATA", 7 0, v0x646697f2eea0_0;  alias, 1 drivers
v0x646697f2dd50_0 .net "RX_DATA_VALID", 0 0, v0x646697f2ef90_0;  alias, 1 drivers
v0x646697f2de10_0 .net "RX_PARITY_ERROR", 0 0, v0x646697f2f100_0;  alias, 1 drivers
v0x646697f2ded0_0 .var "START_STB", 0 0;
v0x646697f2df90_0 .net "TXD_out", 0 0, v0x646697f2f330_0;  alias, 1 drivers
v0x646697f2e050_0 .var "TX_DATA", 7 0;
v0x646697f2e130_0 .var "clock", 0 0;
v0x646697f2e1f0_0 .var "reset", 0 0;
S_0x646697f2e430 .scope module, "U0" "UART" 2 23, 4 1 0, S_0x646697f08630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "TXD_out";
    .port_info 1 /OUTPUT 1 "RX_DATA_VALID";
    .port_info 2 /OUTPUT 8 "RX_DATA";
    .port_info 3 /OUTPUT 1 "RX_PARITY_ERROR";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "START_STB";
    .port_info 7 /INPUT 8 "TX_DATA";
    .port_info 8 /INPUT 1 "CFG_PARITY";
    .port_info 9 /INPUT 2 "CFG_STOP_BITS";
    .port_info 10 /INPUT 4 "CFG_BAUD_RATE";
    .port_info 11 /INPUT 1 "RXD_in";
P_0x646697f2e5e0 .param/l "DATOS" 1 4 43, C4<010>;
P_0x646697f2e620 .param/l "IDLE" 1 4 41, C4<000>;
P_0x646697f2e660 .param/l "INICIO" 1 4 42, C4<001>;
P_0x646697f2e6a0 .param/l "PARADA" 1 4 45, C4<100>;
P_0x646697f2e6e0 .param/l "PARIDAD" 1 4 44, C4<011>;
P_0x646697f2e720 .param/l "RECEPCION" 1 4 46, C4<101>;
v0x646697f2ebe0_0 .net "CFG_BAUD_RATE", 3 0, v0x646697f0d1a0_0;  alias, 1 drivers
v0x646697f2ecc0_0 .net "CFG_PARITY", 0 0, v0x646697f2d9e0_0;  alias, 1 drivers
v0x646697f2ed60_0 .net "CFG_STOP_BITS", 1 0, v0x646697f2daa0_0;  alias, 1 drivers
o0x7056967a0498 .functor BUFZ 1, C4<z>; HiZ drive
v0x646697f2ee00_0 .net "RXD_in", 0 0, o0x7056967a0498;  0 drivers
v0x646697f2eea0_0 .var "RX_DATA", 7 0;
v0x646697f2ef90_0 .var "RX_DATA_VALID", 0 0;
v0x646697f2f060_0 .var "RX_DATA_siguiente", 7 0;
v0x646697f2f100_0 .var "RX_PARITY_ERROR", 0 0;
v0x646697f2f1d0_0 .net "START_STB", 0 0, v0x646697f2ded0_0;  alias, 1 drivers
v0x646697f2f330_0 .var "TXD_out", 0 0;
v0x646697f2f400_0 .net "TX_DATA", 7 0, v0x646697f2e050_0;  alias, 1 drivers
v0x646697f2f4d0_0 .var "baud_counter", 9 0;
v0x646697f2f570_0 .var "baud_counter_siguiente", 9 0;
v0x646697f2f610_0 .net "clock", 0 0, v0x646697f2e130_0;  alias, 1 drivers
v0x646697f2f6e0_0 .var "conteo_bit_emisor", 8 0;
v0x646697f2f7a0_0 .var "conteo_bit_emisor_siguiente", 8 0;
v0x646697f2f880_0 .var "conteo_bit_receptor", 4 0;
v0x646697f2f960_0 .var "conteo_bit_receptor_siguiente", 4 0;
v0x646697f2fa40_0 .var "estado_emisor", 2 0;
v0x646697f2fb20_0 .var "estado_receptor", 1 0;
v0x646697f2fc00_0 .var "proximo_estado_emisor", 2 0;
v0x646697f2fce0_0 .var "proximo_estado_receptor", 1 0;
v0x646697f2fdc0_0 .net "reset", 0 0, v0x646697f2e1f0_0;  alias, 1 drivers
v0x646697f2fe90_0 .var "siguiente_TXD_out", 0 0;
E_0x646697ef53d0/0 .event anyedge, v0x646697f2fa40_0, v0x646697f2f6e0_0, v0x646697f2f4d0_0, v0x646697f2ded0_0;
E_0x646697ef53d0/1 .event anyedge, v0x646697f0d1a0_0, v0x646697f2f570_0, v0x646697f2f7a0_0, v0x646697f2e050_0;
E_0x646697ef53d0/2 .event anyedge, v0x646697f2df90_0, v0x646697f2d9e0_0, v0x646697f2daa0_0, v0x646697f2fb20_0;
E_0x646697ef53d0/3 .event anyedge, v0x646697f2ee00_0, v0x646697f2f880_0, v0x646697f2f960_0;
E_0x646697ef53d0 .event/or E_0x646697ef53d0/0, E_0x646697ef53d0/1, E_0x646697ef53d0/2, E_0x646697ef53d0/3;
E_0x646697ef2790 .event posedge, v0x646697f2e130_0;
    .scope S_0x646697f2e430;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x646697f2fa40_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x646697f2e430;
T_1 ;
    %wait E_0x646697ef2790;
    %load/vec4 v0x646697f2fdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x646697f2fc00_0;
    %assign/vec4 v0x646697f2fa40_0, 0;
    %load/vec4 v0x646697f2f7a0_0;
    %assign/vec4 v0x646697f2f6e0_0, 0;
    %load/vec4 v0x646697f2fe90_0;
    %assign/vec4 v0x646697f2f330_0, 0;
    %load/vec4 v0x646697f2f570_0;
    %assign/vec4 v0x646697f2f4d0_0, 0;
    %load/vec4 v0x646697f2fce0_0;
    %assign/vec4 v0x646697f2fb20_0, 0;
    %load/vec4 v0x646697f2f960_0;
    %assign/vec4 v0x646697f2f880_0, 0;
    %load/vec4 v0x646697f2f060_0;
    %load/vec4 v0x646697f2f880_0;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x646697f2f880_0;
    %assign/vec4/off/d v0x646697f2eea0_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x646697f2fa40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x646697f2f6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x646697f2f330_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x646697f2f4d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x646697f2fa40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x646697f2f880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x646697f2eea0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x646697f2e430;
T_2 ;
    %wait E_0x646697ef53d0;
    %load/vec4 v0x646697f2fa40_0;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %load/vec4 v0x646697f2f6e0_0;
    %store/vec4 v0x646697f2f7a0_0, 0, 9;
    %load/vec4 v0x646697f2f4d0_0;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2fa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x646697f2f1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
T_2.6 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x646697f2f7a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x646697f2f400_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x646697f2f7a0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %load/vec4 v0x646697f2f7a0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x646697f2f7a0_0, 0, 9;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %vpi_call 4 133 "$display", "Out Value= %b", v0x646697f2f330_0 {0 0 0};
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x646697f2ecc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call 4 144 "$display", "Out Value= %b", v0x646697f2f330_0 {0 0 0};
    %load/vec4 v0x646697f2f400_0;
    %xor/r;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.19 ;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.21 ;
T_2.17 ;
T_2.14 ;
    %load/vec4 v0x646697f2ecc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x646697f2f400_0;
    %xor/r;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.27 ;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.29 ;
T_2.25 ;
T_2.22 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646697f2fe90_0, 0, 1;
    %load/vec4 v0x646697f2ed60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.32, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
T_2.32 ;
T_2.30 ;
    %load/vec4 v0x646697f2ed60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 2, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.36, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x646697f2fc00_0, 0, 3;
T_2.36 ;
T_2.34 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x646697f2fb20_0;
    %pad/u 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %jmp T_2.40;
T_2.38 ;
    %load/vec4 v0x646697f2ee00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.41, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x646697f2fce0_0, 0, 2;
T_2.41 ;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v0x646697f2f880_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.43, 5;
    %load/vec4 v0x646697f2ee00_0;
    %ix/getv 4, v0x646697f2f880_0;
    %store/vec4 v0x646697f2f060_0, 4, 1;
T_2.43 ;
    %load/vec4 v0x646697f2f4d0_0;
    %pad/u 32;
    %load/vec4 v0x646697f2ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.45, 4;
    %load/vec4 v0x646697f2f960_0;
    %addi 1, 0, 5;
    %store/vec4 v0x646697f2f960_0, 0, 5;
    %load/vec4 v0x646697f2f880_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.47, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x646697f2fce0_0, 0, 2;
T_2.47 ;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0x646697f2f570_0;
    %addi 1, 0, 10;
    %store/vec4 v0x646697f2f570_0, 0, 10;
T_2.46 ;
    %jmp T_2.40;
T_2.40 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x646697f087c0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x646697f2e130_0;
    %inv;
    %store/vec4 v0x646697f2e130_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x646697f087c0;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x646697f2daa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2e1f0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x646697f0d1a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2d9e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646697f2e1f0_0, 0, 1;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x646697f2e050_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646697f2ded0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646697f2ded0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 41 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x646697f08630;
T_5 ;
    %vpi_call 2 17 "$dumpfile", "resultados.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x646697f08630 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "./probador.v";
    "./UART.v";
