# Virtex-7 GTY to DDR4 via AXI DMA - Tam TasarÄ±m

Bu proje, Virtex-7 FPGA Ã¼zerinde GTY transceiver'dan gelen yÃ¼ksek hÄ±zlÄ± seriyi AXI DMA Stream kullanarak DDR4 belleÄŸe yazan tam bir donanÄ±m tasarÄ±mÄ±dÄ±r.

## ðŸ“‹ Ä°Ã§erik

```
virtex7_gty_dma_ddr4/
â”œâ”€â”€ README.md                    # Bu dosya
â”œâ”€â”€ create_project.tcl           # Vivado proje oluÅŸturma scripti
â”œâ”€â”€ gty_to_axis_bridge.v        # GTY RX -> AXI-Stream bridge modÃ¼lÃ¼
â”œâ”€â”€ dma_control.c                # MicroBlaze kontrol yazÄ±lÄ±mÄ±
â””â”€â”€ constraints.xdc              # Pin atamalarÄ± ve timing constraints
```

## ðŸŽ¯ TasarÄ±m Ã–zeti

### Veri AkÄ±ÅŸ Yolu
```
GTY RX â†’ AXI-Stream Bridge â†’ AXIS FIFO â†’ AXI DMA (S2MM) â†’ DDR4 Memory
```

### DonanÄ±m BileÅŸenleri

1. **GTY Transceiver** - 10G seri veri alÄ±cÄ±
   - 64-bit user data geniÅŸliÄŸi
   - 156.25 MHz user clock
   - 64B/66B encoding

2. **AXI-Stream Bridge** - Ã–zel Verilog modÃ¼lÃ¼
   - GTY RX data â†’ AXI4-Stream dÃ¶nÃ¼ÅŸÃ¼mÃ¼
   - Paket oluÅŸturma (TLAST sinyali)
   - Flow control (TREADY/TVALID)

3. **AXIS Data FIFO** - Clock domain crossing
   - 16K derinlik
   - Async FIFO (GTY 156.25MHz â†’ AXI 100MHz)
   - Back-pressure yÃ¶netimi

4. **AXI DMA** - Stream to Memory Map
   - S2MM (Stream to Memory Mapped) modu
   - 512-bit DDR4 veri yolu
   - Burst transfer (256 beat)

5. **DDR4 Controller** - Xilinx MIG IP
   - 64-bit data width
   - AXI4 interface
   - 2400 MT/s (1200 MHz)

6. **MicroBlaze** - Kontrol iÅŸlemcisi
   - DMA programlama
   - Transfer yÃ¶netimi
   - Monitoring

## ðŸš€ Kurulum ve KullanÄ±m

### 1. Proje OluÅŸturma

Vivado'yu aÃ§Ä±n ve TCL console'dan:

```tcl
cd C:/Users/murat/Documents/GitHub/VIVADO_DOCS/virtex7_gty_dma_ddr4
source create_project.tcl
```

### 2. DonanÄ±m Ã–zelleÅŸtirme

#### Board'a GÃ¶re DeÄŸiÅŸtirilmesi Gerekenler:

**a) FPGA Part:**
- `create_project.tcl` dosyasÄ±nda `part_name` deÄŸiÅŸkenini deÄŸiÅŸtirin
- Ã–rnek: `xc7vx485tffg1761-2` â†’ sizin board'unuzun part numarasÄ±

**b) Pin AtamalarÄ±:**
- `constraints.xdc` dosyasÄ±ndaki tÃ¼m pin numaralarÄ±nÄ± board'unuza gÃ¶re gÃ¼ncelleyin
- Ã–zellikle:
  - GTY RX/TX pinleri
  - System clock pinleri  
  - DDR4 pinleri (MIG wizard'dan alÄ±nabilir)
  - UART ve GPIO pinleri

**c) GTY KonfigÃ¼rasyonu:**
- Block Design'da GTY Wizard'Ä± aÃ§Ä±n
- Line rate, encoding, protocol ayarlarÄ±nÄ± yapÄ±n
- RefClk frekansÄ±nÄ± board'unuza gÃ¶re ayarlayÄ±n

**d) DDR4 KonfigÃ¼rasyonu:**
- MIG wizard'Ä± aÃ§Ä±n
- Board'unuzdaki DDR4 chip'e gÃ¶re ayarlayÄ±n
- Pin assignment'Ä± MIG'den export edin

### 3. Synthesis ve Implementation

```tcl
# Vivado GUI veya TCL:
launch_runs synth_1 -jobs 8
wait_on_run synth_1

launch_runs impl_1 -jobs 8
wait_on_run impl_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
```

### 4. YazÄ±lÄ±m GeliÅŸtirme

#### a) Vitis IDE ile:

1. Hardware platform export et:
   ```tcl
   write_hw_platform -fixed -include_bit -force -file ./gty_dma_system.xsa
   ```

2. Vitis'te yeni platform projesi oluÅŸtur
3. `dma_control.c` dosyasÄ±nÄ± application project'e ekle
4. BSP'de `xaxidma` ve `xgpio` driver'larÄ±nÄ± enable et
5. Build ve debug

#### b) SDK ile (Vivado 2019.2 ve Ã¶ncesi):

1. File â†’ Export â†’ Export Hardware
2. File â†’ Launch SDK
3. File â†’ New â†’ Application Project
4. `dma_control.c` dosyasÄ±nÄ± src/ klasÃ¶rÃ¼ne kopyala
5. BSP settings'de driver'larÄ± ekle

### 5. Test ve Debug

#### Hardware Debug:

```tcl
# ILA (Integrated Logic Analyzer) ekle:
- GTY RX data bus
- AXIS FIFO interface
- AXI DMA S2MM interface
- DDR4 write interface
```

#### Software Debug:

1. UART Ã¼zerinden MicroBlaze'e baÄŸlan (115200 baud)
2. Program Ã§alÄ±ÅŸtÄ±r
3. Transfer istatistiklerini izle:
   ```
   >>> Transfer #100 tamamlandÄ± | Adres: 0x80100000 | Toplam: 100 MB
   ```

## ðŸ“Š Performans

### Teorik Maksimum:
- **GTY Line Rate:** 10.3125 Gb/s
- **Effective Data Rate:** ~9.7 Gb/s (64B/66B overhead)
- **DDR4 Bandwidth:** 38.4 GB/s (read+write combined)
- **AXI DMA Throughput:** ~6.4 GB/s (512-bit @ 100MHz)

### Beklenen Performans:
- **Sustained Throughput:** 800-1000 MB/s
- **Burst Throughput:** 1.2 GB/s
- **Latency:** <100 Î¼s (first byte)

### Performans Optimizasyonu:

1. **AXI DMA Burst Size:** 256'ya Ã§Ä±karÄ±n
2. **DDR4 Frequency:** 2400 MT/s â†’ 2666 MT/s
3. **AXIS FIFO Depth:** 16K â†’ 32K (daha fazla buffering)
4. **AXI SmartConnect:** Routing optimize edin

## ðŸ”§ Sorun Giderme

### GTY Lock AlamÄ±yor:
- RefClk frekansÄ±nÄ± kontrol edin
- RX equalizer ayarlarÄ±nÄ± optimize edin
- Loopback modunda test edin

### DMA Transfer BaÅŸlamÄ±yor:
- S_AXIS_S2MM sinyallerini ILA ile kontrol edin
- TVALID, TREADY handshake'i doÄŸrulayÄ±n
- DDR4 controller'Ä±n init_calib_complete sinyalini kontrol edin

### Veri BÃ¼tÃ¼nlÃ¼ÄŸÃ¼ HatasÄ±:
- Cache coherency kontrol edin (flush/invalidate)
- AXI SmartConnect QoS ayarlarÄ±nÄ± kontrol edin
- Timing violation var mÄ± kontrol edin (timing report)

## ðŸ“š Referanslar

### Xilinx DokÃ¼manlarÄ±:
- **UG471** - 7 Series FPGAs SelectIO Resources
- **UG476** - 7 Series FPGAs GTX/GTH Transceivers
- **PG021** - AXI DMA LogiCORE IP Product Guide
- **PG022** - AXI4-Stream Infrastructure IP Product Guide
- **PG150** - DDR4 Memory Interface Solution

### Ã–rnek TasarÄ±mlar:
```
vivado-examples/Vivado-Design-Tutorials-2025.2/UltraScalePlus/DFX/
vivado-examples/Vivado-Design-Tutorials-2025.2/Versal/Memory_and_NoC/
```

## ðŸ’¡ GeliÅŸtirme Ã–nerileri

### 1. Multi-Channel GTY:
- 4 kanal GTY â†’ 4x AXI DMA â†’ DDR4
- Total bandwidth: ~4 GB/s

### 2. DMA Interrupt KullanÄ±mÄ±:
- Polling yerine interrupt
- CPU overhead azaltma

### 3. Scatter-Gather DMA:
- Ring buffer yÃ¶netimi
- Otomatik buffer switching

### 4. High-Level Synthesis (HLS):
- Data processing pipeline ekleme
- GTY ile DMA arasÄ± Ã¶n iÅŸleme

### 5. NoC Integration (Versal):
- AXI NoC ile bandwidth artÄ±ÅŸÄ±
- Multi-master support

## ðŸ“ž Destek

Bu tasarÄ±m RAG sistemi Ã¼zerinden oluÅŸturulmuÅŸtur. SorularÄ±nÄ±z iÃ§in:
- Vivado Agent'Ä± kullanÄ±n: `python vivado_agent.py`
- Xilinx documentation arÅŸivine bakÄ±n

## ðŸ“„ Lisans

Bu Ã¶rnek tasarÄ±m eÄŸitim amaÃ§lÄ±dÄ±r. Xilinx IP'leri iÃ§in geÃ§erli lisans koÅŸullarÄ± geÃ§erlidir.

---

**Son GÃ¼ncelleme:** 18 Ocak 2026
**Vivado Versiyonu:** 2025.2
**Hedef FPGA:** Virtex-7 (VC707, VCU108, vb.)
