# MIPS-Verilog
MIPS architecture implemented in Verilog.
<hr/>

# A 5-stage Pipelined MISP32 Processor
![MIPS](https://user-images.githubusercontent.com/93030419/215577717-bc5c4d0b-d224-41eb-86b9-c2acf24af725.jpg)
