\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___defines}}{}
\item \contentsline{section}{H\+AL A\+DC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+EC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_e_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+O\+MP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+O\+R\+T\+EX Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_r_t_e_x___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+RC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_r_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL D\+AC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL D\+MA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_m_a___aliased___defines}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___defines}}{}
\item \contentsline{section}{H\+AL J\+P\+EG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___j_p_e_g___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+Y\+S\+C\+FG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_y_s_c_f_g___aliased___defines}}{}
\item \contentsline{section}{LL F\+MC Aliased Defines maintained for compatibility purpose}{\pageref{group___l_l___f_m_c___aliased___defines}}{}
\item \contentsline{section}{LL F\+S\+MC Aliased Defines maintained for legacy purpose}{\pageref{group___l_l___f_s_m_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL G\+P\+IO Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___g_p_i_o___aliased___macros}}{}
\item \contentsline{section}{H\+AL H\+R\+T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___macros}}{}
\item \contentsline{section}{H\+AL I2C Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL I\+R\+DA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___defines}}{}
\item \contentsline{section}{H\+AL I\+W\+DG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___defines}}{}
\item \contentsline{section}{H\+AL L\+P\+T\+IM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___defines}}{}
\item \contentsline{section}{H\+AL N\+A\+ND Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_a_n_d___aliased___defines}}{}
\item \contentsline{section}{H\+AL N\+OR Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_o_r___aliased___defines}}{}
\item \contentsline{section}{H\+AL O\+P\+A\+MP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___defines}}{}
\item \contentsline{section}{H\+AL I2S Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___defines}}{}
\item \contentsline{section}{H\+AL P\+C\+C\+A\+RD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_c_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{H\+AL R\+TC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL S\+M\+A\+R\+T\+C\+A\+RD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___defines}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___defines}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___defines}}{}
\item \contentsline{section}{H\+AL T\+SC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_s_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___defines}}{}
\item \contentsline{section}{H\+AL U\+S\+A\+RT Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___defines}}{}
\item \contentsline{section}{H\+AL W\+W\+DG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___w_w_d_g___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+AN Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_a_n___aliased___defines}}{}
\item \contentsline{section}{H\+AL E\+TH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___defines}}{}
\item \contentsline{section}{H\+AL D\+C\+MI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_c_m_i___aliased___defines}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___c_r_y_p___aliased___functions}}{}
\item \contentsline{section}{H\+AL H\+A\+SH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_a_s_h___aliased___functions}}{}
\item \contentsline{section}{H\+AL Generic Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___aliased___functions}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___functions}}{}
\item \contentsline{section}{H\+AL I2C Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___functions}}{}
\item \contentsline{section}{H\+AL P\+WR Aliased maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___functions}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___functions}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___functions}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___functions}}{}
\item \contentsline{section}{H\+AL L\+T\+DC Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___functions}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___functions}}{}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___macros}}{}
\item \contentsline{section}{H\+AL Generic Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___aliased___macros}}{}
\item \contentsline{section}{H\+AL A\+DC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL D\+AC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL D\+B\+G\+M\+CU Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_b_g_m_c_u___aliased___macros}}{}
\item \contentsline{section}{H\+AL C\+O\+MP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___macros}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___macros}}{}
\item \contentsline{section}{H\+AL I2C Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL I2S Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___macros}}{}
\item \contentsline{section}{H\+AL I\+R\+DA Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___macros}}{}
\item \contentsline{section}{H\+AL I\+W\+DG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___macros}}{}
\item \contentsline{section}{H\+AL L\+P\+T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___macros}}{}
\item \contentsline{section}{H\+AL O\+P\+A\+MP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___macros}}{}
\item \contentsline{section}{H\+AL P\+WR Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased___macros}}{}
\item \contentsline{section}{H\+AL R\+CC Aliased maintained for legacy purpose}{\pageref{group___h_a_l___r_c_c___aliased}}{}
\item \contentsline{section}{H\+AL R\+NG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_n_g___aliased___macros}}{}
\item \contentsline{section}{H\+AL R\+TC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL SD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_d___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+M\+A\+R\+T\+C\+A\+RD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___macros}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___macros}}{}
\item \contentsline{section}{H\+AL U\+S\+A\+RT Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___macros}}{}
\item \contentsline{section}{H\+AL U\+SB Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_b___aliased___macros}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___macros}}{}
\item \contentsline{section}{H\+AL E\+TH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___macros}}{}
\item \contentsline{section}{H\+AL L\+T\+DC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+AI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_a_i___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+P\+D\+I\+F\+RX Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_d_i_f_r_x___aliased___macros}}{}
\item \contentsline{section}{H\+AL H\+R\+T\+IM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___functions}}{}
\item \contentsline{section}{H\+AL Q\+S\+PI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___q_s_p_i___aliased___macros}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___macros}}{}
\item \contentsline{section}{C\+M\+S\+IS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f7xx\+\_\+system}{\pageref{group__stm32f7xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f7xx___system___private___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f7xx___system___private___types_definitions}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f7xx___system___private___defines}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f7xx___system___private___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f7xx___system___private___variables}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f7xx___system___private___function_prototypes}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f7xx___system___private___functions}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_f7xx___system___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___s_t_m32_f7xx___system___exported___variables}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_f7xx___system___exported___constants}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_f7xx___system___exported___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_f7xx___system___exported___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f7xx}{\pageref{group__stm32f7xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group___device___included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group___exported__macro}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+I\+S\+\_\+\+Device}{\pageref{group___c_m_s_i_s___device}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f767xx}{\pageref{group__stm32f767xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver}{\pageref{group___s_t_m32_f7xx___h_a_l___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI}{\pageref{group___e_x_t_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Exported Types}{\pageref{group___e_x_t_i___exported___types}}{}
\item \contentsline{section}{E\+X\+TI Exported Constants}{\pageref{group___e_x_t_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Line}{\pageref{group___e_x_t_i___line}}{}
\item \contentsline{section}{E\+X\+TI Mode}{\pageref{group___e_x_t_i___mode}}{}
\item \contentsline{section}{E\+X\+TI Trigger}{\pageref{group___e_x_t_i___trigger}}{}
\item \contentsline{section}{E\+X\+TI G\+P\+I\+O\+Sel}{\pageref{group___e_x_t_i___g_p_i_o_sel}}{}
\item \contentsline{section}{E\+X\+TI Exported Macros}{\pageref{group___e_x_t_i___exported___macros}}{}
\item \contentsline{section}{E\+X\+TI Private Constants}{\pageref{group___e_x_t_i___private___constants}}{}
\item \contentsline{section}{E\+X\+TI Private Macros}{\pageref{group___e_x_t_i___private___macros}}{}
\item \contentsline{section}{E\+X\+TI Exported Functions}{\pageref{group___e_x_t_i___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration functions}{\pageref{group___e_x_t_i___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___e_x_t_i___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+Ex}{\pageref{group___g_p_i_o_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Constants}{\pageref{group___g_p_i_o_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Alternate Function Selection}{\pageref{group___g_p_i_o___alternate__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Macros}{\pageref{group___g_p_i_o_ex___exported___macros}}{}
\item \contentsline{section}{G\+P\+IO Exported Functions}{\pageref{group___g_p_i_o_ex___exported___functions}}{}
\item \contentsline{section}{G\+P\+IO Private Constants}{\pageref{group___g_p_i_o_ex___private___constants}}{}
\item \contentsline{section}{G\+P\+IO Private Macros}{\pageref{group___g_p_i_o_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Get Port Index}{\pageref{group___g_p_i_o_ex___get___port___index}}{}
\item \contentsline{section}{G\+P\+IO Check Alternate Function}{\pageref{group___g_p_i_o_ex___i_s___alternat__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Private Functions}{\pageref{group___g_p_i_o_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL}{\pageref{group___h_a_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+AL Exported Constants}{\pageref{group___h_a_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tick Frequency}{\pageref{group___h_a_l___t_i_c_k___f_r_e_q}}{}
\item \contentsline{section}{Boot Mode}{\pageref{group___s_y_s_c_f_g___boot_mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL Exported Macros}{\pageref{group___h_a_l___exported___macros}}{}
\item \contentsline{section}{H\+AL Private Macros}{\pageref{group___h_a_l___private___macros}}{}
\item \contentsline{section}{H\+AL Private Variables}{\pageref{group___h_a_l___private___variables}}{}
\item \contentsline{section}{H\+AL Private Constants}{\pageref{group___h_a_l___private___constants}}{}
\item \contentsline{section}{H\+AL Exported Functions}{\pageref{group___h_a_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization Functions}{\pageref{group___h_a_l___exported___functions___group1}}{}
\item \contentsline{section}{H\+AL Control functions}{\pageref{group___h_a_l___exported___functions___group2}}{}
\item \contentsline{section}{H\+A\+L\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___h_a_l___exported___variables}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX}{\pageref{group___c_o_r_t_e_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cortex Exported Types}{\pageref{group___c_o_r_t_e_x___exported___types}}{}
\item \contentsline{section}{C\+O\+R\+T\+EX Exported Constants}{\pageref{group___c_o_r_t_e_x___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX Preemption Priority Group}{\pageref{group___c_o_r_t_e_x___preemption___priority___group}}{}
\item \contentsline{section}{C\+O\+R\+T\+EX \+\_\+\+Sys\+Tick clock source}{\pageref{group___c_o_r_t_e_x___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX Private Macros}{\pageref{group___c_o_r_t_e_x___private___macros}}{}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_o_r_t_e_x___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___c_o_r_t_e_x___exported___functions___group1}}{}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___c_o_r_t_e_x___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA}{\pageref{group___d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Exported Types}{\pageref{group___d_m_a___exported___types}}{}
\item \contentsline{section}{D\+MA Exported Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Error Code}{\pageref{group___d_m_a___error___code}}{}
\item \contentsline{section}{D\+MA Data transfer direction}{\pageref{group___d_m_a___data__transfer__direction}}{}
\item \contentsline{section}{D\+MA Peripheral incremented mode}{\pageref{group___d_m_a___peripheral__incremented__mode}}{}
\item \contentsline{section}{D\+MA Memory incremented mode}{\pageref{group___d_m_a___memory__incremented__mode}}{}
\item \contentsline{section}{D\+MA Peripheral data size}{\pageref{group___d_m_a___peripheral__data__size}}{}
\item \contentsline{section}{D\+MA Memory data size}{\pageref{group___d_m_a___memory__data__size}}{}
\item \contentsline{section}{D\+MA mode}{\pageref{group___d_m_a__mode}}{}
\item \contentsline{section}{D\+MA Priority level}{\pageref{group___d_m_a___priority__level}}{}
\item \contentsline{section}{D\+MA F\+I\+FO direct mode}{\pageref{group___d_m_a___f_i_f_o__direct__mode}}{}
\item \contentsline{section}{D\+MA F\+I\+FO threshold level}{\pageref{group___d_m_a___f_i_f_o__threshold__level}}{}
\item \contentsline{section}{D\+MA Memory burst}{\pageref{group___d_m_a___memory__burst}}{}
\item \contentsline{section}{D\+MA Peripheral burst}{\pageref{group___d_m_a___peripheral__burst}}{}
\item \contentsline{section}{D\+MA interrupt enable definitions}{\pageref{group___d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{D\+MA flag definitions}{\pageref{group___d_m_a__flag__definitions}}{}
\item \contentsline{section}{D\+MA Channel selection}{\pageref{group___d_m_a_ex___channel__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Exported Functions}{\pageref{group___d_m_a___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___d_m_a___exported___functions___group1}}{}
\item \contentsline{section}{I/O operation functions}{\pageref{group___d_m_a___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group___d_m_a___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Private Constants}{\pageref{group___d_m_a___private___constants}}{}
\item \contentsline{section}{D\+MA Private Macros}{\pageref{group___d_m_a___private___macros}}{}
\item \contentsline{section}{D\+MA Private Functions}{\pageref{group___d_m_a___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex}{\pageref{group___d_m_a_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex Exported Types}{\pageref{group___d_m_a_ex___exported___types}}{}
\item \contentsline{section}{D\+MA Exported Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Error Code}{\pageref{group___d_m_a___error___code}}{}
\item \contentsline{section}{D\+MA Data transfer direction}{\pageref{group___d_m_a___data__transfer__direction}}{}
\item \contentsline{section}{D\+MA Peripheral incremented mode}{\pageref{group___d_m_a___peripheral__incremented__mode}}{}
\item \contentsline{section}{D\+MA Memory incremented mode}{\pageref{group___d_m_a___memory__incremented__mode}}{}
\item \contentsline{section}{D\+MA Peripheral data size}{\pageref{group___d_m_a___peripheral__data__size}}{}
\item \contentsline{section}{D\+MA Memory data size}{\pageref{group___d_m_a___memory__data__size}}{}
\item \contentsline{section}{D\+MA mode}{\pageref{group___d_m_a__mode}}{}
\item \contentsline{section}{D\+MA Priority level}{\pageref{group___d_m_a___priority__level}}{}
\item \contentsline{section}{D\+MA F\+I\+FO direct mode}{\pageref{group___d_m_a___f_i_f_o__direct__mode}}{}
\item \contentsline{section}{D\+MA F\+I\+FO threshold level}{\pageref{group___d_m_a___f_i_f_o__threshold__level}}{}
\item \contentsline{section}{D\+MA Memory burst}{\pageref{group___d_m_a___memory__burst}}{}
\item \contentsline{section}{D\+MA Peripheral burst}{\pageref{group___d_m_a___peripheral__burst}}{}
\item \contentsline{section}{D\+MA interrupt enable definitions}{\pageref{group___d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{D\+MA flag definitions}{\pageref{group___d_m_a__flag__definitions}}{}
\item \contentsline{section}{D\+MA Channel selection}{\pageref{group___d_m_a_ex___channel__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex Exported Functions}{\pageref{group___d_m_a_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended features functions}{\pageref{group___d_m_a_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Private Macros}{\pageref{group___d_m_a_ex___private___macros}}{}
\item \contentsline{section}{D\+M\+A\+Ex Private Functions}{\pageref{group___d_m_a_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+TH}{\pageref{group___e_t_h}}{}
\item \contentsline{section}{F\+L\+A\+SH}{\pageref{group___f_l_a_s_h}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Types}{\pageref{group___f_l_a_s_h___exported___types}}{}
\item \contentsline{section}{F\+L\+A\+SH Exported Constants}{\pageref{group___f_l_a_s_h___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Error Code}{\pageref{group___f_l_a_s_h___error___code}}{}
\item \contentsline{section}{F\+L\+A\+SH Type Program}{\pageref{group___f_l_a_s_h___type___program}}{}
\item \contentsline{section}{F\+L\+A\+SH Flag definition}{\pageref{group___f_l_a_s_h___flag__definition}}{}
\item \contentsline{section}{F\+L\+A\+SH Interrupt definition}{\pageref{group___f_l_a_s_h___interrupt__definition}}{}
\item \contentsline{section}{F\+L\+A\+SH Program Parallelism}{\pageref{group___f_l_a_s_h___program___parallelism}}{}
\item \contentsline{section}{F\+L\+A\+SH Keys}{\pageref{group___f_l_a_s_h___keys}}{}
\item \contentsline{section}{F\+L\+A\+SH Sectors}{\pageref{group___f_l_a_s_h___sectors}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Macros}{\pageref{group___f_l_a_s_h___exported___macros}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Variables}{\pageref{group___f_l_a_s_h___private___variables}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Constants}{\pageref{group___f_l_a_s_h___private___constants}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Macros}{\pageref{group___f_l_a_s_h___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private macros to check input parameters}{\pageref{group___f_l_a_s_h___i_s___f_l_a_s_h___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private Functions}{\pageref{group___f_l_a_s_h___private___functions}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h___exported___functions___group1}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___f_l_a_s_h___exported___functions___group2}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___f_l_a_s_h___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex}{\pageref{group___f_l_a_s_h_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Types}{\pageref{group___f_l_a_s_h_ex___exported___types}}{}
\item \contentsline{section}{F\+L\+A\+SH Exported Constants}{\pageref{group___f_l_a_s_h_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Type Erase}{\pageref{group___f_l_a_s_h_ex___type___erase}}{}
\item \contentsline{section}{F\+L\+A\+SH Voltage Range}{\pageref{group___f_l_a_s_h_ex___voltage___range}}{}
\item \contentsline{section}{F\+L\+A\+SH W\+RP State}{\pageref{group___f_l_a_s_h_ex___w_r_p___state}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Type}{\pageref{group___f_l_a_s_h_ex___option___type}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes Read Protection}{\pageref{group___f_l_a_s_h_ex___option___bytes___read___protection}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes W\+Watchdog}{\pageref{group___f_l_a_s_h_ex___option___bytes___w_watchdog}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes I\+Watchdog}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_watchdog}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes n\+R\+S\+T\+\_\+\+S\+T\+OP}{\pageref{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes n\+R\+S\+T\+\_\+\+S\+T\+D\+BY}{\pageref{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y}}{}
\item \contentsline{section}{F\+L\+A\+SH I\+W\+DG Counter Freeze in S\+T\+OP}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_t_o_p}}{}
\item \contentsline{section}{F\+L\+A\+SH I\+W\+DG Counter Freeze in S\+T\+A\+N\+D\+BY}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_a_n_d_b_y}}{}
\item \contentsline{section}{F\+L\+A\+SH B\+OR Reset Level}{\pageref{group___f_l_a_s_h_ex___b_o_r___reset___level}}{}
\item \contentsline{section}{F\+L\+A\+SH Boot Address}{\pageref{group___f_l_a_s_h_ex___boot___address}}{}
\item \contentsline{section}{F\+L\+A\+SH Latency}{\pageref{group___f_l_a_s_h___latency}}{}
\item \contentsline{section}{F\+L\+A\+SH Mass Erase bit}{\pageref{group___f_l_a_s_h_ex___mass_erase__bit}}{}
\item \contentsline{section}{F\+L\+A\+SH Sectors}{\pageref{group___f_l_a_s_h_ex___sectors}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Macros}{\pageref{group___f_l_a_s_h___exported___macros}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Macros}{\pageref{group___f_l_a_s_h_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private macros to check input parameters}{\pageref{group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private Functions}{\pageref{group___f_l_a_s_h_ex___private___functions}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Types}{\pageref{group___g_p_i_o___exported___types}}{}
\item \contentsline{section}{G\+P\+IO Exported Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO pins define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{G\+P\+IO mode define}{\pageref{group___g_p_i_o__mode__define}}{}
\item \contentsline{section}{G\+P\+IO speed define}{\pageref{group___g_p_i_o__speed__define}}{}
\item \contentsline{section}{G\+P\+IO pull define}{\pageref{group___g_p_i_o__pull__define}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Macros}{\pageref{group___g_p_i_o___exported___macros}}{}
\item \contentsline{section}{G\+P\+IO Private Constants}{\pageref{group___g_p_i_o___private___constants}}{}
\item \contentsline{section}{G\+P\+IO Private Macros}{\pageref{group___g_p_i_o___private___macros}}{}
\item \contentsline{section}{G\+P\+IO Private Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___g_p_i_o___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___g_p_i_o___exported___functions___group1}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___g_p_i_o___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Exported Types}{\pageref{group___i2_c___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Configuration Structure definition}{\pageref{group___i2_c___configuration___structure__definition}}{}
\item \contentsline{section}{H\+AL state structure definition}{\pageref{group___h_a_l__state__structure__definition}}{}
\item \contentsline{section}{H\+AL mode structure definition}{\pageref{group___h_a_l__mode__structure__definition}}{}
\item \contentsline{section}{I2C Error Code definition}{\pageref{group___i2_c___error___code__definition}}{}
\item \contentsline{section}{I2C handle Structure definition}{\pageref{group___i2_c__handle___structure__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Exported Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Sequential Transfer Options}{\pageref{group___i2_c___x_f_e_r_o_p_t_i_o_n_s}}{}
\item \contentsline{section}{I2C Addressing Mode}{\pageref{group___i2_c___a_d_d_r_e_s_s_i_n_g___m_o_d_e}}{}
\item \contentsline{section}{I2C Dual Addressing Mode}{\pageref{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e}}{}
\item \contentsline{section}{I2C Own Address2 Masks}{\pageref{group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s}}{}
\item \contentsline{section}{I2C General Call Addressing Mode}{\pageref{group___i2_c___g_e_n_e_r_a_l___c_a_l_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e}}{}
\item \contentsline{section}{I2C No-\/\+Stretch Mode}{\pageref{group___i2_c___n_o_s_t_r_e_t_c_h___m_o_d_e}}{}
\item \contentsline{section}{I2C Memory Address Size}{\pageref{group___i2_c___m_e_m_o_r_y___a_d_d_r_e_s_s___s_i_z_e}}{}
\item \contentsline{section}{I2C Transfer Direction Master Point of View}{\pageref{group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n}}{}
\item \contentsline{section}{I2C Reload End Mode}{\pageref{group___i2_c___r_e_l_o_a_d___e_n_d___m_o_d_e}}{}
\item \contentsline{section}{I2C Start or Stop Mode}{\pageref{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e}}{}
\item \contentsline{section}{I2C Interrupt configuration definition}{\pageref{group___i2_c___interrupt__configuration__definition}}{}
\item \contentsline{section}{I2C Flag definition}{\pageref{group___i2_c___flag__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Exported Macros}{\pageref{group___i2_c___exported___macros}}{}
\item \contentsline{section}{I2C Private Constants}{\pageref{group___i2_c___private___constants}}{}
\item \contentsline{section}{I2C Private Macros}{\pageref{group___i2_c___private___macro}}{}
\item \contentsline{section}{I2C Private Functions}{\pageref{group___i2_c___private___functions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___i2_c___exported___functions___group1}}{}
\item \contentsline{section}{Input and Output operation functions}{\pageref{group___i2_c___exported___functions___group2}}{}
\item \contentsline{section}{I\+RQ Handler and Callbacks}{\pageref{group___i2_c___i_r_q___handler__and___callbacks}}{}
\item \contentsline{section}{Peripheral State, Mode and Error functions}{\pageref{group___i2_c___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+C\+Ex}{\pageref{group___i2_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Extended Exported Constants}{\pageref{group___i2_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Extended Analog Filter}{\pageref{group___i2_c_ex___analog___filter}}{}
\item \contentsline{section}{I2C Extended Fast Mode Plus}{\pageref{group___i2_c_ex___fast_mode_plus}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Extended Exported Functions}{\pageref{group___i2_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended features functions}{\pageref{group___i2_c_ex___exported___functions___group1}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Extended Private Constants}{\pageref{group___i2_c_ex___private___constants}}{}
\item \contentsline{section}{I2C Extended Private Macros}{\pageref{group___i2_c_ex___private___macro}}{}
\item \contentsline{section}{I2C Extended Private Functions}{\pageref{group___i2_c_ex___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{P\+CD}{\pageref{group___p_c_d}}{}
\item \contentsline{section}{P\+C\+D\+Ex}{\pageref{group___p_c_d_ex}}{}
\item \contentsline{section}{P\+WR}{\pageref{group___p_w_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Types}{\pageref{group___p_w_r___exported___types}}{}
\item \contentsline{section}{P\+WR Exported Constants}{\pageref{group___p_w_r___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR P\+VD detection level}{\pageref{group___p_w_r___p_v_d__detection__level}}{}
\item \contentsline{section}{P\+WR P\+VD Mode}{\pageref{group___p_w_r___p_v_d___mode}}{}
\item \contentsline{section}{P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode}{\pageref{group___p_w_r___regulator__state__in___s_t_o_p__mode}}{}
\item \contentsline{section}{P\+WR S\+L\+E\+EP mode entry}{\pageref{group___p_w_r___s_l_e_e_p__mode__entry}}{}
\item \contentsline{section}{P\+WR S\+T\+OP mode entry}{\pageref{group___p_w_r___s_t_o_p__mode__entry}}{}
\item \contentsline{section}{P\+WR Regulator Voltage Scale}{\pageref{group___p_w_r___regulator___voltage___scale}}{}
\item \contentsline{section}{P\+WR Flag}{\pageref{group___p_w_r___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Macro}{\pageref{group___p_w_r___exported___macro}}{}
\item \contentsline{section}{P\+WR Private Constants}{\pageref{group___p_w_r___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR P\+VD E\+X\+TI Line}{\pageref{group___p_w_r___p_v_d___e_x_t_i___line}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Private Macros}{\pageref{group___p_w_r___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR Private macros to check input parameters}{\pageref{group___p_w_r___i_s___p_w_r___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Functions}{\pageref{group___p_w_r___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___p_w_r___exported___functions___group1}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___p_w_r___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex}{\pageref{group___p_w_r_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Exported Constants}{\pageref{group___p_w_r_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Wake Up Pins}{\pageref{group___p_w_r_ex___wake_up___pins}}{}
\item \contentsline{section}{P\+W\+R\+Ex Regulator state in Under\+Drive mode}{\pageref{group___p_w_r_ex___regulator__state__in___under_drive__mode}}{}
\item \contentsline{section}{P\+W\+R\+Ex Over Under Drive Flag}{\pageref{group___p_w_r_ex___over___under___drive___flag}}{}
\item \contentsline{section}{P\+W\+R\+Ex Wake Up Pin Flags}{\pageref{group___p_w_r_ex___wakeup___pins___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Exported Macro}{\pageref{group___p_w_r_ex___exported___macro}}{}
\item \contentsline{section}{P\+W\+R\+Ex Private Macros}{\pageref{group___p_w_r_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Private macros to check input parameters}{\pageref{group___p_w_r_ex___i_s___p_w_r___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Exported Functions}{\pageref{group___p_w_r_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___p_w_r_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Exported Types}{\pageref{group___r_c_c___exported___types}}{}
\item \contentsline{section}{R\+CC Exported Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Oscillator Type}{\pageref{group___r_c_c___oscillator___type}}{}
\item \contentsline{section}{R\+CC H\+SE Config}{\pageref{group___r_c_c___h_s_e___config}}{}
\item \contentsline{section}{R\+CC L\+SE Config}{\pageref{group___r_c_c___l_s_e___config}}{}
\item \contentsline{section}{R\+CC H\+SI Config}{\pageref{group___r_c_c___h_s_i___config}}{}
\item \contentsline{section}{R\+CC L\+SI Config}{\pageref{group___r_c_c___l_s_i___config}}{}
\item \contentsline{section}{R\+CC P\+LL Config}{\pageref{group___r_c_c___p_l_l___config}}{}
\item \contentsline{section}{P\+L\+LP Clock Divider}{\pageref{group___r_c_c___p_l_l_p___clock___divider}}{}
\item \contentsline{section}{P\+LL Clock Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{R\+CC System Clock Type}{\pageref{group___r_c_c___system___clock___type}}{}
\item \contentsline{section}{R\+CC System Clock Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{System Clock Source Status}{\pageref{group___r_c_c___system___clock___source___status}}{}
\item \contentsline{section}{R\+CC A\+HB Clock Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{R\+CC A\+P\+B1/\+A\+P\+B2 Clock Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{R\+CC R\+TC Clock Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{R\+CC M\+CO Index}{\pageref{group___r_c_c___m_c_o___index}}{}
\item \contentsline{section}{R\+CC M\+C\+O1 Clock Source}{\pageref{group___r_c_c___m_c_o1___clock___source}}{}
\item \contentsline{section}{R\+CC M\+C\+O2 Clock Source}{\pageref{group___r_c_c___m_c_o2___clock___source}}{}
\item \contentsline{section}{R\+CC M\+C\+O1 Clock Prescaler}{\pageref{group___r_c_c___m_c_ox___clock___prescaler}}{}
\item \contentsline{section}{R\+CC Interrupt}{\pageref{group___r_c_c___interrupt}}{}
\item \contentsline{section}{R\+CC Flags}{\pageref{group___r_c_c___flag}}{}
\item \contentsline{section}{R\+CC L\+SE Drive configurations}{\pageref{group___r_c_c___l_s_e_drive___configuration}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Exported Macros}{\pageref{group___r_c_c___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+H\+B1 Peripheral Clock Enable Disable}{\pageref{group___r_c_c___a_h_b1___clock___enable___disable}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Enable Disable}{\pageref{group___r_c_c___a_p_b1___clock___enable___disable}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Enable Disable}{\pageref{group___r_c_c___a_p_b2___clock___enable___disable}}{}
\item \contentsline{section}{A\+H\+B1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_p_b1___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_p_b2___clock___enable___disable___status}}{}
\item \contentsline{section}{R\+CC Peripheral Clock Force Release}{\pageref{group___r_c_c___peripheral___clock___force___release}}{}
\item \contentsline{section}{A\+P\+B1 Force Release Reset}{\pageref{group___r_c_c___a_p_b1___force___release___reset}}{}
\item \contentsline{section}{A\+P\+B2 Force Release Reset}{\pageref{group___r_c_c___a_p_b2___force___release___reset}}{}
\item \contentsline{section}{R\+CC Peripheral Clock Sleep Enable Disable}{\pageref{group___r_c_c___peripheral___clock___sleep___enable___disable}}{}
\item \contentsline{section}{A\+H\+B1 Peripheral Clock Sleep Enable Disable Status}{\pageref{group___r_c_c___a_h_b1___clock___sleep___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Sleep Enable Disable Status}{\pageref{group___r_c_c___a_p_b1___clock___sleep___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Sleep Enable Disable Status}{\pageref{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status}}{}
\item \contentsline{section}{H\+SI Configuration}{\pageref{group___r_c_c___h_s_i___configuration}}{}
\item \contentsline{section}{L\+SI Configuration}{\pageref{group___r_c_c___l_s_i___configuration}}{}
\item \contentsline{section}{H\+SE Configuration}{\pageref{group___r_c_c___h_s_e___configuration}}{}
\item \contentsline{section}{L\+SE Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{R\+TC Clock Configuration}{\pageref{group___r_c_c___internal___r_t_c___clock___configuration}}{}
\item \contentsline{section}{P\+LL Configuration}{\pageref{group___r_c_c___p_l_l___configuration}}{}
\item \contentsline{section}{P\+LL I2S Configuration}{\pageref{group___r_c_c___p_l_l___i2_s___configuration}}{}
\item \contentsline{section}{Get Clock source}{\pageref{group___r_c_c___get___clock__source}}{}
\item \contentsline{section}{R\+CC Extended M\+C\+Ox Clock Config}{\pageref{group___r_c_c_ex___m_c_ox___clock___config}}{}
\item \contentsline{section}{Flags Interrupts Management}{\pageref{group___r_c_c___flags___interrupts___management}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Private Constants}{\pageref{group___r_c_c___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Bit\+Address Alias}{\pageref{group___r_c_c___bit_address___alias}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c___exported___functions___group1}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_c_c___exported___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Private Macros}{\pageref{group___r_c_c___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Private macros to check input parameters}{\pageref{group___r_c_c___i_s___r_c_c___definitions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex}{\pageref{group___r_c_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Exported Types}{\pageref{group___r_c_c_ex___exported___types}}{}
\item \contentsline{section}{R\+C\+C\+Ex Exported Constants}{\pageref{group___r_c_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Periph Clock Selection}{\pageref{group___r_c_c_ex___periph___clock___selection}}{}
\item \contentsline{section}{R\+C\+C\+Ex P\+L\+L\+S\+A\+IP Clock Divider}{\pageref{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}}{}
\item \contentsline{section}{R\+C\+C\+Ex P\+L\+L\+S\+AI D\+I\+VR}{\pageref{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r}}{}
\item \contentsline{section}{R\+C\+C\+Ex I2S Clock Source}{\pageref{group___r_c_c_ex___i2_s___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex S\+A\+I1 Clock Source}{\pageref{group___r_c_c_ex___s_a_i1___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex S\+A\+I2 Clock Source}{\pageref{group___r_c_c_ex___s_a_i2___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex C\+EC Clock Source}{\pageref{group___r_c_c_ex___c_e_c___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+S\+A\+R\+T1 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t1___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+S\+A\+R\+T2 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t2___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+S\+A\+R\+T3 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t3___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+A\+R\+T4 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t4___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+A\+R\+T5 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t5___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+S\+A\+R\+T6 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t6___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+A\+R\+T7 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t7___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex U\+A\+R\+T8 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t8___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex I2\+C1 Clock Source}{\pageref{group___r_c_c_ex___i2_c1___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex I2\+C2 Clock Source}{\pageref{group___r_c_c_ex___i2_c2___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex I2\+C3 Clock Source}{\pageref{group___r_c_c_ex___i2_c3___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex I2\+C4 Clock Source}{\pageref{group___r_c_c_ex___i2_c4___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex L\+P\+T\+I\+M1 Clock Source}{\pageref{group___r_c_c_ex___l_p_t_i_m1___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex C\+L\+K48 Clock Source}{\pageref{group___r_c_c_ex___c_l_k48___clock___source}}{}
\item \contentsline{section}{R\+C\+C\+Ex T\+IM Prescaler Selection}{\pageref{group___r_c_c_ex___t_i_m___prescaler___selection}}{}
\item \contentsline{section}{R\+C\+C\+Ex S\+D\+M\+M\+C1 Clock Source}{\pageref{group___r_c_c_ex___s_d_m_m_c1___clock___source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Exported Macros}{\pageref{group___r_c_c_ex___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Peripheral\+\_\+\+Clock\+\_\+\+Enable\+\_\+\+Disable}{\pageref{group___r_c_c_ex___peripheral___clock___enable___disable}}{}
\item \contentsline{section}{Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c_ex___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{R\+C\+C\+Ex Force Release Peripheral Reset}{\pageref{group___r_c_c_ex___force___release___peripheral___reset}}{}
\item \contentsline{section}{R\+C\+C\+Ex Peripheral Clock Sleep Enable Disable}{\pageref{group___r_c_c_ex___peripheral___clock___sleep___enable___disable}}{}
\item \contentsline{section}{A\+H\+B/\+A\+PB Peripheral Clock Sleep Enable Disable Status}{\pageref{group___r_c_c___clock___sleep___enable___disable___status}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c_ex___exported___functions___group1}}{}
\item \contentsline{section}{R\+C\+C\+Ex Private Macros}{\pageref{group___r_c_c_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Private macros to check input parameters}{\pageref{group___r_c_c_ex___i_s___r_c_c___definitions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Exported Types}{\pageref{group___t_i_m___exported___types}}{}
\item \contentsline{section}{T\+IM Exported Constants}{\pageref{group___t_i_m___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Clear Input Source}{\pageref{group___t_i_m___clear_input___source}}{}
\item \contentsline{section}{T\+IM D\+MA Base Address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{T\+IM Event Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{T\+IM Input Channel polarity}{\pageref{group___t_i_m___input___channel___polarity}}{}
\item \contentsline{section}{T\+IM E\+TR Polarity}{\pageref{group___t_i_m___e_t_r___polarity}}{}
\item \contentsline{section}{T\+IM E\+TR Prescaler}{\pageref{group___t_i_m___e_t_r___prescaler}}{}
\item \contentsline{section}{T\+IM Counter Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{T\+IM Update Interrupt Flag Remap}{\pageref{group___t_i_m___update___interrupt___flag___remap}}{}
\item \contentsline{section}{T\+IM Clock Division}{\pageref{group___t_i_m___clock_division}}{}
\item \contentsline{section}{T\+IM Output Compare State}{\pageref{group___t_i_m___output___compare___state}}{}
\item \contentsline{section}{T\+IM Auto-\/\+Reload Preload}{\pageref{group___t_i_m___auto_reload_preload}}{}
\item \contentsline{section}{T\+IM Output Fast State}{\pageref{group___t_i_m___output___fast___state}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare State}{\pageref{group___t_i_m___output___compare___n___state}}{}
\item \contentsline{section}{T\+IM Output Compare Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{T\+IM Output Compare Idle State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare Idle State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{T\+IM Input Capture Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{T\+IM Encoder Input Polarity}{\pageref{group___t_i_m___encoder___input___polarity}}{}
\item \contentsline{section}{T\+IM Input Capture Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{T\+IM Input Capture Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{T\+IM One Pulse Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{T\+IM Encoder Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{T\+IM interrupt Definition}{\pageref{group___t_i_m___interrupt__definition}}{}
\item \contentsline{section}{T\+IM Commutation Source}{\pageref{group___t_i_m___commutation___source}}{}
\item \contentsline{section}{T\+IM D\+MA Sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{T\+IM Flag Definition}{\pageref{group___t_i_m___flag__definition}}{}
\item \contentsline{section}{T\+IM Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{T\+IM Clock Source}{\pageref{group___t_i_m___clock___source}}{}
\item \contentsline{section}{T\+IM Clock Polarity}{\pageref{group___t_i_m___clock___polarity}}{}
\item \contentsline{section}{T\+IM Clock Prescaler}{\pageref{group___t_i_m___clock___prescaler}}{}
\item \contentsline{section}{T\+IM Clear Input Polarity}{\pageref{group___t_i_m___clear_input___polarity}}{}
\item \contentsline{section}{T\+IM Clear Input Prescaler}{\pageref{group___t_i_m___clear_input___prescaler}}{}
\item \contentsline{section}{T\+IM O\+S\+SR Off\+State Selection for Run mode state}{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{T\+IM O\+S\+SI Off\+State Selection for Idle mode state}{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{T\+IM Lock level}{\pageref{group___t_i_m___lock__level}}{}
\item \contentsline{section}{T\+IM Break Input Enable}{\pageref{group___t_i_m___break___input__enable__disable}}{}
\item \contentsline{section}{T\+IM Break Input Polarity}{\pageref{group___t_i_m___break___polarity}}{}
\item \contentsline{section}{T\+IM Break input 2 Enable}{\pageref{group___t_i_m___break2___input__enable__disable}}{}
\item \contentsline{section}{T\+IM Break Input 2 Polarity}{\pageref{group___t_i_m___break2___polarity}}{}
\item \contentsline{section}{T\+IM Automatic Output Enable}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{Group Channel 5 and Channel 1, 2 or 3}{\pageref{group___t_i_m___group___channel5}}{}
\item \contentsline{section}{T\+IM Master Mode Selection}{\pageref{group___t_i_m___master___mode___selection}}{}
\item \contentsline{section}{T\+IM Master Mode Selection 2 (T\+R\+G\+O2)}{\pageref{group___t_i_m___master___mode___selection__2}}{}
\item \contentsline{section}{T\+IM Master/\+Slave Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{T\+IM Slave mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{T\+IM Output Compare and P\+WM Modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{T\+IM Trigger Selection}{\pageref{group___t_i_m___trigger___selection}}{}
\item \contentsline{section}{T\+IM Trigger Polarity}{\pageref{group___t_i_m___trigger___polarity}}{}
\item \contentsline{section}{T\+IM Trigger Prescaler}{\pageref{group___t_i_m___trigger___prescaler}}{}
\item \contentsline{section}{T\+IM T\+I1 Input Selection}{\pageref{group___t_i_m___t_i1___selection}}{}
\item \contentsline{section}{T\+IM D\+MA Burst Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{T\+IM D\+MA Handle Index}{\pageref{group___d_m_a___handle__index}}{}
\item \contentsline{section}{T\+IM Capture/\+Compare Channel State}{\pageref{group___channel___c_c___state}}{}
\item \contentsline{section}{T\+IM Break System}{\pageref{group___t_i_m___break___system}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM Exported Macros}{\pageref{group___t_i_m___exported___macros}}{}
\item \contentsline{section}{T\+IM Private Constants}{\pageref{group___t_i_m___private___constants}}{}
\item \contentsline{section}{T\+IM Private Macros}{\pageref{group___t_i_m___private___macros}}{}
\item \contentsline{section}{T\+IM Private Functions}{\pageref{group___t_i_m___private___functions}}{}
\item \contentsline{section}{T\+IM Exported Functions}{\pageref{group___t_i_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Peripheral Control functions}{\pageref{group___t_i_m___exported___functions___group8}}{}
\item \contentsline{section}{T\+IM Callbacks functions}{\pageref{group___t_i_m___exported___functions___group9}}{}
\item \contentsline{section}{T\+IM Peripheral State functions}{\pageref{group___t_i_m___exported___functions___group10}}{}
\item \contentsline{section}{T\+IM Time Base functions}{\pageref{group___t_i_m___exported___functions___group1}}{}
\item \contentsline{section}{T\+IM Output Compare functions}{\pageref{group___t_i_m___exported___functions___group2}}{}
\item \contentsline{section}{T\+IM P\+WM functions}{\pageref{group___t_i_m___exported___functions___group3}}{}
\item \contentsline{section}{T\+IM Input Capture functions}{\pageref{group___t_i_m___exported___functions___group4}}{}
\item \contentsline{section}{T\+IM One Pulse functions}{\pageref{group___t_i_m___exported___functions___group5}}{}
\item \contentsline{section}{T\+IM Encoder functions}{\pageref{group___t_i_m___exported___functions___group6}}{}
\item \contentsline{section}{T\+IM I\+RQ handler management}{\pageref{group___t_i_m___exported___functions___group7}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+Ex}{\pageref{group___t_i_m_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Exported Types}{\pageref{group___t_i_m_ex___exported___types}}{}
\item \contentsline{section}{T\+IM Extended Exported Constants}{\pageref{group___t_i_m_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Remapping}{\pageref{group___t_i_m_ex___remap}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Exported Macros}{\pageref{group___t_i_m_ex___exported___macros}}{}
\item \contentsline{section}{T\+IM Extended Private Macros}{\pageref{group___t_i_m_ex___private___macros}}{}
\item \contentsline{section}{T\+IM Extended Exported Functions}{\pageref{group___t_i_m_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended Timer Hall Sensor functions}{\pageref{group___t_i_m_ex___exported___functions___group1}}{}
\item \contentsline{section}{Extended Timer Complementary Output Compare functions}{\pageref{group___t_i_m_ex___exported___functions___group2}}{}
\item \contentsline{section}{Extended Timer Complementary P\+WM functions}{\pageref{group___t_i_m_ex___exported___functions___group3}}{}
\item \contentsline{section}{Extended Timer Complementary One Pulse functions}{\pageref{group___t_i_m_ex___exported___functions___group4}}{}
\item \contentsline{section}{Extended Peripheral Control functions}{\pageref{group___t_i_m_ex___exported___functions___group5}}{}
\item \contentsline{section}{Extended Callbacks functions}{\pageref{group___t_i_m_ex___exported___functions___group6}}{}
\item \contentsline{section}{Extended Peripheral State functions}{\pageref{group___t_i_m_ex___exported___functions___group7}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+Ex Private Functions}{\pageref{group___t_i_m_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT}{\pageref{group___u_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT Exported Types}{\pageref{group___u_a_r_t___exported___types}}{}
\item \contentsline{section}{U\+A\+RT Exported Constants}{\pageref{group___u_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT State Code Definition}{\pageref{group___u_a_r_t___state___definition}}{}
\item \contentsline{section}{U\+A\+RT Error Definition}{\pageref{group___u_a_r_t___error___definition}}{}
\item \contentsline{section}{U\+A\+RT Number of Stop Bits}{\pageref{group___u_a_r_t___stop___bits}}{}
\item \contentsline{section}{U\+A\+RT Parity}{\pageref{group___u_a_r_t___parity}}{}
\item \contentsline{section}{U\+A\+RT Hardware Flow Control}{\pageref{group___u_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{U\+A\+RT Transfer Mode}{\pageref{group___u_a_r_t___mode}}{}
\item \contentsline{section}{U\+A\+RT State}{\pageref{group___u_a_r_t___state}}{}
\item \contentsline{section}{U\+A\+RT Over Sampling}{\pageref{group___u_a_r_t___over___sampling}}{}
\item \contentsline{section}{U\+A\+RT One Bit Sampling Method}{\pageref{group___u_a_r_t___one_bit___sampling}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature Auto\+Baud Rate Mode}{\pageref{group___u_a_r_t___auto_baud___rate___mode}}{}
\item \contentsline{section}{U\+A\+RT Receiver Timeout}{\pageref{group___u_a_r_t___receiver___timeout}}{}
\item \contentsline{section}{U\+A\+RT Local Interconnection Network mode}{\pageref{group___u_a_r_t___l_i_n}}{}
\item \contentsline{section}{U\+A\+RT L\+IN Break Detection}{\pageref{group___u_a_r_t___l_i_n___break___detection}}{}
\item \contentsline{section}{U\+A\+RT D\+MA Tx}{\pageref{group___u_a_r_t___d_m_a___tx}}{}
\item \contentsline{section}{U\+A\+RT D\+MA Rx}{\pageref{group___u_a_r_t___d_m_a___rx}}{}
\item \contentsline{section}{U\+A\+RT Half Duplex Selection}{\pageref{group___u_a_r_t___half___duplex___selection}}{}
\item \contentsline{section}{U\+A\+RT Wake\+Up Methods}{\pageref{group___u_a_r_t___wake_up___methods}}{}
\item \contentsline{section}{U\+A\+RT Request Parameters}{\pageref{group___u_a_r_t___request___parameters}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature Initialization Type}{\pageref{group___u_a_r_t___advanced___features___initialization___type}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature TX Pin Active Level Inversion}{\pageref{group___u_a_r_t___tx___inv}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature RX Pin Active Level Inversion}{\pageref{group___u_a_r_t___rx___inv}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature Binary Data Inversion}{\pageref{group___u_a_r_t___data___inv}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature RX TX Pins Swap}{\pageref{group___u_a_r_t___rx___tx___swap}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature Overrun Disable}{\pageref{group___u_a_r_t___overrun___disable}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature Auto Baud\+Rate Enable}{\pageref{group___u_a_r_t___auto_baud_rate___enable}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature D\+MA Disable On Rx Error}{\pageref{group___u_a_r_t___d_m_a___disable__on___rx___error}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature M\+SB First}{\pageref{group___u_a_r_t___m_s_b___first}}{}
\item \contentsline{section}{U\+A\+RT Advanced Feature Mute Mode Enable}{\pageref{group___u_a_r_t___mute___mode}}{}
\item \contentsline{section}{U\+A\+RT Address-\/matching L\+SB Position In C\+R2 Register}{\pageref{group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s}}{}
\item \contentsline{section}{U\+A\+RT Driver\+Enable Polarity}{\pageref{group___u_a_r_t___driver_enable___polarity}}{}
\item \contentsline{section}{U\+A\+RT Driver Enable Assertion Time L\+SB Position In C\+R1 Register}{\pageref{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s}}{}
\item \contentsline{section}{U\+A\+RT Driver Enable De\+Assertion Time L\+SB Position In C\+R1 Register}{\pageref{group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s}}{}
\item \contentsline{section}{U\+A\+RT Interruptions Flag Mask}{\pageref{group___u_a_r_t___interruption___mask}}{}
\item \contentsline{section}{U\+A\+RT polling-\/based communications time-\/out value}{\pageref{group___u_a_r_t___time_out___value}}{}
\item \contentsline{section}{U\+A\+RT Status Flags}{\pageref{group___u_a_r_t___flags}}{}
\item \contentsline{section}{U\+A\+RT Interrupts Definition}{\pageref{group___u_a_r_t___interrupt__definition}}{}
\item \contentsline{section}{U\+A\+RT Interruption Clear Flags}{\pageref{group___u_a_r_t___i_t___c_l_e_a_r___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT Exported Macros}{\pageref{group___u_a_r_t___exported___macros}}{}
\item \contentsline{section}{U\+A\+RT Private Macros}{\pageref{group___u_a_r_t___private___macros}}{}
\item \contentsline{section}{U\+A\+RT Exported Functions}{\pageref{group___u_a_r_t___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___u_a_r_t___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___u_a_r_t___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___u_a_r_t___exported___functions___group3}}{}
\item \contentsline{section}{Peripheral State and Error functions}{\pageref{group___u_a_r_t___exported___functions___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT Private Functions}{\pageref{group___u_a_r_t___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T\+Ex}{\pageref{group___u_a_r_t_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T\+Ex Exported Types}{\pageref{group___u_a_r_t_ex___exported___types}}{}
\item \contentsline{section}{U\+A\+R\+T\+Ex Exported Constants}{\pageref{group___u_a_r_t_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T\+Ex Word Length}{\pageref{group___u_a_r_t_ex___word___length}}{}
\item \contentsline{section}{U\+A\+R\+T\+Ex Wake\+Up Address Length}{\pageref{group___u_a_r_t_ex___wake_up___address___length}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T\+Ex Private Macros}{\pageref{group___u_a_r_t_ex___private___macros}}{}
\item \contentsline{section}{U\+A\+R\+T\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_a_r_t_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___u_a_r_t_ex___exported___functions___group1}}{}
\item \contentsline{section}{U\+A\+R\+T\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___u_a_r_t_ex___exported___functions___group2}}{}
\item \contentsline{section}{U\+A\+R\+T\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___u_a_r_t_ex___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F7xx\+\_\+\+L\+L\+\_\+\+U\+S\+B\+\_\+\+D\+R\+I\+V\+ER}{\pageref{group___s_t_m32_f7xx___l_l___u_s_b___d_r_i_v_e_r}}{}
\end{DoxyCompactList}
