// Seed: 3163128722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  wire id_13, id_14;
  assign module_1.id_0 = 0;
  wire id_15;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wor   id_3
);
  uwire   id_5 = 1;
  integer id_6;
  id_7(
      -1, id_0
  );
  wire id_8;
  wire id_9;
  uwire id_10, id_11;
  wire id_12;
  assign id_11 = 1;
  wire \id_13 ;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_12,
      id_10,
      id_14,
      id_11,
      id_14
  );
endmodule
