#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 29 14:59:49 2019
# Process ID: 8660
# Current directory: D:/youzq/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14920 D:\youzq\Pipeline\exp04.xpr
# Log file: D:/youzq/Pipeline/vivado.log
# Journal file: D:/youzq/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/youzq/Pipeline/exp04.xpr
INFO: [Project 1-313] Project file moved from 'F:/DigitalLogic/exp04Copy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/youzq/Pipeline/src/InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/youzq/Pipeline/src/CPU.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Aug 29 16:27:47 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -view {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 817.066 ; gain = 27.340
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Aug 29 19:58:06 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.078 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 10 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.078 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 200 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:84]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.078 ; gain = 0.000
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:84]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.078 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Aug 29 21:53:58 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:84]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.105 ; gain = 1.414
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Aug 29 21:59:44 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.270 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Aug 29 22:14:29 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1118.422 ; gain = 0.000
current_wave_config {test_cpu_behav_sum.wcfg}
D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
add_wave {{/test_cpu/cpu1/Exception}} {{/test_cpu/cpu1/Interruption}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1118.422 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 09:55:39 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.441 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 30 09:56:26 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 30 09:56:26 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.441 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1133.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.441 ; gain = 0.000
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 10:24:18 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.137 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 10:31:14 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 10:51:26 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.137 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 11:03:08 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 11:06:51 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.270 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run 200 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 11:13:59 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.391 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Aug 30 12:58:01 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -view {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.555 ; gain = 0.000
current_wave_config {test_cpu_behav_sum.wcfg}
test_cpu_behav_sum.wcfg
add_wave {{/test_cpu/cpu1/MEMs/data_memory_inst/RAM_data}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 13:09:41 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.555 ; gain = 0.000
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.555 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 30 13:36:00 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 24. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 106. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 135. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.555 ; gain = 0.000
create_bd_design "SortData"
Wrote  : <D:\youzq\Pipeline\exp04.srcs\sources_1\bd\SortData\SortData.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.input_options {non_registered} CONFIG.output_options {non_registered} CONFIG.coefficient_file {D:/youzq/Pipeline/SortData_dist_mem_gen_0_0.coe} CONFIG.default_data_radix {16}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/youzq/Pipeline/SortData_dist_mem_gen_0_0.coe' provided. It will be converted relative to IP Instance files '../../../../../../SortData_dist_mem_gen_0_0.coe'
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
set_property screensize {325 302} [get_bd_cells dist_mem_gen_0]
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
set_property screensize {307 206} [get_bd_cells dist_mem_gen_0]
set_property screensize {279 176} [get_bd_cells dist_mem_gen_0]
set_property screensize {282 220} [get_bd_cells dist_mem_gen_0]
set_property screensize {279 210} [get_bd_cells dist_mem_gen_0]
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
make_wrapper -files [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -fileset [get_filesets sources_1] -inst_template
Wrote  : <D:\youzq\Pipeline\exp04.srcs\sources_1\bd\SortData\SortData.bd> 
Wrote  : <D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/ui/bd_9602eca8.ui> 
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/sim/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hdl/SortData_wrapper.v
generate_target all [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
INFO: [BD 41-1662] The design 'SortData.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/sim/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hdl/SortData_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hw_handoff/SortData.hwh
Generated Block Design Tcl file D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hw_handoff/SortData_bd.tcl
Generated Hardware Definition File D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.hwdef
catch { config_ip_cache -export [get_ips -all SortData_dist_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
launch_runs -jobs 6 SortData_dist_mem_gen_0_0_synth_1
[Fri Aug 30 15:03:10 2019] Launched SortData_dist_mem_gen_0_0_synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/SortData_dist_mem_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -directory D:/youzq/Pipeline/exp04.ip_user_files/sim_scripts -ip_user_files_dir D:/youzq/Pipeline/exp04.ip_user_files -ipstatic_source_dir D:/youzq/Pipeline/exp04.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/youzq/Pipeline/exp04.cache/compile_simlib/modelsim} {questa=D:/youzq/Pipeline/exp04.cache/compile_simlib/questa} {riviera=D:/youzq/Pipeline/exp04.cache/compile_simlib/riviera} {activehdl=D:/youzq/Pipeline/exp04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -fileset [get_filesets sources_1] -inst_template
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
set_property synth_checkpoint_mode None [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
generate_target all [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
INFO: [BD 41-1662] The design 'SortData.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/sim/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hdl/SortData_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hw_handoff/SortData.hwh
Generated Block Design Tcl file D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hw_handoff/SortData_bd.tcl
Generated Hardware Definition File D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.hwdef
export_ip_user_files -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -directory D:/youzq/Pipeline/exp04.ip_user_files/sim_scripts -ip_user_files_dir D:/youzq/Pipeline/exp04.ip_user_files -ipstatic_source_dir D:/youzq/Pipeline/exp04.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/youzq/Pipeline/exp04.cache/compile_simlib/modelsim} {questa=D:/youzq/Pipeline/exp04.cache/compile_simlib/questa} {riviera=D:/youzq/Pipeline/exp04.cache/compile_simlib/riviera} {activehdl=D:/youzq/Pipeline/exp04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {0.5 -94 -311} [get_bd_cells vio_0]
delete_bd_objs [get_bd_cells vio_0]
create_bd_port -dir I -from 7 -to 0 Address
connect_bd_net [get_bd_ports Address] [get_bd_pins dist_mem_gen_0/a]
set_property location {0.5 -35 -248} [get_bd_cells dist_mem_gen_0]
create_bd_port -dir O -from 31 -to 0 -type data MemOut
connect_bd_net [get_bd_ports MemOut] [get_bd_pins dist_mem_gen_0/spo]
save_bd_design
Wrote  : <D:\youzq\Pipeline\exp04.srcs\sources_1\bd\SortData\SortData.bd> 
Wrote  : <D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/ui/bd_9602eca8.ui> 
generate_target all [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
Wrote  : <D:\youzq\Pipeline\exp04.srcs\sources_1\bd\SortData\SortData.bd> 
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/sim/SortData.v
VHDL Output written to : D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hdl/SortData_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hw_handoff/SortData.hwh
Generated Block Design Tcl file D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/hw_handoff/SortData_bd.tcl
Generated Hardware Definition File D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/synth/SortData.hwdef
export_ip_user_files -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -directory D:/youzq/Pipeline/exp04.ip_user_files/sim_scripts -ip_user_files_dir D:/youzq/Pipeline/exp04.ip_user_files -ipstatic_source_dir D:/youzq/Pipeline/exp04.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/youzq/Pipeline/exp04.cache/compile_simlib/modelsim} {questa=D:/youzq/Pipeline/exp04.cache/compile_simlib/questa} {riviera=D:/youzq/Pipeline/exp04.cache/compile_simlib/riviera} {activehdl=D:/youzq/Pipeline/exp04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -fileset [get_filesets sources_1] -inst_template
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Aug 30 15:27:33 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
set_property location {-313 -262} [get_bd_ports Address]
save_bd_design
Wrote  : <D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/ui/bd_9602eca8.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Aug 30 15:34:56 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/ip/SortData_dist_mem_gen_0_0/sim/SortData_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/sim/SortData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.SortData_dist_mem_gen_0_0
Compiling module xil_defaultlib.SortData
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               120000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               140000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               160000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               180000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               200000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               220000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               240000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               260000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               280000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               300000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               320000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               340000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               360000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               380000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               400000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               420000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               440000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               460000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               480000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               500000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               520000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               540000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               560000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               580000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               600000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               620000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               640000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               660000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               680000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               700000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               720000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               740000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               760000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               780000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               800000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               820000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               840000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               860000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               880000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               900000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               920000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               940000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               960000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               980000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1000000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1020000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1040000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1060000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1080000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1100000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1120000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1140000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1160000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1180000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1200000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1220000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1240000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1260000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1280000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1300000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1320000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1340000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1360000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1380000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1400000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1420000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1440000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1460000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1480000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1500000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1520000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1540000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1560000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1580000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1600000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1620000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1640000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1660000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1680000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1700000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1720000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1740000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1760000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1780000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1800000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1511.250 ; gain = 0.000
current_wave_config {test_cpu_behav_sum.wcfg}
D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
add_wave {{/test_cpu/cpu1/MEMs/SortData_inst}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/ip/SortData_dist_mem_gen_0_0/sim/SortData_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/sim/SortData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.SortData_dist_mem_gen_0_0
Compiling module xil_defaultlib.SortData
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               120000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               140000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               160000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               180000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               200000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               220000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               240000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               260000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               280000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               300000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               320000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               340000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               360000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               380000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               400000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               420000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               440000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               460000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               480000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               500000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               520000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               540000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               560000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               580000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               600000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               620000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               640000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               660000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               680000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               700000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               720000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               740000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               760000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               780000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               800000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               820000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               840000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               860000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               880000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               900000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               920000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               940000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               960000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               980000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1000000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1020000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1040000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1060000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1080000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1100000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1120000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1140000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1160000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1180000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1200000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1220000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1240000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1260000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1280000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1300000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1320000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1340000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1360000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1380000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1400000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1420000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1440000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1460000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1480000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1500000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1520000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1540000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1560000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1580000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1600000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1620000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1640000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1660000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1680000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1700000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1720000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1740000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1760000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1780000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1800000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.250 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               120000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               140000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               160000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               180000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               200000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               220000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               240000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               260000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               280000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               300000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               120000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/ip/SortData_dist_mem_gen_0_0/sim/SortData_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/sim/SortData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.SortData_dist_mem_gen_0_0
Compiling module xil_defaultlib.SortData
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               150000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               190000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               210000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               250000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               270000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               290000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               310000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               330000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               350000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               370000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               390000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               410000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               430000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               450000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               470000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               490000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               510000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               530000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               550000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               570000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               590000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               610000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               630000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               650000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               670000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               690000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               710000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               730000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               750000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               770000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               790000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               810000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               830000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               850000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               870000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               890000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               910000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               930000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               950000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               970000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               990000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1010000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1030000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1050000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1070000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1090000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1110000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1130000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1150000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1170000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1190000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1210000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1230000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1250000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1270000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1290000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1310000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1330000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1350000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1370000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1390000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1410000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1430000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1450000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1470000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1490000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1510000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1530000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1550000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1570000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1590000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1610000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1630000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1650000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1670000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1690000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1710000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1730000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1750000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1770000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1790000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/SortData_dist_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/ip/SortData_dist_mem_gen_0_0/sim/SortData_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.ip_user_files/bd/SortData/sim/SortData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Interrupt' [D:/youzq/Pipeline/src/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.SortData_dist_mem_gen_0_0
Compiling module xil_defaultlib.SortData
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               150000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               190000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               210000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               230000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               250000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               270000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               290000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               310000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               330000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               350000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               370000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               390000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               410000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               430000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               450000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               470000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               490000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               510000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               530000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               550000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               570000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               590000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               610000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               630000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               650000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               670000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               690000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               710000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               730000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               750000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               770000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               790000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               810000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               830000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               850000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               870000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               890000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               910000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               930000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               950000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               970000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               990000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1010000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1030000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1050000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1070000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1090000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1110000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1130000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1150000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1170000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1190000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1210000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1230000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1250000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1270000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1290000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1310000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1330000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1350000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1370000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1390000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1410000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1430000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1450000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1470000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1490000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1510000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1530000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1550000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1570000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1590000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1610000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1630000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1650000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1670000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1690000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1710000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1730000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1750000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1770000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time              1790000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1519.070 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time                70000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               150000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               170000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
WARNING in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst at time               190000 ns: 
Reading from out-of-range address. Max address in test_cpu.cpu1.MEMs.SortData_inst.dist_mem_gen_0.inst is         255
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 19:46:28 2019...
