{"auto_keywords": [{"score": 0.0321164174600084, "phrase": "ssn"}, {"score": 0.00481495049065317, "phrase": "switching_noise"}, {"score": 0.004447201233380302, "phrase": "bus_layout"}, {"score": 0.0041074234667687875, "phrase": "device_geometries"}, {"score": 0.003916098498242888, "phrase": "power_supply"}, {"score": 0.003674738405118697, "phrase": "simultaneous_switching_noise"}, {"score": 0.003559675269411366, "phrase": "increasingly_detrimental_effects"}, {"score": 0.0034482025128821548, "phrase": "ic_reliability"}, {"score": 0.003319099576321514, "phrase": "ssn."}, {"score": 0.0031342307827666675, "phrase": "worst-case_conditions"}, {"score": 0.0028487656293168795, "phrase": "single_switching_wire"}, {"score": 0.0025892330566358503, "phrase": "transition-reducing_encoding"}, {"score": 0.002316105585203396, "phrase": "-pattern_and_layout_considerations"}, {"score": 0.0021049977753042253, "phrase": "tre_performance"}], "paper_keywords": [""], "paper_abstract": "As device geometries shrink and power supply voltages decrease, simultaneous switching noise has increasingly detrimental effects on IC reliability. The authors investigate the worst-case conditions for SSN generated by a single switching wire and analyze the impact of transition-reducing encoding on SSN. They show that switching-pattern and layout considerations have a significant impact on TRE performance.", "paper_title": "Simultaneous switching noise: The relation between bus layout and coding", "paper_id": "WOS:000252817200010"}