{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "system_xadc_0_0",
    "cell_name": "xadc_0",
    "component_reference": "pavel-demin:user:xadc_bram:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../playground.gen/sources_1/bd/system/ip/system_xadc_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "system_xadc_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../playground.gen/sources_1/bd/system/ip/system_xadc_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "Vp_Vn_p": [ { "direction": "in" } ],
        "Vp_Vn_n": [ { "direction": "in" } ],
        "Vaux0_p": [ { "direction": "in" } ],
        "Vaux0_n": [ { "direction": "in" } ],
        "Vaux1_p": [ { "direction": "in" } ],
        "Vaux1_n": [ { "direction": "in" } ],
        "Vaux8_p": [ { "direction": "in" } ],
        "Vaux8_n": [ { "direction": "in" } ],
        "Vaux9_p": [ { "direction": "in" } ],
        "Vaux9_n": [ { "direction": "in" } ],
        "b_bram_clk": [ { "direction": "in" } ],
        "b_bram_rst": [ { "direction": "in" } ],
        "b_bram_en": [ { "direction": "in" } ],
        "b_bram_addr": [ { "direction": "in", "size_left": "4", "size_right": "0" } ],
        "b_bram_rdata": [ { "direction": "out", "size_left": "15", "size_right": "0" } ]
      },
      "interfaces": {
        "Vp_Vn": {
          "vlnv": "xilinx.com:interface:diff_analog_io:1.0",
          "abstraction_type": "xilinx.com:interface:diff_analog_io_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "V_P": [ { "physical_name": "Vp_Vn_p" } ],
            "V_N": [ { "physical_name": "Vp_Vn_n" } ]
          }
        },
        "Vaux0": {
          "vlnv": "xilinx.com:interface:diff_analog_io:1.0",
          "abstraction_type": "xilinx.com:interface:diff_analog_io_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "V_P": [ { "physical_name": "Vaux0_p" } ],
            "V_N": [ { "physical_name": "Vaux0_n" } ]
          }
        },
        "Vaux1": {
          "vlnv": "xilinx.com:interface:diff_analog_io:1.0",
          "abstraction_type": "xilinx.com:interface:diff_analog_io_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "V_P": [ { "physical_name": "Vaux1_p" } ],
            "V_N": [ { "physical_name": "Vaux1_n" } ]
          }
        },
        "Vaux8": {
          "vlnv": "xilinx.com:interface:diff_analog_io:1.0",
          "abstraction_type": "xilinx.com:interface:diff_analog_io_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "V_P": [ { "physical_name": "Vaux8_p" } ],
            "V_N": [ { "physical_name": "Vaux8_n" } ]
          }
        },
        "Vaux9": {
          "vlnv": "xilinx.com:interface:diff_analog_io:1.0",
          "abstraction_type": "xilinx.com:interface:diff_analog_io_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "V_P": [ { "physical_name": "Vaux9_p" } ],
            "V_N": [ { "physical_name": "Vaux9_n" } ]
          }
        },
        "b_bram": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "b_bram_en" } ],
            "DOUT": [ { "physical_name": "b_bram_rdata" } ],
            "ADDR": [ { "physical_name": "b_bram_addr" } ],
            "CLK": [ { "physical_name": "b_bram_clk" } ],
            "RST": [ { "physical_name": "b_bram_rst" } ]
          }
        }
      }
    }
  }
}