<HEAD>
  <TITLE>APB Wishbone Bridge</TITLE>
</HEAD>

<BODY>
  <H1>APB Wishbone Bridge</H1>

  <H2>Description</H2>
  <P>Interface simple Wishbone targets with an APB host bus interface.</P>

  <H2>Devices Supported</H2>
  <P></P>

  <H2>References</H2>
  <UL>
    <P>
     <LI><A HREF="http://www.latticesemi.com/view_document?document_id=52684" CLASS="URL">User Guide</A>
  </UL>

  <H2>Revision History</H2>
  <TABLE cellpadding="10">
    <TR>
	<TR>
	  <TD><table cellpadding="10"><tr><td><b>0.1.0</b></td><td>Initial VHDL implementation</td></tr><tr><td><b>0.1.1</b></td><td>Added parameters for configuration</td></tr><tr><td><b>0.1.2</b></td><td>Added missing generics for some top-level parameters</td></tr><tr><td><b>0.1.3</b></td><td>Added DRC to ensure left-shifts for byte and word addressing are possible.</td></tr></table></TD>
	</TR>
	
    </TR>
  </TABLE>
</BODY>
