
*** Running vivado
    with args -log usart_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source usart_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source usart_wrapper.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /media/makerspace/makerspace_hd/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /media/makerspace/makerspace_hd/Xilinx/Vivado/2017.1/data/boards/board_files/arty-s7-50/B.0/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/makerspace/makerspace_hd/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.910 ; gain = 95.547 ; free physical = 1294 ; free virtual = 12875
Command: synth_design -top usart_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1297.492 ; gain = 70.000 ; free physical = 1150 ; free virtual = 12785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'usart_wrapper' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'usart' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:379]
INFO: [Synth 8-638] synthesizing module 'usart_axi_smc_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_axi_smc_0' (1#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'usart_axi_uartlite_0_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_axi_uartlite_0_0' (2#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'usart_axi_uartlite_0_0' requires 22 connections, but only 21 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:692]
INFO: [Synth 8-638] synthesizing module 'usart_clk_wiz_0_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'usart_clk_wiz_0_0' (3#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'usart_clk_wiz_0_0' requires 5 connections, but only 4 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:714]
INFO: [Synth 8-638] synthesizing module 'usart_mdm_1_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_mdm_1_0' (4#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'usart_microblaze_0_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_microblaze_0_0' (5#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'usart_microblaze_0_0' requires 126 connections, but only 105 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:732]
INFO: [Synth 8-638] synthesizing module 'usart_microblaze_0_axi_periph_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:971]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WTHOHT' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:246]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WTHOHT' (6#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:246]
INFO: [Synth 8-256] done synthesizing module 'usart_microblaze_0_axi_periph_0' (7#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:971]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_11Q7AVS' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:12]
INFO: [Synth 8-638] synthesizing module 'usart_dlmb_bram_if_cntlr_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_dlmb_bram_if_cntlr_0' (8#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'usart_dlmb_v10_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_dlmb_v10_0' (9#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'usart_dlmb_v10_0' requires 25 connections, but only 24 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:158]
INFO: [Synth 8-638] synthesizing module 'usart_ilmb_bram_if_cntlr_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_ilmb_bram_if_cntlr_0' (10#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'usart_ilmb_v10_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_ilmb_v10_0' (11#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'usart_ilmb_v10_0' requires 25 connections, but only 24 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:204]
INFO: [Synth 8-638] synthesizing module 'usart_lmb_bram_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_lmb_bram_0' (12#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_11Q7AVS' (13#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:12]
INFO: [Synth 8-638] synthesizing module 'usart_mig_7series_0_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'usart_mig_7series_0_0' (14#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'usart_mig_7series_0_0' requires 64 connections, but only 57 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:901]
INFO: [Synth 8-638] synthesizing module 'usart_rst_mig_7series_0_83M_0' [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usart_rst_mig_7series_0_83M_0' (15#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/realtime/usart_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_83M' of module 'usart_rst_mig_7series_0_83M_0' requires 10 connections, but only 9 given [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:959]
INFO: [Synth 8-256] done synthesizing module 'usart' (16#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart.v:379]
INFO: [Synth 8-256] done synthesizing module 'usart_wrapper' (17#1) [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.srcs/sources_1/bd/usart/hdl/usart_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_WTHOHT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WTHOHT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WTHOHT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WTHOHT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.992 ; gain = 111.500 ; free physical = 1155 ; free virtual = 12792
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.992 ; gain = 111.500 ; free physical = 1155 ; free virtual = 12792
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp25/usart_clk_wiz_0_0_in_context.xdc] for cell 'usart_i/clk_wiz_0'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp25/usart_clk_wiz_0_0_in_context.xdc] for cell 'usart_i/clk_wiz_0'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc] for cell 'usart_i/mig_7series_0'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc] for cell 'usart_i/mig_7series_0'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp29/usart_microblaze_0_0_in_context.xdc] for cell 'usart_i/microblaze_0'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp29/usart_microblaze_0_0_in_context.xdc] for cell 'usart_i/microblaze_0'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp31/usart_mdm_1_0_in_context.xdc] for cell 'usart_i/mdm_1'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp31/usart_mdm_1_0_in_context.xdc] for cell 'usart_i/mdm_1'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp33/usart_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'usart_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp33/usart_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'usart_i/rst_mig_7series_0_83M'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp35/usart_axi_uartlite_0_0_in_context.xdc] for cell 'usart_i/axi_uartlite_0'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp35/usart_axi_uartlite_0_0_in_context.xdc] for cell 'usart_i/axi_uartlite_0'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp37/usart_axi_smc_0_in_context.xdc] for cell 'usart_i/axi_smc'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp37/usart_axi_smc_0_in_context.xdc] for cell 'usart_i/axi_smc'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp39/usart_dlmb_v10_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp39/usart_dlmb_v10_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp41/usart_dlmb_v10_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp41/usart_dlmb_v10_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp43/usart_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp43/usart_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp45/usart_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp45/usart_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp47/usart_lmb_bram_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp47/usart_lmb_bram_0_in_context.xdc] for cell 'usart_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1631.164 ; gain = 0.000 ; free physical = 862 ; free virtual = 12558
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'usart_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1631.164 ; gain = 403.672 ; free physical = 879 ; free virtual = 12629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1631.164 ; gain = 403.672 ; free physical = 879 ; free virtual = 12629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp25/usart_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp25/usart_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/.Xil/Vivado-9901-trs/dcp27/usart_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for usart_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usart_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1631.164 ; gain = 403.672 ; free physical = 880 ; free virtual = 12631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1631.164 ; gain = 403.672 ; free physical = 882 ; free virtual = 12633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design usart_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1631.164 ; gain = 403.672 ; free physical = 872 ; free virtual = 12623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/clk_wiz_0/clk_out1' to pin 'usart_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/clk_wiz_0/clk_out2' to pin 'usart_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/mig_7series_0/ui_clk' to pin 'usart_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/mdm_1/Dbg_Clk_0' to pin 'usart_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/mdm_1/Dbg_Update_0' to pin 'usart_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'usart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'usart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1643.164 ; gain = 415.672 ; free physical = 752 ; free virtual = 12503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1643.164 ; gain = 415.672 ; free physical = 752 ; free virtual = 12503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |usart_axi_smc_0               |         1|
|2     |usart_axi_uartlite_0_0        |         1|
|3     |usart_clk_wiz_0_0             |         1|
|4     |usart_mdm_1_0                 |         1|
|5     |usart_microblaze_0_0          |         1|
|6     |usart_mig_7series_0_0         |         1|
|7     |usart_rst_mig_7series_0_83M_0 |         1|
|8     |usart_dlmb_bram_if_cntlr_0    |         1|
|9     |usart_dlmb_v10_0              |         1|
|10    |usart_ilmb_bram_if_cntlr_0    |         1|
|11    |usart_ilmb_v10_0              |         1|
|12    |usart_lmb_bram_0              |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |usart_axi_smc_0               |     1|
|2     |usart_axi_uartlite_0_0        |     1|
|3     |usart_clk_wiz_0_0             |     1|
|4     |usart_dlmb_bram_if_cntlr_0    |     1|
|5     |usart_dlmb_v10_0              |     1|
|6     |usart_ilmb_bram_if_cntlr_0    |     1|
|7     |usart_ilmb_v10_0              |     1|
|8     |usart_lmb_bram_0              |     1|
|9     |usart_mdm_1_0                 |     1|
|10    |usart_microblaze_0_0          |     1|
|11    |usart_mig_7series_0_0         |     1|
|12    |usart_rst_mig_7series_0_83M_0 |     1|
|13    |IBUF                          |     2|
|14    |OBUF                          |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1627|
|2     |  usart_i                     |usart                                 |  1624|
|3     |    microblaze_0_axi_periph   |usart_microblaze_0_axi_periph_0       |     0|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_11Q7AVS |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.188 ; gain = 426.695 ; free physical = 751 ; free virtual = 12502
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1654.188 ; gain = 134.523 ; free physical = 803 ; free virtual = 12554
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.195 ; gain = 426.695 ; free physical = 806 ; free virtual = 12557
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

55 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1657.188 ; gain = 451.277 ; free physical = 770 ; free virtual = 12521
INFO: [Common 17-1381] The checkpoint '/media/makerspace/makerspace_hd/VivadoProjects/helloworld/helloworld.runs/synth_1/usart_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1657.188 ; gain = 0.000 ; free physical = 770 ; free virtual = 12521
INFO: [Common 17-206] Exiting Vivado at Tue May 23 02:18:03 2017...
