

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon Apr 29 02:51:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.301 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      313|      313|  1.565 us|  1.565 us|  304|  304|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0  |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s  |      163|      163|   0.815 us|   0.815 us|  163|  163|       no|
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_2u_config2_U0     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_2u_config2_s     |      303|      303|   1.515 us|   1.515 us|  303|  303|       no|
        |relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_U0     |relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_s     |      106|      106|   0.530 us|   0.530 us|  106|  106|       no|
        |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_U0  |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s  |      107|      107|   0.535 us|   0.535 us|  107|  107|       no|
        |zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config20_U0  |zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config20_s  |       61|       61|   0.305 us|   0.305 us|   61|   61|       no|
        |conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |      147|      147|   0.735 us|   0.735 us|  147|  147|       no|
        |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_U0     |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_s     |       26|       26|   0.130 us|   0.130 us|   26|   26|       no|
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |       27|       27|   0.135 us|   0.135 us|   27|   27|       no|
        |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_U0      |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s      |       16|       16|  80.000 ns|  80.000 ns|   16|   16|       no|
        |dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_U0        |dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s        |        1|        1|   5.000 ns|   5.000 ns|    1|    1|       no|
        |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_U0    |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_s    |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_U0        |dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s        |        1|        1|   5.000 ns|   5.000 ns|    1|    1|       no|
        |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0           |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s           |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        3|      -|     2539|     1641|     -|
|Instance             |        1|    125|     4638|    11937|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|    125|     7177|    13580|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      4|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_U0      |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s      |        0|   0|   373|   474|    0|
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_2u_config2_U0     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_2u_config2_s     |        0|   1|   488|  1495|    0|
    |conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |        0|  72|  1466|  3593|    0|
    |dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_U0        |dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s        |        0|  49|   917|  1828|    0|
    |dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_U0        |dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s        |        0|   3|    88|   269|    0|
    |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_U0  |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s  |        0|   0|   437|  1039|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |        0|   0|   691|  1485|    0|
    |relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_U0     |relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_s     |        0|   0|    11|   187|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_U0    |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_s    |        0|   0|     3|   214|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_U0     |relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_s     |        0|   0|     9|   271|    0|
    |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0           |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s           |        1|   0|    15|   210|    0|
    |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0  |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s  |        0|   0|    66|   445|    0|
    |zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config20_U0  |zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config20_s  |        0|   0|    74|   427|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                                        |        1| 125|  4638| 11937|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+------+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+------+----+-----+------+-----+---------+
    |layer12_out_U  |        0|  1028|   0|    -|     1|  400|      400|
    |layer13_out_U  |        0|   133|   0|    -|     1|   64|       64|
    |layer15_out_U  |        0|   260|   0|    -|     1|   96|       96|
    |layer16_out_U  |        0|    36|   0|    -|     1|   16|       16|
    |layer19_out_U  |        1|    60|   0|    -|   150|   16|     2400|
    |layer20_out_U  |        0|   118|   0|    -|    48|   32|     1536|
    |layer2_out_U   |        0|   121|   0|    -|   104|   32|     3328|
    |layer4_out_U   |        2|   153|   0|    -|   104|   48|     4992|
    |layer5_out_U   |        0|     8|   0|    -|    24|   32|      768|
    |layer6_out_U   |        0|   211|   0|    -|    24|   64|     1536|
    |layer8_out_U   |        0|   404|   0|    -|    24|   96|     2304|
    |layer9_out_U   |        0|     7|   0|    -|     6|   64|      384|
    +---------------+---------+------+----+-----+------+-----+---------+
    |Total          |        3|  2539|   0|    0|   488|  960|    17824|
    +---------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|y_profile_input_TDATA   |   in|   16|        axis|  y_profile_input|       pointer|
|y_profile_input_TVALID  |   in|    1|        axis|  y_profile_input|       pointer|
|y_profile_input_TREADY  |  out|    1|        axis|  y_profile_input|       pointer|
|y0_input_TDATA          |   in|   16|        axis|         y0_input|       pointer|
|y0_input_TVALID         |   in|    1|        axis|         y0_input|       pointer|
|y0_input_TREADY         |  out|    1|        axis|         y0_input|       pointer|
|layer18_out_TDATA       |  out|   16|        axis|      layer18_out|       pointer|
|layer18_out_TVALID      |  out|    1|        axis|      layer18_out|       pointer|
|layer18_out_TREADY      |   in|    1|        axis|      layer18_out|       pointer|
|ap_clk                  |   in|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|        myproject|  return value|
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer19_out = alloca i64 1"   --->   Operation 28 'alloca' 'layer19_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out = alloca i64 1"   --->   Operation 29 'alloca' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 104> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer4_out = alloca i64 1"   --->   Operation 30 'alloca' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 104> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer5_out = alloca i64 1"   --->   Operation 31 'alloca' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 24> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer20_out = alloca i64 1"   --->   Operation 32 'alloca' 'layer20_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 48> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer6_out = alloca i64 1"   --->   Operation 33 'alloca' 'layer6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 24> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer8_out = alloca i64 1"   --->   Operation 34 'alloca' 'layer8_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 24> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer9_out = alloca i64 1"   --->   Operation 35 'alloca' 'layer9_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer12_out = alloca i64 1"   --->   Operation 36 'alloca' 'layer12_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 400> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer13_out = alloca i64 1"   --->   Operation 37 'alloca' 'layer13_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer15_out = alloca i64 1"   --->   Operation 38 'alloca' 'layer15_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer16_out = alloca i64 1"   --->   Operation 39 'alloca' 'layer16_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln39 = call void @zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config19>, i16 %y_profile_input, i16 %layer19_out" [firmware/myproject.cpp:39]   --->   Operation 40 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln39 = call void @zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config19>, i16 %y_profile_input, i16 %layer19_out" [firmware/myproject.cpp:39]   --->   Operation 41 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,2u>,config2>, i16 %layer19_out, i32 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/myproject.cpp:43]   --->   Operation 42 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,2u>,config2>, i16 %layer19_out, i32 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/myproject.cpp:43]   --->   Operation 43 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>, i32 %layer2_out, i48 %layer4_out" [firmware/myproject.cpp:47]   --->   Operation 44 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>, i32 %layer2_out, i48 %layer4_out" [firmware/myproject.cpp:47]   --->   Operation 45 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln51 = call void @pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>, i48 %layer4_out, i32 %layer5_out, i32 %sY_1, i32 %pY_1, i32 %pX_1, i32 %sX_1, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer" [firmware/myproject.cpp:51]   --->   Operation 46 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>, i48 %layer4_out, i32 %layer5_out, i32 %sY_1, i32 %pY_1, i32 %pX_1, i32 %sX_1, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer" [firmware/myproject.cpp:51]   --->   Operation 47 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln55 = call void @zeropad2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config20>, i32 %layer5_out, i32 %layer20_out" [firmware/myproject.cpp:55]   --->   Operation 48 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln55 = call void @zeropad2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config20>, i32 %layer5_out, i32 %layer20_out" [firmware/myproject.cpp:55]   --->   Operation 49 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln59 = call void @conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>, i32 %layer20_out, i64 %layer6_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2" [firmware/myproject.cpp:59]   --->   Operation 50 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln59 = call void @conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>, i32 %layer20_out, i64 %layer6_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2" [firmware/myproject.cpp:59]   --->   Operation 51 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln63 = call void @relu<array<ap_fixed,4u>,array<ap_ufixed<24,8,4,0,0>,4u>,relu_config8>, i64 %layer6_out, i96 %layer8_out" [firmware/myproject.cpp:63]   --->   Operation 52 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln63 = call void @relu<array<ap_fixed,4u>,array<ap_ufixed<24,8,4,0,0>,4u>,relu_config8>, i64 %layer6_out, i96 %layer8_out" [firmware/myproject.cpp:63]   --->   Operation 53 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln67 = call void @pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>, i96 %layer8_out, i64 %layer9_out, i32 %sY, i32 %pY, i32 %pX, i32 %sX, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer" [firmware/myproject.cpp:67]   --->   Operation 54 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln67 = call void @pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>, i96 %layer8_out, i64 %layer9_out, i32 %sY, i32 %pY, i32 %pX, i32 %sX, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1, i24 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1, i24 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer" [firmware/myproject.cpp:67]   --->   Operation 55 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln72 = call void @concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>, i64 %layer9_out, i16 %y0_input, i400 %layer12_out" [firmware/myproject.cpp:72]   --->   Operation 56 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln72 = call void @concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>, i64 %layer9_out, i16 %y0_input, i400 %layer12_out" [firmware/myproject.cpp:72]   --->   Operation 57 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln76 = call void @dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>, i400 %layer12_out, i64 %layer13_out" [firmware/myproject.cpp:76]   --->   Operation 58 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln76 = call void @dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>, i400 %layer12_out, i64 %layer13_out" [firmware/myproject.cpp:76]   --->   Operation 59 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%call_ln80 = call void @relu<array<ap_fixed,4u>,array<ap_ufixed<24,8,4,0,0>,4u>,relu_config15>, i64 %layer13_out, i96 %layer15_out" [firmware/myproject.cpp:80]   --->   Operation 60 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln84 = call void @dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>, i96 %layer15_out, i16 %layer16_out" [firmware/myproject.cpp:84]   --->   Operation 61 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln84 = call void @dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>, i96 %layer15_out, i16 %layer16_out" [firmware/myproject.cpp:84]   --->   Operation 62 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln86 = call void @sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>, i16 %layer16_out, i16 %layer18_out, i10 %sigmoid_table" [firmware/myproject.cpp:86]   --->   Operation 63 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln86 = call void @sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>, i16 %layer16_out, i16 %layer18_out, i10 %sigmoid_table" [firmware/myproject.cpp:86]   --->   Operation 64 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 65 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2" [firmware/myproject.cpp:13]   --->   Operation 65 'specdataflowpipeline' 'specdataflowpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [firmware/myproject.cpp:6]   --->   Operation 66 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_profile_input, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y_profile_input"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y0_input, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y0_input"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer18_out, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer18_out"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 73 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer19_out_str, i32 1, void @p_str, void @p_str, i32 150, i32 150, i16 %layer19_out, i16 %layer19_out"   --->   Operation 73 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer19_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 75 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 104, i32 104, i32 %layer2_out, i32 %layer2_out"   --->   Operation 75 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 77 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @layer4_out_str, i32 1, void @p_str, void @p_str, i32 104, i32 104, i48 %layer4_out, i48 %layer4_out"   --->   Operation 77 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 79 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 24, i32 24, i32 %layer5_out, i32 %layer5_out"   --->   Operation 79 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer5_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 81 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @layer20_out_str, i32 1, void @p_str, void @p_str, i32 48, i32 48, i32 %layer20_out, i32 %layer20_out"   --->   Operation 81 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer20_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 83 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @layer6_out_str, i32 1, void @p_str, void @p_str, i32 24, i32 24, i64 %layer6_out, i64 %layer6_out"   --->   Operation 83 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer6_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 85 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @layer8_out_str, i32 1, void @p_str, void @p_str, i32 24, i32 24, i96 %layer8_out, i96 %layer8_out"   --->   Operation 85 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer8_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 87 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @layer9_out_str, i32 1, void @p_str, void @p_str, i32 6, i32 6, i64 %layer9_out, i64 %layer9_out"   --->   Operation 87 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer9_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 89 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @layer12_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i400 %layer12_out, i400 %layer12_out"   --->   Operation 89 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer12_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 91 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @layer13_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %layer13_out, i64 %layer13_out"   --->   Operation 91 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer13_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 93 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @layer15_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i96 %layer15_out, i96 %layer15_out"   --->   Operation 93 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer15_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 95 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @layer16_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i16 %layer16_out, i16 %layer16_out"   --->   Operation 95 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer16_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [firmware/myproject.cpp:88]   --->   Operation 97 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_profile_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y0_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sigmoid_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer19_out               (alloca              ) [ 0011111111111111111111111111]
layer2_out                (alloca              ) [ 0011111111111111111111111111]
layer4_out                (alloca              ) [ 0011111111111111111111111111]
layer5_out                (alloca              ) [ 0011111111111111111111111111]
layer20_out               (alloca              ) [ 0011111111111111111111111111]
layer6_out                (alloca              ) [ 0011111111111111111111111111]
layer8_out                (alloca              ) [ 0011111111111111111111111111]
layer9_out                (alloca              ) [ 0011111111111111111111111111]
layer12_out               (alloca              ) [ 0011111111111111111111111111]
layer13_out               (alloca              ) [ 0011111111111111111111111111]
layer15_out               (alloca              ) [ 0011111111111111111111111111]
layer16_out               (alloca              ) [ 0011111111111111111111111111]
call_ln39                 (call                ) [ 0000000000000000000000000000]
call_ln43                 (call                ) [ 0000000000000000000000000000]
call_ln47                 (call                ) [ 0000000000000000000000000000]
call_ln51                 (call                ) [ 0000000000000000000000000000]
call_ln55                 (call                ) [ 0000000000000000000000000000]
call_ln59                 (call                ) [ 0000000000000000000000000000]
call_ln63                 (call                ) [ 0000000000000000000000000000]
call_ln67                 (call                ) [ 0000000000000000000000000000]
call_ln72                 (call                ) [ 0000000000000000000000000000]
call_ln76                 (call                ) [ 0000000000000000000000000000]
call_ln80                 (call                ) [ 0000000000000000000000000000]
call_ln84                 (call                ) [ 0000000000000000000000000000]
call_ln86                 (call                ) [ 0000000000000000000000000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 0000000000000000000000000000]
spectopmodule_ln6         (spectopmodule       ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000000000000]
empty                     (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_72                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_73                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_74                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_75                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_76                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_77                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_78                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_79                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_80                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_81                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_82                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
ret_ln88                  (ret                 ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_profile_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_profile_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y0_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0_input"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer18_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sX_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sY_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pY_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pX_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sY_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pY_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pX_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sX_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sX_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="sY_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="pY_2">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="pX_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="sY">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="pY">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="pX">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="sX">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="sigmoid_table">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config19>"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,2u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config20>"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,4u>,array<ap_ufixed<24,8,4,0,0>,4u>,relu_config8>"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,4u>,array<ap_ufixed<24,8,4,0,0>,4u>,relu_config15>"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_str"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_str"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_str"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_str"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer13_out_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer16_out_str"/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="layer19_out_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer19_out/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layer2_out_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer4_out_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="48" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layer5_out_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="layer20_out_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer20_out/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="layer6_out_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="layer8_out_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="96" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer9_out_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="layer12_out_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="400" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer12_out/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="layer13_out_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer13_out/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="layer15_out_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="96" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer15_out/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="layer16_out_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer16_out/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="16" slack="1"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_2u_config2_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="3"/>
<pin id="290" dir="0" index="2" bw="32" slack="3"/>
<pin id="291" dir="0" index="3" bw="16" slack="0"/>
<pin id="292" dir="0" index="4" bw="16" slack="0"/>
<pin id="293" dir="0" index="5" bw="16" slack="0"/>
<pin id="294" dir="0" index="6" bw="16" slack="0"/>
<pin id="295" dir="0" index="7" bw="16" slack="0"/>
<pin id="296" dir="0" index="8" bw="16" slack="0"/>
<pin id="297" dir="0" index="9" bw="16" slack="0"/>
<pin id="298" dir="0" index="10" bw="16" slack="0"/>
<pin id="299" dir="0" index="11" bw="16" slack="0"/>
<pin id="300" dir="0" index="12" bw="16" slack="0"/>
<pin id="301" dir="0" index="13" bw="16" slack="0"/>
<pin id="302" dir="0" index="14" bw="32" slack="0"/>
<pin id="303" dir="0" index="15" bw="32" slack="0"/>
<pin id="304" dir="0" index="16" bw="32" slack="0"/>
<pin id="305" dir="0" index="17" bw="32" slack="0"/>
<pin id="306" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="5"/>
<pin id="326" dir="0" index="2" bw="48" slack="5"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="48" slack="7"/>
<pin id="332" dir="0" index="2" bw="32" slack="7"/>
<pin id="333" dir="0" index="3" bw="32" slack="0"/>
<pin id="334" dir="0" index="4" bw="32" slack="0"/>
<pin id="335" dir="0" index="5" bw="32" slack="0"/>
<pin id="336" dir="0" index="6" bw="32" slack="0"/>
<pin id="337" dir="0" index="7" bw="24" slack="0"/>
<pin id="338" dir="0" index="8" bw="24" slack="0"/>
<pin id="339" dir="0" index="9" bw="24" slack="0"/>
<pin id="340" dir="0" index="10" bw="24" slack="0"/>
<pin id="341" dir="0" index="11" bw="24" slack="0"/>
<pin id="342" dir="0" index="12" bw="24" slack="0"/>
<pin id="343" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config20_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="9"/>
<pin id="358" dir="0" index="2" bw="32" slack="9"/>
<pin id="359" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/10 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="11"/>
<pin id="364" dir="0" index="2" bw="64" slack="11"/>
<pin id="365" dir="0" index="3" bw="16" slack="0"/>
<pin id="366" dir="0" index="4" bw="16" slack="0"/>
<pin id="367" dir="0" index="5" bw="16" slack="0"/>
<pin id="368" dir="0" index="6" bw="16" slack="0"/>
<pin id="369" dir="0" index="7" bw="16" slack="0"/>
<pin id="370" dir="0" index="8" bw="16" slack="0"/>
<pin id="371" dir="0" index="9" bw="16" slack="0"/>
<pin id="372" dir="0" index="10" bw="16" slack="0"/>
<pin id="373" dir="0" index="11" bw="16" slack="0"/>
<pin id="374" dir="0" index="12" bw="16" slack="0"/>
<pin id="375" dir="0" index="13" bw="16" slack="0"/>
<pin id="376" dir="0" index="14" bw="16" slack="0"/>
<pin id="377" dir="0" index="15" bw="16" slack="0"/>
<pin id="378" dir="0" index="16" bw="16" slack="0"/>
<pin id="379" dir="0" index="17" bw="16" slack="0"/>
<pin id="380" dir="0" index="18" bw="16" slack="0"/>
<pin id="381" dir="0" index="19" bw="16" slack="0"/>
<pin id="382" dir="0" index="20" bw="16" slack="0"/>
<pin id="383" dir="0" index="21" bw="16" slack="0"/>
<pin id="384" dir="0" index="22" bw="16" slack="0"/>
<pin id="385" dir="0" index="23" bw="16" slack="0"/>
<pin id="386" dir="0" index="24" bw="16" slack="0"/>
<pin id="387" dir="0" index="25" bw="32" slack="0"/>
<pin id="388" dir="0" index="26" bw="32" slack="0"/>
<pin id="389" dir="0" index="27" bw="32" slack="0"/>
<pin id="390" dir="0" index="28" bw="32" slack="0"/>
<pin id="391" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="0" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="13"/>
<pin id="422" dir="0" index="2" bw="96" slack="13"/>
<pin id="423" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="96" slack="15"/>
<pin id="428" dir="0" index="2" bw="64" slack="15"/>
<pin id="429" dir="0" index="3" bw="32" slack="0"/>
<pin id="430" dir="0" index="4" bw="32" slack="0"/>
<pin id="431" dir="0" index="5" bw="32" slack="0"/>
<pin id="432" dir="0" index="6" bw="32" slack="0"/>
<pin id="433" dir="0" index="7" bw="24" slack="0"/>
<pin id="434" dir="0" index="8" bw="24" slack="0"/>
<pin id="435" dir="0" index="9" bw="24" slack="0"/>
<pin id="436" dir="0" index="10" bw="24" slack="0"/>
<pin id="437" dir="0" index="11" bw="24" slack="0"/>
<pin id="438" dir="0" index="12" bw="24" slack="0"/>
<pin id="439" dir="0" index="13" bw="24" slack="0"/>
<pin id="440" dir="0" index="14" bw="24" slack="0"/>
<pin id="441" dir="0" index="15" bw="24" slack="0"/>
<pin id="442" dir="0" index="16" bw="24" slack="0"/>
<pin id="443" dir="0" index="17" bw="24" slack="0"/>
<pin id="444" dir="0" index="18" bw="24" slack="0"/>
<pin id="445" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/16 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="17"/>
<pin id="466" dir="0" index="2" bw="16" slack="0"/>
<pin id="467" dir="0" index="3" bw="400" slack="17"/>
<pin id="468" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/18 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="400" slack="19"/>
<pin id="474" dir="0" index="2" bw="64" slack="19"/>
<pin id="475" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/20 "/>
</bind>
</comp>

<comp id="477" class="1004" name="call_ln80_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="0" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="21"/>
<pin id="480" dir="0" index="2" bw="96" slack="21"/>
<pin id="481" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/22 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="0" slack="0"/>
<pin id="485" dir="0" index="1" bw="96" slack="22"/>
<pin id="486" dir="0" index="2" bw="16" slack="22"/>
<pin id="487" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln84/23 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="0" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="24"/>
<pin id="492" dir="0" index="2" bw="16" slack="0"/>
<pin id="493" dir="0" index="3" bw="10" slack="0"/>
<pin id="494" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/25 "/>
</bind>
</comp>

<comp id="498" class="1005" name="layer19_out_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="1"/>
<pin id="500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer19_out "/>
</bind>
</comp>

<comp id="504" class="1005" name="layer2_out_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="3"/>
<pin id="506" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="layer2_out "/>
</bind>
</comp>

<comp id="510" class="1005" name="layer4_out_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="48" slack="5"/>
<pin id="512" dir="1" index="1" bw="48" slack="5"/>
</pin_list>
<bind>
<opset="layer4_out "/>
</bind>
</comp>

<comp id="516" class="1005" name="layer5_out_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="7"/>
<pin id="518" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out "/>
</bind>
</comp>

<comp id="522" class="1005" name="layer20_out_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="9"/>
<pin id="524" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="layer20_out "/>
</bind>
</comp>

<comp id="528" class="1005" name="layer6_out_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="11"/>
<pin id="530" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="layer6_out "/>
</bind>
</comp>

<comp id="534" class="1005" name="layer8_out_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="96" slack="13"/>
<pin id="536" dir="1" index="1" bw="96" slack="13"/>
</pin_list>
<bind>
<opset="layer8_out "/>
</bind>
</comp>

<comp id="540" class="1005" name="layer9_out_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="15"/>
<pin id="542" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="layer9_out "/>
</bind>
</comp>

<comp id="546" class="1005" name="layer12_out_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="400" slack="17"/>
<pin id="548" dir="1" index="1" bw="400" slack="17"/>
</pin_list>
<bind>
<opset="layer12_out "/>
</bind>
</comp>

<comp id="552" class="1005" name="layer13_out_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="19"/>
<pin id="554" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="layer13_out "/>
</bind>
</comp>

<comp id="558" class="1005" name="layer15_out_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="96" slack="21"/>
<pin id="560" dir="1" index="1" bw="96" slack="21"/>
</pin_list>
<bind>
<opset="layer15_out "/>
</bind>
</comp>

<comp id="564" class="1005" name="layer16_out_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="22"/>
<pin id="566" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="layer16_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="235"><net_src comp="142" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="142" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="142" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="142" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="142" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="142" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="142" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="142" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="142" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="142" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="142" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="142" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="144" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="307"><net_src comp="146" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="287" pin=8"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="287" pin=9"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="287" pin=10"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="287" pin=11"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="287" pin=12"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="287" pin=13"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="287" pin=14"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="287" pin=15"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="287" pin=16"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="287" pin=17"/></net>

<net id="328"><net_src comp="148" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="344"><net_src comp="150" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="329" pin=4"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="329" pin=5"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="329" pin=6"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="329" pin=7"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="329" pin=8"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="329" pin=9"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="329" pin=10"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="329" pin=11"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="329" pin=12"/></net>

<net id="360"><net_src comp="152" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="392"><net_src comp="154" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="361" pin=5"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="361" pin=6"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="361" pin=7"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="361" pin=8"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="361" pin=9"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="361" pin=10"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="361" pin=11"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="361" pin=12"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="361" pin=13"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="361" pin=14"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="361" pin=15"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="361" pin=16"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="361" pin=17"/></net>

<net id="408"><net_src comp="86" pin="0"/><net_sink comp="361" pin=18"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="361" pin=19"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="361" pin=20"/></net>

<net id="411"><net_src comp="92" pin="0"/><net_sink comp="361" pin=21"/></net>

<net id="412"><net_src comp="94" pin="0"/><net_sink comp="361" pin=22"/></net>

<net id="413"><net_src comp="96" pin="0"/><net_sink comp="361" pin=23"/></net>

<net id="414"><net_src comp="98" pin="0"/><net_sink comp="361" pin=24"/></net>

<net id="415"><net_src comp="100" pin="0"/><net_sink comp="361" pin=25"/></net>

<net id="416"><net_src comp="102" pin="0"/><net_sink comp="361" pin=26"/></net>

<net id="417"><net_src comp="104" pin="0"/><net_sink comp="361" pin=27"/></net>

<net id="418"><net_src comp="106" pin="0"/><net_sink comp="361" pin=28"/></net>

<net id="424"><net_src comp="156" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="446"><net_src comp="158" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="447"><net_src comp="108" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="448"><net_src comp="110" pin="0"/><net_sink comp="425" pin=4"/></net>

<net id="449"><net_src comp="112" pin="0"/><net_sink comp="425" pin=5"/></net>

<net id="450"><net_src comp="114" pin="0"/><net_sink comp="425" pin=6"/></net>

<net id="451"><net_src comp="116" pin="0"/><net_sink comp="425" pin=7"/></net>

<net id="452"><net_src comp="118" pin="0"/><net_sink comp="425" pin=8"/></net>

<net id="453"><net_src comp="120" pin="0"/><net_sink comp="425" pin=9"/></net>

<net id="454"><net_src comp="122" pin="0"/><net_sink comp="425" pin=10"/></net>

<net id="455"><net_src comp="124" pin="0"/><net_sink comp="425" pin=11"/></net>

<net id="456"><net_src comp="126" pin="0"/><net_sink comp="425" pin=12"/></net>

<net id="457"><net_src comp="128" pin="0"/><net_sink comp="425" pin=13"/></net>

<net id="458"><net_src comp="130" pin="0"/><net_sink comp="425" pin=14"/></net>

<net id="459"><net_src comp="132" pin="0"/><net_sink comp="425" pin=15"/></net>

<net id="460"><net_src comp="134" pin="0"/><net_sink comp="425" pin=16"/></net>

<net id="461"><net_src comp="136" pin="0"/><net_sink comp="425" pin=17"/></net>

<net id="462"><net_src comp="138" pin="0"/><net_sink comp="425" pin=18"/></net>

<net id="469"><net_src comp="160" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="2" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="162" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="164" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="166" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="495"><net_src comp="168" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="4" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="140" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="501"><net_src comp="232" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="507"><net_src comp="236" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="513"><net_src comp="240" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="519"><net_src comp="244" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="525"><net_src comp="248" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="531"><net_src comp="252" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="537"><net_src comp="256" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="543"><net_src comp="260" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="549"><net_src comp="264" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="555"><net_src comp="268" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="561"><net_src comp="272" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="567"><net_src comp="276" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="489" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {25 26 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {4 5 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {4 5 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {4 5 }
	Port: sX_3 | {4 5 }
	Port: sY_3 | {4 5 }
	Port: pY_3 | {4 5 }
	Port: pX_3 | {4 5 }
	Port: sY_1 | {8 9 }
	Port: pY_1 | {8 9 }
	Port: pX_1 | {8 9 }
	Port: sX_1 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {8 9 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1 | {8 9 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer | {8 9 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {12 13 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3 | {12 13 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1 | {12 13 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2 | {12 13 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL | {12 13 }
	Port: sX_2 | {12 13 }
	Port: sY_2 | {12 13 }
	Port: pY_2 | {12 13 }
	Port: pX_2 | {12 13 }
	Port: sY | {16 17 }
	Port: pY | {16 17 }
	Port: pX | {16 17 }
	Port: sX | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {16 17 }
 - Input state : 
	Port: myproject : y_profile_input | {2 3 }
	Port: myproject : y0_input | {18 19 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {4 5 }
	Port: myproject : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {4 5 }
	Port: myproject : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {4 5 }
	Port: myproject : sX_3 | {4 5 }
	Port: myproject : sY_3 | {4 5 }
	Port: myproject : pY_3 | {4 5 }
	Port: myproject : pX_3 | {4 5 }
	Port: myproject : sY_1 | {8 9 }
	Port: myproject : pY_1 | {8 9 }
	Port: myproject : pX_1 | {8 9 }
	Port: myproject : sX_1 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {8 9 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1 | {8 9 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer | {8 9 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {12 13 }
	Port: myproject : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3 | {12 13 }
	Port: myproject : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1 | {12 13 }
	Port: myproject : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2 | {12 13 }
	Port: myproject : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL | {12 13 }
	Port: myproject : sX_2 | {12 13 }
	Port: myproject : sY_2 | {12 13 }
	Port: myproject : pY_2 | {12 13 }
	Port: myproject : pX_2 | {12 13 }
	Port: myproject : sY | {16 17 }
	Port: myproject : pY | {16 17 }
	Port: myproject : pX | {16 17 }
	Port: myproject : sX | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {16 17 }
	Port: myproject : sigmoid_table | {25 26 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s_fu_280   |    0    |    0    |  0.387  |    29   |    81   |    0    |
|          |     grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_2u_config2_s_fu_287    |    0    |    1    |    0    |   108   |   1155  |    0    |
|          |     grp_relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_s_fu_323    |    0    |    0    |    0    |    7    |   116   |    0    |
|          |   grp_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s_fu_329   |    0    |    0    |    0    |    78   |   911   |    0    |
|          |   grp_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config20_s_fu_355   |    0    |    0    |  0.387  |    44   |    77   |    0    |
|          |     grp_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_361    |    0    |    72   |    0    |   747   |   3049  |    0    |
|   call   |     grp_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_s_fu_419    |    0    |    0    |    0    |    5    |   200   |    0    |
|          |   grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_fu_425   |    0    |    0    |    0    |   108   |   1293  |    0    |
|          |     grp_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_fu_463     |    0    |    0    |  2.472  |   454   |   314   |    0    |
|          |      grp_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s_fu_471      |    0    |    49   |    0    |   913   |   1765  |    0    |
|          | call_ln80_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_s_fu_477 |    0    |    0    |    0    |    0    |   176   |    0    |
|          |      grp_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s_fu_483      |    0    |    3    |    0    |    84   |   217   |    0    |
|          |        grp_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_fu_489       |    0    |    0    |  0.774  |    36   |   177   |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                       |    0    |   125   |   4.02  |   2613  |   9531  |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------------------+--------+--------+--------+
|                                                                                   |  BRAM  |   FF   |   LUT  |
+-----------------------------------------------------------------------------------+--------+--------+--------+
| p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL |    -   |   64   |   32   |
|p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1|    -   |   64   |   32   |
|p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2|    -   |   64   |   32   |
|p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3|    -   |   64   |   32   |
|                                   sigmoid_table                                   |    1   |    0   |    0   |
|      void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer     |    -   |   64   |   32   |
|     void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1    |    -   |   64   |   32   |
|          void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer          |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1         |    -   |   64   |   32   |
|          void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer          |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3         |    -   |   64   |   32   |
+-----------------------------------------------------------------------------------+--------+--------+--------+
|                                       Total                                       |    1   |   768  |   384  |
+-----------------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|layer12_out_reg_546|   400  |
|layer13_out_reg_552|   64   |
|layer15_out_reg_558|   96   |
|layer16_out_reg_564|   16   |
|layer19_out_reg_498|   16   |
|layer20_out_reg_522|   32   |
| layer2_out_reg_504|   32   |
| layer4_out_reg_510|   48   |
| layer5_out_reg_516|   32   |
| layer6_out_reg_528|   64   |
| layer8_out_reg_534|   96   |
| layer9_out_reg_540|   64   |
+-------------------+--------+
|       Total       |   960  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   125  |    4   |  2613  |  9531  |    0   |
|   Memory  |    1   |    -   |    -   |   768  |   384  |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   960  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   125  |    4   |  4341  |  9915  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
