# Tiny Tapeout project information
project:
  title:        "CAPC"
  author:       "YVD KAUSTHUBH"
  discord:      ""  # Optional: add your Discord username
  description:  >
    u_processor module is a monolithic Verilog implementation of a custom, high-performance 32-bit processor architecture that supports:

    - Classic RISC-style pipelining  
    - A GPU-like SIMD accelerator  
    - RTOS-like multitasking with context switching  
    - Cache and MMU  
    - System call interface  
    - Performance counters  
    - Branch prediction  
    - AI/ML acceleration  
  language:     "Verilog"
  clock_hz:     0  # Clock frequency in Hz (0 if not applicable)
  tiles:        "1x1"  # Valid: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2, 8x2
  top_module:   "tt_um_mcu_top"

  # List of Verilog source files (must be in ./src)
  source_files:
    - "project.v"

# Pinout for documentation/website. Leave unused pins blank.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
