# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB10.srcs/sources_1/new/AdderBit_3.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../LAB10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../LAB10.srcs/TB_AdderBit_3/new/TB_AdderBit_3.vhd" \

# Do not sort compile order
nosort
