
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10668
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port e1 is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:122]
WARNING: [Synth 8-1565] actual for formal port e2 is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:122]
WARNING: [Synth 8-1565] actual for formal port e2 is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:123]
WARNING: [Synth 8-1565] actual for formal port e1 is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:124]
WARNING: [Synth 8-1565] actual for formal port e2 is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:124]
WARNING: [Synth 8-1565] actual for formal port e2 is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:125]
WARNING: [Synth 8-1565] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:126]
WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:126]
WARNING: [Synth 8-1565] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:127]
WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:127]
WARNING: [Synth 8-1565] actual for formal port signbit is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:128]
WARNING: [Synth 8-1565] actual for formal port signbit is neither a static name nor a globally static expression [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:38]
INFO: [Synth 8-3491] module 'FPU' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:27' bound to instance 'UUT' of component 'FPU' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:36]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/ROM.vhd:36' bound to instance 'ROMINput1' of component 'ROM' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:113]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/ROM.vhd:36' bound to instance 'ROMINput2' of component 'ROM' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:114]
INFO: [Synth 8-3491] module 'adderCLA' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/adderCLA.vhd:29' bound to instance 'claMul' of component 'adderCla' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:122]
INFO: [Synth 8-638] synthesizing module 'adderCLA' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/adderCLA.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'adderCLA' (2#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/adderCLA.vhd:37]
INFO: [Synth 8-3491] module 'adderCLA' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/adderCLA.vhd:29' bound to instance 'claBiasMul' of component 'adderCla' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:123]
INFO: [Synth 8-3491] module 'adderCLA' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/adderCLA.vhd:29' bound to instance 'claDiv' of component 'adderCla' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:124]
INFO: [Synth 8-3491] module 'adderCLA' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/adderCLA.vhd:29' bound to instance 'claBiasDiv' of component 'adderCla' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:125]
INFO: [Synth 8-3491] module 'MULT' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/MULT.vhd:26' bound to instance 'mulM' of component 'MULT' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:126]
INFO: [Synth 8-638] synthesizing module 'MULT' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/MULT.vhd:33]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/MULT.vhd:37]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/MULT.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MULT' (3#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/MULT.vhd:33]
INFO: [Synth 8-3491] module 'DIV' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/DIV.vhd:29' bound to instance 'divD' of component 'DIV' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:127]
INFO: [Synth 8-638] synthesizing module 'DIV' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/DIV.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DIV' (4#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/DIV.vhd:35]
INFO: [Synth 8-3491] module 'standardizeMul' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardize.vhd:27' bound to instance 'standMultResult' of component 'standardizeMul' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:128]
INFO: [Synth 8-638] synthesizing module 'standardizeMul' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardize.vhd:36]
WARNING: [Synth 8-614] signal 'addToExponent' is read in the process but is not in the sensitivity list [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardize.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'standardizeMul' (5#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardize.vhd:36]
INFO: [Synth 8-3491] module 'standardizeDiv' declared at 'C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardiveDiv.vhd:35' bound to instance 'standDivResult' of component 'standardizeDiv' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'standardizeDiv' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardiveDiv.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'standardizeDiv' (6#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/standardiveDiv.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FPU' (7#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:36]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:64]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:67]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:72]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:77]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:80]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:85]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:88]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:93]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'testbench' (8#1) [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/testbench.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'specialCaseFlag_reg' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'tempOut2_reg' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'tempOut1_reg' [C:/Users/Doroteea/Vivado/Project/Project.srcs/sources_1/new/FPU.vhd:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 24    
	   3 Input   25 Bit       Adders := 26    
	   2 Input   23 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
+---XORs : 
	   3 Input      9 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  17 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   31 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 48    
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.289 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4b9f2ba5
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Doroteea/Vivado/Project/Project.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 19:36:10 2022...
