==28497== Cachegrind, a cache and branch-prediction profiler
==28497== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28497== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28497== Command: ./mser .
==28497== 
--28497-- warning: L3 cache found, using its data for the LL simulation.
--28497-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28497-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28497== 
==28497== Process terminating with default action of signal 15 (SIGTERM)
==28497==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28497==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28497== 
==28497== I   refs:      1,786,690,271
==28497== I1  misses:            1,206
==28497== LLi misses:            1,202
==28497== I1  miss rate:          0.00%
==28497== LLi miss rate:          0.00%
==28497== 
==28497== D   refs:        750,424,982  (508,192,915 rd   + 242,232,067 wr)
==28497== D1  misses:        1,494,786  (    373,802 rd   +   1,120,984 wr)
==28497== LLd misses:        1,473,932  (    355,801 rd   +   1,118,131 wr)
==28497== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28497== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28497== 
==28497== LL refs:           1,495,992  (    375,008 rd   +   1,120,984 wr)
==28497== LL misses:         1,475,134  (    357,003 rd   +   1,118,131 wr)
==28497== LL miss rate:            0.1% (        0.0%     +         0.5%  )
